// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Sun Mar 13 11:21:44 2022
// Host        : DESKTOP-M0FE9RU running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_hls_contrast_stretch_0_0_sim_netlist.v
// Design      : design_1_hls_contrast_stretch_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat
   (stream_in_TREADY,
    start_once_reg,
    \axi_data_V_1_i_reg_234_reg[0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    D,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    SS,
    ap_clk,
    ap_rst_n,
    stream_in_TVALID,
    img0_data_stream_0_s_full_n,
    img0_data_stream_2_s_full_n,
    img0_data_stream_1_s_full_n,
    img0_rows_V_c83_full_n,
    img0_cols_V_c84_full_n,
    img0_rows_V_c_empty_n,
    img0_cols_V_c_empty_n,
    start_for_CvtColor_1_U0_full_n,
    stream_in_TLAST,
    stream_in_TUSER,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][11]_0 ,
    stream_in_TDATA);
  output stream_in_TREADY;
  output start_once_reg;
  output \axi_data_V_1_i_reg_234_reg[0]_0 ;
  output AXIvideo2Mat_U0_img_cols_V_out_write;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input stream_in_TVALID;
  input img0_data_stream_0_s_full_n;
  input img0_data_stream_2_s_full_n;
  input img0_data_stream_1_s_full_n;
  input img0_rows_V_c83_full_n;
  input img0_cols_V_c84_full_n;
  input img0_rows_V_c_empty_n;
  input img0_cols_V_c_empty_n;
  input start_for_CvtColor_1_U0_full_n;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TUSER;
  input [11:0]\SRL_SIG_reg[1][11] ;
  input [11:0]\SRL_SIG_reg[1][11]_0 ;
  input [23:0]stream_in_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire AXI_video_strm_V_data_V_0_ack_out;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire \AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel3__0;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [11:0]\SRL_SIG_reg[1][11] ;
  wire [11:0]\SRL_SIG_reg[1][11]_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_block_pp1_stage0_110011;
  wire ap_block_pp1_stage0_subdone__7;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_2_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter0_i_3_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_phi_mux_axi_last_V_2_i_phi_fu_250_p4__0;
  wire ap_rst_n;
  wire [23:0]axi_data_V1_i_reg_179;
  wire \axi_data_V1_i_reg_179[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_179[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_234;
  wire \axi_data_V_1_i_reg_234[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234[9]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_234_reg[0]_0 ;
  wire [23:0]axi_data_V_3_i_reg_293;
  wire \axi_data_V_3_i_reg_293[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_293[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_169;
  wire \axi_last_V1_i_reg_169[0]_i_1_n_0 ;
  wire axi_last_V_3_i_reg_281;
  wire \axi_last_V_3_i_reg_281[0]_i_1_n_0 ;
  wire brmerge_i_fu_365_p2;
  wire brmerge_i_reg_451;
  wire \brmerge_i_reg_451[0]_i_1_n_0 ;
  wire \eol_2_i_reg_270[0]_i_1_n_0 ;
  wire \eol_2_i_reg_270[0]_i_2_n_0 ;
  wire \eol_2_i_reg_270_reg_n_0_[0] ;
  wire eol_i_reg_211;
  wire \eol_i_reg_211_reg_n_0_[0] ;
  wire eol_reg_223;
  wire \eol_reg_223[0]_i_2_n_0 ;
  wire \eol_reg_223_reg_n_0_[0] ;
  wire exitcond2_i_fu_336_p2;
  wire \exitcond2_i_fu_336_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond2_i_fu_336_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond2_i_fu_336_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_351_p2;
  wire exitcond_i_fu_351_p2_carry_i_1_n_0;
  wire exitcond_i_fu_351_p2_carry_i_2_n_0;
  wire exitcond_i_fu_351_p2_carry_i_3_n_0;
  wire exitcond_i_fu_351_p2_carry_i_4_n_0;
  wire exitcond_i_fu_351_p2_carry_n_1;
  wire exitcond_i_fu_351_p2_carry_n_2;
  wire exitcond_i_fu_351_p2_carry_n_3;
  wire \exitcond_i_reg_442[0]_i_1_n_0 ;
  wire \exitcond_i_reg_442_reg_n_0_[0] ;
  wire [10:0]i_V_fu_341_p2;
  wire [10:0]i_V_reg_437;
  wire \i_V_reg_437[10]_i_2_n_0 ;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4_n_0;
  wire img0_cols_V_c84_full_n;
  wire img0_cols_V_c_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire img0_data_stream_1_s_full_n;
  wire img0_data_stream_2_s_full_n;
  wire img0_rows_V_c83_full_n;
  wire img0_rows_V_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [10:0]j_V_fu_356_p2;
  wire sof_1_i_fu_98;
  wire sof_1_i_fu_980;
  wire \sof_1_i_fu_98[0]_i_1_n_0 ;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire t_V_2_reg_200;
  wire \t_V_2_reg_200[10]_i_4_n_0 ;
  wire [10:0]t_V_2_reg_200_reg__0;
  wire [10:0]t_V_reg_189;
  wire [11:0]tmp_43_reg_408;
  wire \tmp_43_reg_408[11]_i_3_n_0 ;
  wire [23:0]tmp_data_V_reg_413;
  wire tmp_last_V_reg_421;
  wire [11:0]tmp_reg_403;
  wire [3:0]\NLW_exitcond2_i_fu_336_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_351_p2_carry_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_0_payload_A[23]_i_1_n_0 ),
        .D(stream_in_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(stream_in_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(stream_in_TVALID),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(stream_in_TVALID),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(stream_in_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(stream_in_TVALID),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .I4(stream_in_TREADY),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(stream_in_TVALID),
        .I2(stream_in_TREADY),
        .I3(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAABAA)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(AXI_video_strm_V_data_V_0_sel3__0),
        .I1(brmerge_i_reg_451),
        .I2(\exitcond_i_reg_442_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ),
        .I4(ap_block_pp1_stage0_subdone__7),
        .I5(AXI_video_strm_V_data_V_0_sel2),
        .O(AXI_video_strm_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_4 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\eol_2_i_reg_270_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel3__0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_5 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .Q(stream_in_TREADY),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(stream_in_TLAST),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_last_V_0_sel_wr),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(stream_in_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_ack_in),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(stream_in_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(stream_in_TVALID),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(stream_in_TVALID),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_user_V_0_sel_wr),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(stream_in_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_ack_in),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_0_ack_out),
        .I2(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(stream_in_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(AXI_video_strm_V_data_V_0_ack_out),
        .I4(stream_in_TVALID),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hBAFF)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_ack_out),
        .I1(stream_in_TVALID),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_reg_234[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_reg_234[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [1]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_reg_234[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [2]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_reg_234[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_reg_234[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_reg_234[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [5]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_reg_234[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(axi_data_V_1_i_reg_234[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(axi_data_V_1_i_reg_234[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_reg_234[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(axi_data_V_1_i_reg_234[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7] [7]));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(axi_data_V_1_i_reg_234[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(brmerge_i_reg_451),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond2_i_fu_336_p2),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h47FFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(AXI_video_strm_V_user_V_0_payload_B),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8000000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(AXI_video_strm_V_user_V_0_payload_B),
        .I1(AXI_video_strm_V_user_V_0_sel),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(ap_CS_fsm_state2),
        .I4(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2F222F2)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond2_i_fu_336_p2),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_block_pp1_stage0_subdone__7),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_block_pp1_stage0_subdone__7),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[5]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_block_pp1_stage0_110011),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(ap_block_pp1_stage0_subdone__7));
  LUT6 #(
    .INIT(64'h005700FF00FF00FF)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(img0_data_stream_0_s_full_n),
        .I1(brmerge_i_reg_451),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\exitcond_i_reg_442_reg_n_0_[0] ),
        .I4(img0_data_stream_2_s_full_n),
        .I5(img0_data_stream_1_s_full_n),
        .O(ap_block_pp1_stage0_110011));
  LUT6 #(
    .INIT(64'hEAEAEEEEEAEEEEEE)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter0),
        .I3(\eol_2_i_reg_270_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00C80000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_270_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp2_iter0),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter0_i_2_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_block_pp1_stage0_subdone__7),
        .I5(exitcond_i_fu_351_p2),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter0_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond2_i_fu_336_p2),
        .O(ap_enable_reg_pp1_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(exitcond2_i_fu_336_p2),
        .I4(ap_CS_fsm_state4),
        .I5(ap_block_pp1_stage0_subdone__7),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp2_iter0_i_2_n_0),
        .I4(ap_enable_reg_pp2_iter0_i_3_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'hA8A8A8A0A0A0A8A0)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\eol_2_i_reg_270_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_0_payload_A),
        .I4(AXI_video_strm_V_last_V_0_sel),
        .I5(AXI_video_strm_V_last_V_0_payload_B),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_enable_reg_pp2_iter0_i_3
       (.I0(\eol_2_i_reg_270_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(ap_enable_reg_pp2_iter0_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88888888880C8888)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_rst_n),
        .I2(ap_CS_fsm_state7),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp2_iter1_reg_n_0),
        .I5(\eol_2_i_reg_270_reg_n_0_[0] ),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[0]_i_1 
       (.I0(tmp_data_V_reg_413[0]),
        .I1(axi_data_V_3_i_reg_293[0]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[10]_i_1 
       (.I0(tmp_data_V_reg_413[10]),
        .I1(axi_data_V_3_i_reg_293[10]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[11]_i_1 
       (.I0(tmp_data_V_reg_413[11]),
        .I1(axi_data_V_3_i_reg_293[11]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[12]_i_1 
       (.I0(tmp_data_V_reg_413[12]),
        .I1(axi_data_V_3_i_reg_293[12]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[13]_i_1 
       (.I0(tmp_data_V_reg_413[13]),
        .I1(axi_data_V_3_i_reg_293[13]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[14]_i_1 
       (.I0(tmp_data_V_reg_413[14]),
        .I1(axi_data_V_3_i_reg_293[14]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[15]_i_1 
       (.I0(tmp_data_V_reg_413[15]),
        .I1(axi_data_V_3_i_reg_293[15]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[16]_i_1 
       (.I0(tmp_data_V_reg_413[16]),
        .I1(axi_data_V_3_i_reg_293[16]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[17]_i_1 
       (.I0(tmp_data_V_reg_413[17]),
        .I1(axi_data_V_3_i_reg_293[17]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[18]_i_1 
       (.I0(tmp_data_V_reg_413[18]),
        .I1(axi_data_V_3_i_reg_293[18]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[19]_i_1 
       (.I0(tmp_data_V_reg_413[19]),
        .I1(axi_data_V_3_i_reg_293[19]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[1]_i_1 
       (.I0(tmp_data_V_reg_413[1]),
        .I1(axi_data_V_3_i_reg_293[1]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[20]_i_1 
       (.I0(tmp_data_V_reg_413[20]),
        .I1(axi_data_V_3_i_reg_293[20]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[21]_i_1 
       (.I0(tmp_data_V_reg_413[21]),
        .I1(axi_data_V_3_i_reg_293[21]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[22]_i_1 
       (.I0(tmp_data_V_reg_413[22]),
        .I1(axi_data_V_3_i_reg_293[22]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[23]_i_1 
       (.I0(tmp_data_V_reg_413[23]),
        .I1(axi_data_V_3_i_reg_293[23]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[2]_i_1 
       (.I0(tmp_data_V_reg_413[2]),
        .I1(axi_data_V_3_i_reg_293[2]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[3]_i_1 
       (.I0(tmp_data_V_reg_413[3]),
        .I1(axi_data_V_3_i_reg_293[3]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[4]_i_1 
       (.I0(tmp_data_V_reg_413[4]),
        .I1(axi_data_V_3_i_reg_293[4]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[5]_i_1 
       (.I0(tmp_data_V_reg_413[5]),
        .I1(axi_data_V_3_i_reg_293[5]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[6]_i_1 
       (.I0(tmp_data_V_reg_413[6]),
        .I1(axi_data_V_3_i_reg_293[6]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[7]_i_1 
       (.I0(tmp_data_V_reg_413[7]),
        .I1(axi_data_V_3_i_reg_293[7]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[8]_i_1 
       (.I0(tmp_data_V_reg_413[8]),
        .I1(axi_data_V_3_i_reg_293[8]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_V1_i_reg_179[9]_i_1 
       (.I0(tmp_data_V_reg_413[9]),
        .I1(axi_data_V_3_i_reg_293[9]),
        .I2(ap_CS_fsm_state3),
        .O(\axi_data_V1_i_reg_179[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_179_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_179[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_179[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[0]_i_1 
       (.I0(axi_data_V_1_i_reg_234[0]),
        .I1(AXI_video_strm_V_data_V_0_data_out[0]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[0]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[10]_i_1 
       (.I0(axi_data_V_1_i_reg_234[10]),
        .I1(AXI_video_strm_V_data_V_0_data_out[10]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[10]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[11]_i_1 
       (.I0(axi_data_V_1_i_reg_234[11]),
        .I1(AXI_video_strm_V_data_V_0_data_out[11]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[11]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[12]_i_1 
       (.I0(axi_data_V_1_i_reg_234[12]),
        .I1(AXI_video_strm_V_data_V_0_data_out[12]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[12]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[13]_i_1 
       (.I0(axi_data_V_1_i_reg_234[13]),
        .I1(AXI_video_strm_V_data_V_0_data_out[13]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[13]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[14]_i_1 
       (.I0(axi_data_V_1_i_reg_234[14]),
        .I1(AXI_video_strm_V_data_V_0_data_out[14]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[14]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[15]_i_1 
       (.I0(axi_data_V_1_i_reg_234[15]),
        .I1(AXI_video_strm_V_data_V_0_data_out[15]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[15]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[16]_i_1 
       (.I0(axi_data_V_1_i_reg_234[16]),
        .I1(AXI_video_strm_V_data_V_0_data_out[16]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[16]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[17]_i_1 
       (.I0(axi_data_V_1_i_reg_234[17]),
        .I1(AXI_video_strm_V_data_V_0_data_out[17]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[17]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[18]_i_1 
       (.I0(axi_data_V_1_i_reg_234[18]),
        .I1(AXI_video_strm_V_data_V_0_data_out[18]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[18]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[19]_i_1 
       (.I0(axi_data_V_1_i_reg_234[19]),
        .I1(AXI_video_strm_V_data_V_0_data_out[19]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[19]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[1]_i_1 
       (.I0(axi_data_V_1_i_reg_234[1]),
        .I1(AXI_video_strm_V_data_V_0_data_out[1]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[1]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[20]_i_1 
       (.I0(axi_data_V_1_i_reg_234[20]),
        .I1(AXI_video_strm_V_data_V_0_data_out[20]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[20]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[21]_i_1 
       (.I0(axi_data_V_1_i_reg_234[21]),
        .I1(AXI_video_strm_V_data_V_0_data_out[21]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[21]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[22]_i_1 
       (.I0(axi_data_V_1_i_reg_234[22]),
        .I1(AXI_video_strm_V_data_V_0_data_out[22]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[22]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[23]_i_1 
       (.I0(axi_data_V_1_i_reg_234[23]),
        .I1(AXI_video_strm_V_data_V_0_data_out[23]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[23]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[2]_i_1 
       (.I0(axi_data_V_1_i_reg_234[2]),
        .I1(AXI_video_strm_V_data_V_0_data_out[2]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[2]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[3]_i_1 
       (.I0(axi_data_V_1_i_reg_234[3]),
        .I1(AXI_video_strm_V_data_V_0_data_out[3]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[3]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[4]_i_1 
       (.I0(axi_data_V_1_i_reg_234[4]),
        .I1(AXI_video_strm_V_data_V_0_data_out[4]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[4]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[5]_i_1 
       (.I0(axi_data_V_1_i_reg_234[5]),
        .I1(AXI_video_strm_V_data_V_0_data_out[5]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[5]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[6]_i_1 
       (.I0(axi_data_V_1_i_reg_234[6]),
        .I1(AXI_video_strm_V_data_V_0_data_out[6]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[6]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[7]_i_1 
       (.I0(axi_data_V_1_i_reg_234[7]),
        .I1(AXI_video_strm_V_data_V_0_data_out[7]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[7]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[8]_i_1 
       (.I0(axi_data_V_1_i_reg_234[8]),
        .I1(AXI_video_strm_V_data_V_0_data_out[8]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[8]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hACACFF00)) 
    \axi_data_V_1_i_reg_234[9]_i_1 
       (.I0(axi_data_V_1_i_reg_234[9]),
        .I1(AXI_video_strm_V_data_V_0_data_out[9]),
        .I2(brmerge_i_reg_451),
        .I3(axi_data_V1_i_reg_179[9]),
        .I4(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(\axi_data_V_1_i_reg_234[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_234_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[10] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[11] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[12] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[13] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[14] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[15] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[16] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[17] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[18] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[19] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[20] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[21] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[22] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[23] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[23]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[8] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_234_reg[9] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\axi_data_V_1_i_reg_234[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_234[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[0]_i_1 
       (.I0(axi_data_V_1_i_reg_234[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[10]_i_1 
       (.I0(axi_data_V_1_i_reg_234[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[11]_i_1 
       (.I0(axi_data_V_1_i_reg_234[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[12]_i_1 
       (.I0(axi_data_V_1_i_reg_234[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[13]_i_1 
       (.I0(axi_data_V_1_i_reg_234[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[14]_i_1 
       (.I0(axi_data_V_1_i_reg_234[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[15]_i_1 
       (.I0(axi_data_V_1_i_reg_234[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[16]_i_1 
       (.I0(axi_data_V_1_i_reg_234[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[17]_i_1 
       (.I0(axi_data_V_1_i_reg_234[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[18]_i_1 
       (.I0(axi_data_V_1_i_reg_234[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[19]_i_1 
       (.I0(axi_data_V_1_i_reg_234[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[1]_i_1 
       (.I0(axi_data_V_1_i_reg_234[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[20]_i_1 
       (.I0(axi_data_V_1_i_reg_234[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[21]_i_1 
       (.I0(axi_data_V_1_i_reg_234[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[22]_i_1 
       (.I0(axi_data_V_1_i_reg_234[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[23]_i_1 
       (.I0(axi_data_V_1_i_reg_234[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[2]_i_1 
       (.I0(axi_data_V_1_i_reg_234[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[3]_i_1 
       (.I0(axi_data_V_1_i_reg_234[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[4]_i_1 
       (.I0(axi_data_V_1_i_reg_234[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[5]_i_1 
       (.I0(axi_data_V_1_i_reg_234[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[6]_i_1 
       (.I0(axi_data_V_1_i_reg_234[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[7]_i_1 
       (.I0(axi_data_V_1_i_reg_234[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[8]_i_1 
       (.I0(axi_data_V_1_i_reg_234[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hAAAACCF0)) 
    \axi_data_V_3_i_reg_293[9]_i_1 
       (.I0(axi_data_V_1_i_reg_234[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(ap_CS_fsm_state7),
        .O(\axi_data_V_3_i_reg_293[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_293_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[10] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[11] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[12] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[13] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[14] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[15] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[16] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[17] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[18] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[19] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[20] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[21] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[22] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[23] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[8] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_293_reg[9] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_data_V_3_i_reg_293[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_293[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_169[0]_i_1 
       (.I0(tmp_last_V_reg_421),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_281),
        .O(\axi_last_V1_i_reg_169[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_169[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_169),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_281[0]_i_1 
       (.I0(\eol_reg_223_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_281[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_reg_281[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_281),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \brmerge_i_reg_451[0]_i_1 
       (.I0(brmerge_i_fu_365_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(exitcond_i_fu_351_p2),
        .I3(ap_block_pp1_stage0_subdone__7),
        .I4(brmerge_i_reg_451),
        .O(\brmerge_i_reg_451[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \brmerge_i_reg_451[0]_i_2 
       (.I0(sof_1_i_fu_98),
        .I1(\eol_i_reg_211_reg_n_0_[0] ),
        .I2(\exitcond_i_reg_442_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(ap_CS_fsm_pp1_stage0),
        .I5(ap_phi_mux_axi_last_V_2_i_phi_fu_250_p4__0),
        .O(brmerge_i_fu_365_p2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_reg_451[0]_i_3 
       (.I0(\eol_reg_223_reg_n_0_[0] ),
        .I1(brmerge_i_reg_451),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(ap_phi_mux_axi_last_V_2_i_phi_fu_250_p4__0));
  FDRE \brmerge_i_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_reg_451[0]_i_1_n_0 ),
        .Q(brmerge_i_reg_451),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAAEAAAAA)) 
    \eol_2_i_reg_270[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\eol_2_i_reg_270_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp2_stage0),
        .O(\eol_2_i_reg_270[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_270[0]_i_2 
       (.I0(\eol_i_reg_211_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_270[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_270_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_reg_270[0]_i_1_n_0 ),
        .D(\eol_2_i_reg_270[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_270_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    \eol_i_reg_211[0]_i_1 
       (.I0(AXI_video_strm_V_last_V_0_payload_A),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(brmerge_i_reg_451),
        .I4(\eol_reg_223_reg_n_0_[0] ),
        .I5(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .O(eol_i_reg_211));
  FDRE \eol_i_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(eol_i_reg_211),
        .Q(\eol_i_reg_211_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \eol_reg_223[0]_i_1 
       (.I0(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .I1(exitcond2_i_fu_336_p2),
        .I2(ap_CS_fsm_state4),
        .O(eol_reg_223));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_223[0]_i_2 
       (.I0(\eol_reg_223_reg_n_0_[0] ),
        .I1(brmerge_i_reg_451),
        .I2(AXI_video_strm_V_last_V_0_data_out),
        .I3(\axi_data_V_1_i_reg_234_reg[0]_0 ),
        .I4(axi_last_V1_i_reg_169),
        .O(\eol_reg_223[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \eol_reg_223[0]_i_3 
       (.I0(\exitcond_i_reg_442_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_block_pp1_stage0_subdone__7),
        .O(\axi_data_V_1_i_reg_234_reg[0]_0 ));
  FDRE \eol_reg_223_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_223),
        .D(\eol_reg_223[0]_i_2_n_0 ),
        .Q(\eol_reg_223_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond2_i_fu_336_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({exitcond2_i_fu_336_p2,\exitcond2_i_fu_336_p2_inferred__0/i__carry_n_1 ,\exitcond2_i_fu_336_p2_inferred__0/i__carry_n_2 ,\exitcond2_i_fu_336_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond2_i_fu_336_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1_n_0,i__carry_i_2_n_0,i__carry_i_3_n_0,i__carry_i_4_n_0}));
  CARRY4 exitcond_i_fu_351_p2_carry
       (.CI(1'b0),
        .CO({exitcond_i_fu_351_p2,exitcond_i_fu_351_p2_carry_n_1,exitcond_i_fu_351_p2_carry_n_2,exitcond_i_fu_351_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_351_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_351_p2_carry_i_1_n_0,exitcond_i_fu_351_p2_carry_i_2_n_0,exitcond_i_fu_351_p2_carry_i_3_n_0,exitcond_i_fu_351_p2_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    exitcond_i_fu_351_p2_carry_i_1
       (.I0(t_V_2_reg_200_reg__0[9]),
        .I1(tmp_43_reg_408[9]),
        .I2(tmp_43_reg_408[11]),
        .I3(tmp_43_reg_408[10]),
        .I4(t_V_2_reg_200_reg__0[10]),
        .O(exitcond_i_fu_351_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_351_p2_carry_i_2
       (.I0(t_V_2_reg_200_reg__0[6]),
        .I1(tmp_43_reg_408[6]),
        .I2(tmp_43_reg_408[8]),
        .I3(t_V_2_reg_200_reg__0[8]),
        .I4(tmp_43_reg_408[7]),
        .I5(t_V_2_reg_200_reg__0[7]),
        .O(exitcond_i_fu_351_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_351_p2_carry_i_3
       (.I0(t_V_2_reg_200_reg__0[3]),
        .I1(tmp_43_reg_408[3]),
        .I2(tmp_43_reg_408[5]),
        .I3(t_V_2_reg_200_reg__0[5]),
        .I4(tmp_43_reg_408[4]),
        .I5(t_V_2_reg_200_reg__0[4]),
        .O(exitcond_i_fu_351_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_351_p2_carry_i_4
       (.I0(t_V_2_reg_200_reg__0[0]),
        .I1(tmp_43_reg_408[0]),
        .I2(tmp_43_reg_408[2]),
        .I3(t_V_2_reg_200_reg__0[2]),
        .I4(tmp_43_reg_408[1]),
        .I5(t_V_2_reg_200_reg__0[1]),
        .O(exitcond_i_fu_351_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_442[0]_i_1 
       (.I0(exitcond_i_fu_351_p2),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone__7),
        .I3(\exitcond_i_reg_442_reg_n_0_[0] ),
        .O(\exitcond_i_reg_442[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_442[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_442_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_437[0]_i_1 
       (.I0(t_V_reg_189[0]),
        .O(i_V_fu_341_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_437[10]_i_1 
       (.I0(t_V_reg_189[8]),
        .I1(t_V_reg_189[6]),
        .I2(\i_V_reg_437[10]_i_2_n_0 ),
        .I3(t_V_reg_189[7]),
        .I4(t_V_reg_189[9]),
        .I5(t_V_reg_189[10]),
        .O(i_V_fu_341_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_437[10]_i_2 
       (.I0(t_V_reg_189[5]),
        .I1(t_V_reg_189[3]),
        .I2(t_V_reg_189[1]),
        .I3(t_V_reg_189[0]),
        .I4(t_V_reg_189[2]),
        .I5(t_V_reg_189[4]),
        .O(\i_V_reg_437[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_437[1]_i_1 
       (.I0(t_V_reg_189[0]),
        .I1(t_V_reg_189[1]),
        .O(i_V_fu_341_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_437[2]_i_1 
       (.I0(t_V_reg_189[0]),
        .I1(t_V_reg_189[1]),
        .I2(t_V_reg_189[2]),
        .O(i_V_fu_341_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_437[3]_i_1 
       (.I0(t_V_reg_189[1]),
        .I1(t_V_reg_189[0]),
        .I2(t_V_reg_189[2]),
        .I3(t_V_reg_189[3]),
        .O(i_V_fu_341_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_437[4]_i_1 
       (.I0(t_V_reg_189[2]),
        .I1(t_V_reg_189[0]),
        .I2(t_V_reg_189[1]),
        .I3(t_V_reg_189[3]),
        .I4(t_V_reg_189[4]),
        .O(i_V_fu_341_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_437[5]_i_1 
       (.I0(t_V_reg_189[3]),
        .I1(t_V_reg_189[1]),
        .I2(t_V_reg_189[0]),
        .I3(t_V_reg_189[2]),
        .I4(t_V_reg_189[4]),
        .I5(t_V_reg_189[5]),
        .O(i_V_fu_341_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_437[6]_i_1 
       (.I0(\i_V_reg_437[10]_i_2_n_0 ),
        .I1(t_V_reg_189[6]),
        .O(i_V_fu_341_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_437[7]_i_1 
       (.I0(\i_V_reg_437[10]_i_2_n_0 ),
        .I1(t_V_reg_189[6]),
        .I2(t_V_reg_189[7]),
        .O(i_V_fu_341_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_437[8]_i_1 
       (.I0(t_V_reg_189[6]),
        .I1(\i_V_reg_437[10]_i_2_n_0 ),
        .I2(t_V_reg_189[7]),
        .I3(t_V_reg_189[8]),
        .O(i_V_fu_341_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_437[9]_i_1 
       (.I0(t_V_reg_189[7]),
        .I1(\i_V_reg_437[10]_i_2_n_0 ),
        .I2(t_V_reg_189[6]),
        .I3(t_V_reg_189[8]),
        .I4(t_V_reg_189[9]),
        .O(i_V_fu_341_p2[9]));
  FDRE \i_V_reg_437_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[0]),
        .Q(i_V_reg_437[0]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[10]),
        .Q(i_V_reg_437[10]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[1]),
        .Q(i_V_reg_437[1]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[2]),
        .Q(i_V_reg_437[2]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[3]),
        .Q(i_V_reg_437[3]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[4]),
        .Q(i_V_reg_437[4]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[5]),
        .Q(i_V_reg_437[5]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[6]),
        .Q(i_V_reg_437[6]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[7]),
        .Q(i_V_reg_437[7]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[8]),
        .Q(i_V_reg_437[8]),
        .R(1'b0));
  FDRE \i_V_reg_437_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_341_p2[9]),
        .Q(i_V_reg_437[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h09000009)) 
    i__carry_i_1
       (.I0(t_V_reg_189[9]),
        .I1(tmp_reg_403[9]),
        .I2(tmp_reg_403[11]),
        .I3(tmp_reg_403[10]),
        .I4(t_V_reg_189[10]),
        .O(i__carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(t_V_reg_189[6]),
        .I1(tmp_reg_403[6]),
        .I2(tmp_reg_403[8]),
        .I3(t_V_reg_189[8]),
        .I4(tmp_reg_403[7]),
        .I5(t_V_reg_189[7]),
        .O(i__carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(t_V_reg_189[3]),
        .I1(tmp_reg_403[3]),
        .I2(tmp_reg_403[5]),
        .I3(t_V_reg_189[5]),
        .I4(tmp_reg_403[4]),
        .I5(t_V_reg_189[4]),
        .O(i__carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(t_V_reg_189[0]),
        .I1(tmp_reg_403[0]),
        .I2(tmp_reg_403[2]),
        .I3(t_V_reg_189[2]),
        .I4(tmp_reg_403[1]),
        .I5(t_V_reg_189[1]),
        .O(i__carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2
       (.I0(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I1(img0_rows_V_c83_full_n),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__0
       (.I0(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I1(img0_cols_V_c84_full_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFF7FFF7FFF70000)) 
    \sof_1_i_fu_98[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone__7),
        .I3(exitcond_i_fu_351_p2),
        .I4(sof_1_i_fu_98),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_98[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_98[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_98),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h0EEE)) 
    start_once_reg_i_1__0
       (.I0(start_once_reg),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(exitcond2_i_fu_336_p2),
        .I3(ap_CS_fsm_state4),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_200[0]_i_1 
       (.I0(t_V_2_reg_200_reg__0[0]),
        .O(j_V_fu_356_p2[0]));
  LUT6 #(
    .INIT(64'h0000FFF700000000)) 
    \t_V_2_reg_200[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone__7),
        .I3(exitcond_i_fu_351_p2),
        .I4(exitcond2_i_fu_336_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_2_reg_200));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_2_reg_200[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_block_pp1_stage0_subdone__7),
        .I3(exitcond_i_fu_351_p2),
        .O(sof_1_i_fu_980));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_2_reg_200[10]_i_3 
       (.I0(t_V_2_reg_200_reg__0[8]),
        .I1(t_V_2_reg_200_reg__0[6]),
        .I2(\t_V_2_reg_200[10]_i_4_n_0 ),
        .I3(t_V_2_reg_200_reg__0[7]),
        .I4(t_V_2_reg_200_reg__0[9]),
        .I5(t_V_2_reg_200_reg__0[10]),
        .O(j_V_fu_356_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_2_reg_200[10]_i_4 
       (.I0(t_V_2_reg_200_reg__0[5]),
        .I1(t_V_2_reg_200_reg__0[3]),
        .I2(t_V_2_reg_200_reg__0[1]),
        .I3(t_V_2_reg_200_reg__0[0]),
        .I4(t_V_2_reg_200_reg__0[2]),
        .I5(t_V_2_reg_200_reg__0[4]),
        .O(\t_V_2_reg_200[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_200[1]_i_1 
       (.I0(t_V_2_reg_200_reg__0[0]),
        .I1(t_V_2_reg_200_reg__0[1]),
        .O(j_V_fu_356_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_2_reg_200[2]_i_1 
       (.I0(t_V_2_reg_200_reg__0[0]),
        .I1(t_V_2_reg_200_reg__0[1]),
        .I2(t_V_2_reg_200_reg__0[2]),
        .O(j_V_fu_356_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_2_reg_200[3]_i_1 
       (.I0(t_V_2_reg_200_reg__0[1]),
        .I1(t_V_2_reg_200_reg__0[0]),
        .I2(t_V_2_reg_200_reg__0[2]),
        .I3(t_V_2_reg_200_reg__0[3]),
        .O(j_V_fu_356_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_2_reg_200[4]_i_1 
       (.I0(t_V_2_reg_200_reg__0[2]),
        .I1(t_V_2_reg_200_reg__0[0]),
        .I2(t_V_2_reg_200_reg__0[1]),
        .I3(t_V_2_reg_200_reg__0[3]),
        .I4(t_V_2_reg_200_reg__0[4]),
        .O(j_V_fu_356_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_2_reg_200[5]_i_1 
       (.I0(t_V_2_reg_200_reg__0[3]),
        .I1(t_V_2_reg_200_reg__0[1]),
        .I2(t_V_2_reg_200_reg__0[0]),
        .I3(t_V_2_reg_200_reg__0[2]),
        .I4(t_V_2_reg_200_reg__0[4]),
        .I5(t_V_2_reg_200_reg__0[5]),
        .O(j_V_fu_356_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_200[6]_i_1 
       (.I0(\t_V_2_reg_200[10]_i_4_n_0 ),
        .I1(t_V_2_reg_200_reg__0[6]),
        .O(j_V_fu_356_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_2_reg_200[7]_i_1 
       (.I0(\t_V_2_reg_200[10]_i_4_n_0 ),
        .I1(t_V_2_reg_200_reg__0[6]),
        .I2(t_V_2_reg_200_reg__0[7]),
        .O(j_V_fu_356_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_2_reg_200[8]_i_1 
       (.I0(t_V_2_reg_200_reg__0[6]),
        .I1(\t_V_2_reg_200[10]_i_4_n_0 ),
        .I2(t_V_2_reg_200_reg__0[7]),
        .I3(t_V_2_reg_200_reg__0[8]),
        .O(j_V_fu_356_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_2_reg_200[9]_i_1 
       (.I0(t_V_2_reg_200_reg__0[7]),
        .I1(\t_V_2_reg_200[10]_i_4_n_0 ),
        .I2(t_V_2_reg_200_reg__0[6]),
        .I3(t_V_2_reg_200_reg__0[8]),
        .I4(t_V_2_reg_200_reg__0[9]),
        .O(j_V_fu_356_p2[9]));
  FDRE \t_V_2_reg_200_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[0]),
        .Q(t_V_2_reg_200_reg__0[0]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[10]),
        .Q(t_V_2_reg_200_reg__0[10]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[1]),
        .Q(t_V_2_reg_200_reg__0[1]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[2]),
        .Q(t_V_2_reg_200_reg__0[2]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[3]),
        .Q(t_V_2_reg_200_reg__0[3]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[4]),
        .Q(t_V_2_reg_200_reg__0[4]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[5]),
        .Q(t_V_2_reg_200_reg__0[5]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[6]),
        .Q(t_V_2_reg_200_reg__0[6]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[7]),
        .Q(t_V_2_reg_200_reg__0[7]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[8]),
        .Q(t_V_2_reg_200_reg__0[8]),
        .R(t_V_2_reg_200));
  FDRE \t_V_2_reg_200_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_980),
        .D(j_V_fu_356_p2[9]),
        .Q(t_V_2_reg_200_reg__0[9]),
        .R(t_V_2_reg_200));
  FDRE \t_V_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[0]),
        .Q(t_V_reg_189[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[10]),
        .Q(t_V_reg_189[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[1]),
        .Q(t_V_reg_189[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[2]),
        .Q(t_V_reg_189[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[3]),
        .Q(t_V_reg_189[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[4]),
        .Q(t_V_reg_189[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[5]),
        .Q(t_V_reg_189[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[6]),
        .Q(t_V_reg_189[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[7]),
        .Q(t_V_reg_189[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[8]),
        .Q(t_V_reg_189[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_437[9]),
        .Q(t_V_reg_189[9]),
        .R(ap_CS_fsm_state3));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \tmp_43_reg_408[11]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(img0_cols_V_c84_full_n),
        .I2(img0_rows_V_c_empty_n),
        .I3(\tmp_43_reg_408[11]_i_3_n_0 ),
        .I4(img0_rows_V_c83_full_n),
        .I5(img0_cols_V_c_empty_n),
        .O(AXIvideo2Mat_U0_img_cols_V_out_write));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_43_reg_408[11]_i_3 
       (.I0(start_once_reg),
        .I1(start_for_CvtColor_1_U0_full_n),
        .O(\tmp_43_reg_408[11]_i_3_n_0 ));
  FDRE \tmp_43_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [0]),
        .Q(tmp_43_reg_408[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [10]),
        .Q(tmp_43_reg_408[10]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [11]),
        .Q(tmp_43_reg_408[11]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [1]),
        .Q(tmp_43_reg_408[1]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [2]),
        .Q(tmp_43_reg_408[2]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [3]),
        .Q(tmp_43_reg_408[3]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [4]),
        .Q(tmp_43_reg_408[4]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [5]),
        .Q(tmp_43_reg_408[5]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [6]),
        .Q(tmp_43_reg_408[6]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [7]),
        .Q(tmp_43_reg_408[7]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [8]),
        .Q(tmp_43_reg_408[8]),
        .R(1'b0));
  FDRE \tmp_43_reg_408_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11] [9]),
        .Q(tmp_43_reg_408[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_data_V_reg_413[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_413_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_413[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_413[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_413[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_413[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_413[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_413[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_413[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_413[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_413[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_413[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_413[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_413[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_413[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_413[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_413[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_413[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_413[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_413[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_413[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_413[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_413[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_413[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_413[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_413_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_413[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_421[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_421[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_421_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_421),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [0]),
        .Q(tmp_reg_403[0]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [10]),
        .Q(tmp_reg_403[10]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [11]),
        .Q(tmp_reg_403[11]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [1]),
        .Q(tmp_reg_403[1]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [2]),
        .Q(tmp_reg_403[2]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [3]),
        .Q(tmp_reg_403[3]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [4]),
        .Q(tmp_reg_403[4]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [5]),
        .Q(tmp_reg_403[5]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [6]),
        .Q(tmp_reg_403[6]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [7]),
        .Q(tmp_reg_403[7]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [8]),
        .Q(tmp_reg_403[8]),
        .R(1'b0));
  FDRE \tmp_reg_403_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(\SRL_SIG_reg[1][11]_0 [9]),
        .Q(tmp_reg_403[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit1573_p
   (start_once_reg,
    internal_full_n_reg,
    SS,
    internal_full_n_reg_0,
    ap_clk,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_Loop_loop_height_pro_U0_full_n,
    start_for_CvtColor_U0_full_n);
  output start_once_reg;
  output internal_full_n_reg;
  input [0:0]SS;
  input internal_full_n_reg_0;
  input ap_clk;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_Loop_loop_height_pro_U0_full_n;
  input start_for_CvtColor_U0_full_n;

  wire [0:0]SS;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Loop_loop_height_pro_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[0]_i_2 
       (.I0(start_once_reg),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_for_Loop_loop_height_pro_U0_full_n),
        .I3(start_for_CvtColor_U0_full_n),
        .O(internal_full_n_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor
   (CO,
    Q,
    shiftReg_ce,
    shiftReg_ce_0,
    shiftReg_ce_1,
    CvtColor_U0_p_src_data_stream_2_V_read,
    CvtColor_U0_p_src_cols_V_read,
    mOutPtr110_out,
    \mOutPtr_reg[0] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    D,
    ap_clk,
    B,
    C,
    \SRL_SIG_reg[1][7] ,
    SS,
    ap_rst_n,
    img2_cols_V_c_empty_n,
    img2_rows_V_c_empty_n,
    CvtColor_U0_ap_start,
    img3_data_stream_2_s_full_n,
    img3_data_stream_1_s_full_n,
    img3_data_stream_0_s_full_n,
    img2_data_stream_0_s_empty_n,
    img2_data_stream_1_s_empty_n,
    img2_data_stream_2_s_empty_n,
    start_once_reg_reg,
    start_for_CvtColor_U0_full_n,
    out,
    \int_height_reg[15] );
  output [0:0]CO;
  output [1:0]Q;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output CvtColor_U0_p_src_data_stream_2_V_read;
  output CvtColor_U0_p_src_cols_V_read;
  output mOutPtr110_out;
  output \mOutPtr_reg[0] ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [7:0]D;
  input ap_clk;
  input [7:0]B;
  input [7:0]C;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [0:0]SS;
  input ap_rst_n;
  input img2_cols_V_c_empty_n;
  input img2_rows_V_c_empty_n;
  input CvtColor_U0_ap_start;
  input img3_data_stream_2_s_full_n;
  input img3_data_stream_1_s_full_n;
  input img3_data_stream_0_s_full_n;
  input img2_data_stream_0_s_empty_n;
  input img2_data_stream_1_s_empty_n;
  input img2_data_stream_2_s_empty_n;
  input start_once_reg_reg;
  input start_for_CvtColor_U0_full_n;
  input [15:0]out;
  input [15:0]\int_height_reg[15] ;

  wire [7:0]B;
  wire [7:0]C;
  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_1__3_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state9;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_35_i_reg_775;
  wire \ap_reg_pp0_iter1_tmp_35_i_reg_775[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_tmp_35_i_reg_775;
  wire ap_reg_pp0_iter3_signbit_3_reg_839;
  wire ap_reg_pp0_iter3_signbit_reg_806;
  wire ap_reg_pp0_iter3_tmp_35_i_reg_775;
  wire ap_reg_pp0_iter4_signbit_2_reg_885;
  wire ap_reg_pp0_iter4_tmp_35_i_reg_775;
  wire ap_rst_n;
  wire hls_contrast_streg8j_U60_n_10;
  wire hls_contrast_streg8j_U60_n_11;
  wire hls_contrast_streg8j_U60_n_2;
  wire hls_contrast_streg8j_U60_n_3;
  wire hls_contrast_streg8j_U60_n_4;
  wire hls_contrast_streg8j_U60_n_5;
  wire hls_contrast_streg8j_U60_n_6;
  wire hls_contrast_streg8j_U60_n_7;
  wire hls_contrast_streg8j_U60_n_8;
  wire hls_contrast_streg8j_U60_n_9;
  wire hls_contrast_streg8j_U62_n_0;
  wire hls_contrast_streg8j_U62_n_1;
  wire hls_contrast_streg8j_U62_n_10;
  wire hls_contrast_streg8j_U62_n_13;
  wire hls_contrast_streg8j_U62_n_2;
  wire hls_contrast_streg8j_U62_n_3;
  wire hls_contrast_streg8j_U62_n_4;
  wire hls_contrast_streg8j_U62_n_5;
  wire hls_contrast_streg8j_U62_n_6;
  wire hls_contrast_streg8j_U62_n_7;
  wire hls_contrast_streg8j_U62_n_8;
  wire hls_contrast_streg8j_U62_n_9;
  wire hls_contrast_streibs_U63_n_0;
  wire hls_contrast_streibs_U63_n_1;
  wire hls_contrast_streibs_U63_n_10;
  wire hls_contrast_streibs_U63_n_12;
  wire hls_contrast_streibs_U63_n_2;
  wire hls_contrast_streibs_U63_n_3;
  wire hls_contrast_streibs_U63_n_4;
  wire hls_contrast_streibs_U63_n_5;
  wire hls_contrast_streibs_U63_n_6;
  wire hls_contrast_streibs_U63_n_7;
  wire hls_contrast_streibs_U63_n_8;
  wire hls_contrast_streibs_U63_n_9;
  wire [10:0]i_fu_194_p2;
  wire i_i_reg_163;
  wire \i_i_reg_163_reg_n_0_[0] ;
  wire \i_i_reg_163_reg_n_0_[10] ;
  wire \i_i_reg_163_reg_n_0_[1] ;
  wire \i_i_reg_163_reg_n_0_[2] ;
  wire \i_i_reg_163_reg_n_0_[3] ;
  wire \i_i_reg_163_reg_n_0_[4] ;
  wire \i_i_reg_163_reg_n_0_[5] ;
  wire \i_i_reg_163_reg_n_0_[6] ;
  wire \i_i_reg_163_reg_n_0_[7] ;
  wire \i_i_reg_163_reg_n_0_[8] ;
  wire \i_i_reg_163_reg_n_0_[9] ;
  wire i_op_assign_2_reg_7950;
  wire [10:0]i_reg_770;
  wire \i_reg_770[10]_i_2_n_0 ;
  wire img2_cols_V_c_empty_n;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_2_s_empty_n;
  wire img2_rows_V_c_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_full_n;
  wire img3_data_stream_2_s_full_n;
  wire [15:0]\int_height_reg[15] ;
  wire [10:1]j_fu_209_p2;
  wire j_i_reg_174;
  wire j_i_reg_1740;
  wire \j_i_reg_174[0]_i_1_n_0 ;
  wire \j_i_reg_174[10]_i_4_n_0 ;
  wire [10:0]j_i_reg_174_reg__0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire [15:0]out;
  wire [1:0]p_0_in;
  wire p_38_i_i_i1_i_fu_367_p2;
  wire p_38_i_i_i1_i_reg_868;
  wire p_38_i_i_i21_i_fu_463_p2;
  wire p_38_i_i_i21_i_reg_914;
  wire p_38_i_i_i_i_fu_585_p2;
  wire p_38_i_i_i_i_reg_937;
  wire \p_38_i_i_i_i_reg_937[0]_i_1_n_0 ;
  wire \p_38_i_i_i_i_reg_937[0]_i_3_n_0 ;
  wire p_39_demorgan_i_i_i2_s_fu_373_p2;
  wire p_39_demorgan_i_i_i2_s_reg_874;
  wire \p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ;
  wire \p_39_demorgan_i_i_i2_s_reg_874[0]_i_3_n_0 ;
  wire p_39_demorgan_i_i_i_fu_469_p2;
  wire p_39_demorgan_i_i_i_i_fu_591_p2;
  wire p_39_demorgan_i_i_i_i_reg_943;
  wire p_39_demorgan_i_i_i_reg_920;
  wire \p_39_demorgan_i_i_i_reg_920[0]_i_2_n_0 ;
  wire [7:0]p_Val2_2_reg_813;
  wire [7:0]p_Val2_30_reg_846;
  wire [7:7]p_Val2_31_fu_420_p2;
  wire [6:0]p_Val2_31_fu_420_p2__0;
  wire [7:0]p_Val2_31_reg_908;
  wire \p_Val2_31_reg_908[7]_i_2_n_0 ;
  wire p_Val2_33_reg_926;
  wire \p_Val2_33_reg_926[0]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[1]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[2]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[3]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[4]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[5]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[6]_i_1_n_0 ;
  wire \p_Val2_33_reg_926[7]_i_2_n_0 ;
  wire \p_Val2_33_reg_926[7]_i_3_n_0 ;
  wire [7:7]p_Val2_3_fu_324_p2;
  wire [6:0]p_Val2_3_fu_324_p2__0;
  wire [7:0]p_Val2_3_reg_862;
  wire \p_Val2_3_reg_862[7]_i_2_n_0 ;
  wire [7:0]p_Val2_7_reg_892;
  wire [7:7]p_Val2_8_fu_542_p2;
  wire [6:0]p_Val2_8_fu_542_p2__0;
  wire [7:0]p_Val2_8_reg_931;
  wire \p_Val2_8_reg_931[7]_i_2_n_0 ;
  wire p_Val2_s_reg_949;
  wire \p_Val2_s_reg_949[0]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[1]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[2]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[4]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[5]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[6]_i_1_n_0 ;
  wire \p_Val2_s_reg_949[7]_i_2_n_0 ;
  wire [15:0]p_src_cols_V_read_reg_756;
  wire [15:0]p_src_rows_V_read_reg_761;
  wire r_V_5_reg_8340;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire signbit_3_reg_839;
  wire signbit_reg_806;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg_reg;
  wire tmp2_reg_829_reg_n_106;
  wire tmp2_reg_829_reg_n_107;
  wire tmp2_reg_829_reg_n_108;
  wire tmp2_reg_829_reg_n_109;
  wire tmp2_reg_829_reg_n_110;
  wire tmp2_reg_829_reg_n_111;
  wire tmp2_reg_829_reg_n_112;
  wire tmp2_reg_829_reg_n_113;
  wire tmp2_reg_829_reg_n_114;
  wire tmp2_reg_829_reg_n_115;
  wire tmp2_reg_829_reg_n_116;
  wire tmp2_reg_829_reg_n_117;
  wire tmp2_reg_829_reg_n_118;
  wire tmp2_reg_829_reg_n_119;
  wire tmp2_reg_829_reg_n_120;
  wire tmp2_reg_829_reg_n_121;
  wire tmp2_reg_829_reg_n_122;
  wire tmp2_reg_829_reg_n_123;
  wire tmp2_reg_829_reg_n_124;
  wire tmp2_reg_829_reg_n_125;
  wire tmp2_reg_829_reg_n_126;
  wire tmp2_reg_829_reg_n_127;
  wire tmp2_reg_829_reg_n_128;
  wire tmp2_reg_829_reg_n_129;
  wire tmp2_reg_829_reg_n_130;
  wire tmp2_reg_829_reg_n_131;
  wire tmp2_reg_829_reg_n_132;
  wire tmp2_reg_829_reg_n_133;
  wire tmp2_reg_829_reg_n_134;
  wire tmp2_reg_829_reg_n_135;
  wire tmp2_reg_829_reg_n_136;
  wire tmp2_reg_829_reg_n_137;
  wire tmp2_reg_829_reg_n_138;
  wire tmp2_reg_829_reg_n_139;
  wire tmp2_reg_829_reg_n_140;
  wire tmp2_reg_829_reg_n_141;
  wire tmp2_reg_829_reg_n_142;
  wire tmp2_reg_829_reg_n_143;
  wire tmp2_reg_829_reg_n_144;
  wire tmp2_reg_829_reg_n_145;
  wire tmp2_reg_829_reg_n_146;
  wire tmp2_reg_829_reg_n_147;
  wire tmp2_reg_829_reg_n_148;
  wire tmp2_reg_829_reg_n_149;
  wire tmp2_reg_829_reg_n_150;
  wire tmp2_reg_829_reg_n_151;
  wire tmp2_reg_829_reg_n_152;
  wire tmp2_reg_829_reg_n_153;
  wire tmp_26_fu_317_p3;
  wire tmp_29_reg_897;
  wire tmp_30_fu_535_p3;
  wire tmp_33_reg_851;
  wire tmp_34_fu_413_p3;
  wire tmp_35_i_fu_204_p2;
  wire tmp_35_i_fu_204_p2_carry__0_i_1_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_2_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_3_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_4_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_5_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_6_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_7_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_i_8_n_0;
  wire tmp_35_i_fu_204_p2_carry__0_n_1;
  wire tmp_35_i_fu_204_p2_carry__0_n_2;
  wire tmp_35_i_fu_204_p2_carry__0_n_3;
  wire tmp_35_i_fu_204_p2_carry_i_1_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_2_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_3_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_4_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_5_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_6_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_7_n_0;
  wire tmp_35_i_fu_204_p2_carry_i_8_n_0;
  wire tmp_35_i_fu_204_p2_carry_n_0;
  wire tmp_35_i_fu_204_p2_carry_n_1;
  wire tmp_35_i_fu_204_p2_carry_n_2;
  wire tmp_35_i_fu_204_p2_carry_n_3;
  wire tmp_35_i_reg_775;
  wire \tmp_35_i_reg_775[0]_i_1_n_0 ;
  wire [0:0]tmp_3_reg_823;
  wire \tmp_3_reg_823[0]_i_1_n_0 ;
  wire [1:0]tmp_5_reg_902;
  wire [0:0]tmp_7_reg_856;
  wire tmp_i_fu_189_p2_carry__0_i_1_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_2_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_3_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_4_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_5_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_6_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_7_n_0;
  wire tmp_i_fu_189_p2_carry__0_i_8_n_0;
  wire tmp_i_fu_189_p2_carry__0_n_1;
  wire tmp_i_fu_189_p2_carry__0_n_2;
  wire tmp_i_fu_189_p2_carry__0_n_3;
  wire tmp_i_fu_189_p2_carry_i_1_n_0;
  wire tmp_i_fu_189_p2_carry_i_2_n_0;
  wire tmp_i_fu_189_p2_carry_i_3_n_0;
  wire tmp_i_fu_189_p2_carry_i_4_n_0;
  wire tmp_i_fu_189_p2_carry_i_5_n_0;
  wire tmp_i_fu_189_p2_carry_i_6_n_0;
  wire tmp_i_fu_189_p2_carry_i_7_n_0;
  wire tmp_i_fu_189_p2_carry_i_8_n_0;
  wire tmp_i_fu_189_p2_carry_n_0;
  wire tmp_i_fu_189_p2_carry_n_1;
  wire tmp_i_fu_189_p2_carry_n_2;
  wire tmp_i_fu_189_p2_carry_n_3;
  wire tmp_reg_818;
  wire NLW_tmp2_reg_829_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp2_reg_829_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp2_reg_829_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp2_reg_829_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp2_reg_829_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp2_reg_829_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp2_reg_829_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp2_reg_829_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp2_reg_829_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp2_reg_829_reg_P_UNCONNECTED;
  wire [3:0]NLW_tmp_35_i_fu_204_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_35_i_fu_204_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_fu_189_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_fu_189_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img3_data_stream_2_s_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img3_data_stream_1_s_full_n),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img3_data_stream_0_s_full_n),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(ap_reg_pp0_iter4_signbit_2_reg_885),
        .I1(p_38_i_i_i_i_reg_937),
        .I2(p_39_demorgan_i_i_i_i_reg_943),
        .I3(p_Val2_8_reg_931[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h2AAA2AAAFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(CvtColor_U0_ap_start),
        .I2(img2_rows_V_c_empty_n),
        .I3(img2_cols_V_c_empty_n),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(CvtColor_U0_ap_start),
        .I2(img2_rows_V_c_empty_n),
        .I3(img2_cols_V_c_empty_n),
        .I4(ap_CS_fsm_state9),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(\ap_CS_fsm[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FDFD)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_35_i_fu_204_p2),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter5_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__3_n_0 ),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .I5(tmp_35_i_fu_204_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_35_i_fu_204_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter4),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_enable_reg_pp0_iter5_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_tmp_35_i_reg_775[0]_i_1 
       (.I0(tmp_35_i_reg_775),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .O(\ap_reg_pp0_iter1_tmp_35_i_reg_775[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_35_i_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_35_i_reg_775[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_35_i_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .Q(ap_reg_pp0_iter2_tmp_35_i_reg_775),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_signbit_3_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(signbit_3_reg_839),
        .Q(ap_reg_pp0_iter3_signbit_3_reg_839),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_signbit_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(signbit_reg_806),
        .Q(ap_reg_pp0_iter3_signbit_reg_806),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter3_tmp_35_i_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter2_tmp_35_i_reg_775),
        .Q(ap_reg_pp0_iter3_tmp_35_i_reg_775),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(tmp_5_reg_902[1]),
        .Q(ap_reg_pp0_iter4_signbit_2_reg_885),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_35_i_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter3_tmp_35_i_reg_775),
        .Q(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j hls_contrast_streg8j_U60
       (.B(B),
        .C(C),
        .P({p_0_in,hls_contrast_streg8j_U60_n_2,hls_contrast_streg8j_U60_n_3,hls_contrast_streg8j_U60_n_4,hls_contrast_streg8j_U60_n_5,hls_contrast_streg8j_U60_n_6,hls_contrast_streg8j_U60_n_7,hls_contrast_streg8j_U60_n_8,hls_contrast_streg8j_U60_n_9,hls_contrast_streg8j_U60_n_10}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_tmp_35_i_reg_775(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .i_op_assign_2_reg_7950(i_op_assign_2_reg_7950),
        .\r_V_reg_801_reg[29] (hls_contrast_streg8j_U60_n_11),
        .tmp_26_fu_317_p3(tmp_26_fu_317_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j_38 hls_contrast_streg8j_U62
       (.C(C),
        .P({hls_contrast_streg8j_U62_n_0,hls_contrast_streg8j_U62_n_1,hls_contrast_streg8j_U62_n_2,hls_contrast_streg8j_U62_n_3,hls_contrast_streg8j_U62_n_4,hls_contrast_streg8j_U62_n_5,hls_contrast_streg8j_U62_n_6,hls_contrast_streg8j_U62_n_7,hls_contrast_streg8j_U62_n_8,hls_contrast_streg8j_U62_n_9,hls_contrast_streg8j_U62_n_10}),
        .Q(ap_CS_fsm_pp0_stage0),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .ap_reg_pp0_iter1_tmp_35_i_reg_775(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .ap_reg_pp0_iter4_tmp_35_i_reg_775(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .i_op_assign_2_reg_7950(i_op_assign_2_reg_7950),
        .img2_data_stream_0_s_empty_n(img2_data_stream_0_s_empty_n),
        .img2_data_stream_1_s_empty_n(img2_data_stream_1_s_empty_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .\r_V_5_reg_834_reg[29] (hls_contrast_streg8j_U62_n_13),
        .tmp_34_fu_413_p3(tmp_34_fu_413_p3),
        .tmp_35_i_reg_775(tmp_35_i_reg_775));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streibs hls_contrast_streibs_U63
       (.B(B),
        .P({hls_contrast_streibs_U63_n_0,hls_contrast_streibs_U63_n_1,hls_contrast_streibs_U63_n_2,hls_contrast_streibs_U63_n_3,hls_contrast_streibs_U63_n_4,hls_contrast_streibs_U63_n_5,hls_contrast_streibs_U63_n_6,hls_contrast_streibs_U63_n_7,hls_contrast_streibs_U63_n_8,hls_contrast_streibs_U63_n_9,hls_contrast_streibs_U63_n_10}),
        .PCOUT({tmp2_reg_829_reg_n_106,tmp2_reg_829_reg_n_107,tmp2_reg_829_reg_n_108,tmp2_reg_829_reg_n_109,tmp2_reg_829_reg_n_110,tmp2_reg_829_reg_n_111,tmp2_reg_829_reg_n_112,tmp2_reg_829_reg_n_113,tmp2_reg_829_reg_n_114,tmp2_reg_829_reg_n_115,tmp2_reg_829_reg_n_116,tmp2_reg_829_reg_n_117,tmp2_reg_829_reg_n_118,tmp2_reg_829_reg_n_119,tmp2_reg_829_reg_n_120,tmp2_reg_829_reg_n_121,tmp2_reg_829_reg_n_122,tmp2_reg_829_reg_n_123,tmp2_reg_829_reg_n_124,tmp2_reg_829_reg_n_125,tmp2_reg_829_reg_n_126,tmp2_reg_829_reg_n_127,tmp2_reg_829_reg_n_128,tmp2_reg_829_reg_n_129,tmp2_reg_829_reg_n_130,tmp2_reg_829_reg_n_131,tmp2_reg_829_reg_n_132,tmp2_reg_829_reg_n_133,tmp2_reg_829_reg_n_134,tmp2_reg_829_reg_n_135,tmp2_reg_829_reg_n_136,tmp2_reg_829_reg_n_137,tmp2_reg_829_reg_n_138,tmp2_reg_829_reg_n_139,tmp2_reg_829_reg_n_140,tmp2_reg_829_reg_n_141,tmp2_reg_829_reg_n_142,tmp2_reg_829_reg_n_143,tmp2_reg_829_reg_n_144,tmp2_reg_829_reg_n_145,tmp2_reg_829_reg_n_146,tmp2_reg_829_reg_n_147,tmp2_reg_829_reg_n_148,tmp2_reg_829_reg_n_149,tmp2_reg_829_reg_n_150,tmp2_reg_829_reg_n_151,tmp2_reg_829_reg_n_152,tmp2_reg_829_reg_n_153}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone6_in(ap_block_pp0_stage0_subdone6_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_tmp_35_i_reg_775(ap_reg_pp0_iter2_tmp_35_i_reg_775),
        .i_op_assign_2_reg_7950(i_op_assign_2_reg_7950),
        .\r_V_4_reg_880_reg[29] (hls_contrast_streibs_U63_n_12),
        .tmp_30_fu_535_p3(tmp_30_fu_535_p3));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_163[10]_i_1 
       (.I0(img2_cols_V_c_empty_n),
        .I1(img2_rows_V_c_empty_n),
        .I2(CvtColor_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state9),
        .O(i_i_reg_163));
  FDRE \i_i_reg_163_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[0]),
        .Q(\i_i_reg_163_reg_n_0_[0] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[10]),
        .Q(\i_i_reg_163_reg_n_0_[10] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[1]),
        .Q(\i_i_reg_163_reg_n_0_[1] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[2]),
        .Q(\i_i_reg_163_reg_n_0_[2] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[3]),
        .Q(\i_i_reg_163_reg_n_0_[3] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[4]),
        .Q(\i_i_reg_163_reg_n_0_[4] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[5]),
        .Q(\i_i_reg_163_reg_n_0_[5] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[6]),
        .Q(\i_i_reg_163_reg_n_0_[6] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[7]),
        .Q(\i_i_reg_163_reg_n_0_[7] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[8]),
        .Q(\i_i_reg_163_reg_n_0_[8] ),
        .R(i_i_reg_163));
  FDRE \i_i_reg_163_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_reg_770[9]),
        .Q(\i_i_reg_163_reg_n_0_[9] ),
        .R(i_i_reg_163));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_770[0]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[0] ),
        .O(i_fu_194_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_770[10]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[8] ),
        .I1(\i_i_reg_163_reg_n_0_[6] ),
        .I2(\i_reg_770[10]_i_2_n_0 ),
        .I3(\i_i_reg_163_reg_n_0_[7] ),
        .I4(\i_i_reg_163_reg_n_0_[9] ),
        .I5(\i_i_reg_163_reg_n_0_[10] ),
        .O(i_fu_194_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_770[10]_i_2 
       (.I0(\i_i_reg_163_reg_n_0_[5] ),
        .I1(\i_i_reg_163_reg_n_0_[3] ),
        .I2(\i_i_reg_163_reg_n_0_[1] ),
        .I3(\i_i_reg_163_reg_n_0_[0] ),
        .I4(\i_i_reg_163_reg_n_0_[2] ),
        .I5(\i_i_reg_163_reg_n_0_[4] ),
        .O(\i_reg_770[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_770[1]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[0] ),
        .I1(\i_i_reg_163_reg_n_0_[1] ),
        .O(i_fu_194_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_770[2]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[0] ),
        .I1(\i_i_reg_163_reg_n_0_[1] ),
        .I2(\i_i_reg_163_reg_n_0_[2] ),
        .O(i_fu_194_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_770[3]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[1] ),
        .I1(\i_i_reg_163_reg_n_0_[0] ),
        .I2(\i_i_reg_163_reg_n_0_[2] ),
        .I3(\i_i_reg_163_reg_n_0_[3] ),
        .O(i_fu_194_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_770[4]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[2] ),
        .I1(\i_i_reg_163_reg_n_0_[0] ),
        .I2(\i_i_reg_163_reg_n_0_[1] ),
        .I3(\i_i_reg_163_reg_n_0_[3] ),
        .I4(\i_i_reg_163_reg_n_0_[4] ),
        .O(i_fu_194_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_770[5]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[3] ),
        .I1(\i_i_reg_163_reg_n_0_[1] ),
        .I2(\i_i_reg_163_reg_n_0_[0] ),
        .I3(\i_i_reg_163_reg_n_0_[2] ),
        .I4(\i_i_reg_163_reg_n_0_[4] ),
        .I5(\i_i_reg_163_reg_n_0_[5] ),
        .O(i_fu_194_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_770[6]_i_1 
       (.I0(\i_reg_770[10]_i_2_n_0 ),
        .I1(\i_i_reg_163_reg_n_0_[6] ),
        .O(i_fu_194_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_770[7]_i_1 
       (.I0(\i_reg_770[10]_i_2_n_0 ),
        .I1(\i_i_reg_163_reg_n_0_[6] ),
        .I2(\i_i_reg_163_reg_n_0_[7] ),
        .O(i_fu_194_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_770[8]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[6] ),
        .I1(\i_reg_770[10]_i_2_n_0 ),
        .I2(\i_i_reg_163_reg_n_0_[7] ),
        .I3(\i_i_reg_163_reg_n_0_[8] ),
        .O(i_fu_194_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_770[9]_i_1 
       (.I0(\i_i_reg_163_reg_n_0_[7] ),
        .I1(\i_reg_770[10]_i_2_n_0 ),
        .I2(\i_i_reg_163_reg_n_0_[6] ),
        .I3(\i_i_reg_163_reg_n_0_[8] ),
        .I4(\i_i_reg_163_reg_n_0_[9] ),
        .O(i_fu_194_p2[9]));
  FDRE \i_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[0]),
        .Q(i_reg_770[0]),
        .R(1'b0));
  FDRE \i_reg_770_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[10]),
        .Q(i_reg_770[10]),
        .R(1'b0));
  FDRE \i_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[1]),
        .Q(i_reg_770[1]),
        .R(1'b0));
  FDRE \i_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[2]),
        .Q(i_reg_770[2]),
        .R(1'b0));
  FDRE \i_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[3]),
        .Q(i_reg_770[3]),
        .R(1'b0));
  FDRE \i_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[4]),
        .Q(i_reg_770[4]),
        .R(1'b0));
  FDRE \i_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[5]),
        .Q(i_reg_770[5]),
        .R(1'b0));
  FDRE \i_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[6]),
        .Q(i_reg_770[6]),
        .R(1'b0));
  FDRE \i_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[7]),
        .Q(i_reg_770[7]),
        .R(1'b0));
  FDRE \i_reg_770_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[8]),
        .Q(i_reg_770[8]),
        .R(1'b0));
  FDRE \i_reg_770_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_194_p2[9]),
        .Q(i_reg_770[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_174[0]_i_1 
       (.I0(j_i_reg_174_reg__0[0]),
        .O(\j_i_reg_174[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_i_reg_174[10]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_35_i_fu_204_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q[1]),
        .I5(CO),
        .O(j_i_reg_174));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_i_reg_174[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_35_i_fu_204_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_i_reg_1740));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_174[10]_i_3 
       (.I0(j_i_reg_174_reg__0[8]),
        .I1(j_i_reg_174_reg__0[6]),
        .I2(\j_i_reg_174[10]_i_4_n_0 ),
        .I3(j_i_reg_174_reg__0[7]),
        .I4(j_i_reg_174_reg__0[9]),
        .I5(j_i_reg_174_reg__0[10]),
        .O(j_fu_209_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_174[10]_i_4 
       (.I0(j_i_reg_174_reg__0[5]),
        .I1(j_i_reg_174_reg__0[3]),
        .I2(j_i_reg_174_reg__0[1]),
        .I3(j_i_reg_174_reg__0[0]),
        .I4(j_i_reg_174_reg__0[2]),
        .I5(j_i_reg_174_reg__0[4]),
        .O(\j_i_reg_174[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_174[1]_i_1 
       (.I0(j_i_reg_174_reg__0[0]),
        .I1(j_i_reg_174_reg__0[1]),
        .O(j_fu_209_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_174[2]_i_1 
       (.I0(j_i_reg_174_reg__0[0]),
        .I1(j_i_reg_174_reg__0[1]),
        .I2(j_i_reg_174_reg__0[2]),
        .O(j_fu_209_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_174[3]_i_1 
       (.I0(j_i_reg_174_reg__0[1]),
        .I1(j_i_reg_174_reg__0[0]),
        .I2(j_i_reg_174_reg__0[2]),
        .I3(j_i_reg_174_reg__0[3]),
        .O(j_fu_209_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_174[4]_i_1 
       (.I0(j_i_reg_174_reg__0[2]),
        .I1(j_i_reg_174_reg__0[0]),
        .I2(j_i_reg_174_reg__0[1]),
        .I3(j_i_reg_174_reg__0[3]),
        .I4(j_i_reg_174_reg__0[4]),
        .O(j_fu_209_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_174[5]_i_1 
       (.I0(j_i_reg_174_reg__0[3]),
        .I1(j_i_reg_174_reg__0[1]),
        .I2(j_i_reg_174_reg__0[0]),
        .I3(j_i_reg_174_reg__0[2]),
        .I4(j_i_reg_174_reg__0[4]),
        .I5(j_i_reg_174_reg__0[5]),
        .O(j_fu_209_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_174[6]_i_1 
       (.I0(\j_i_reg_174[10]_i_4_n_0 ),
        .I1(j_i_reg_174_reg__0[6]),
        .O(j_fu_209_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_174[7]_i_1 
       (.I0(\j_i_reg_174[10]_i_4_n_0 ),
        .I1(j_i_reg_174_reg__0[6]),
        .I2(j_i_reg_174_reg__0[7]),
        .O(j_fu_209_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_174[8]_i_1 
       (.I0(j_i_reg_174_reg__0[6]),
        .I1(\j_i_reg_174[10]_i_4_n_0 ),
        .I2(j_i_reg_174_reg__0[7]),
        .I3(j_i_reg_174_reg__0[8]),
        .O(j_fu_209_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_174[9]_i_1 
       (.I0(j_i_reg_174_reg__0[7]),
        .I1(\j_i_reg_174[10]_i_4_n_0 ),
        .I2(j_i_reg_174_reg__0[6]),
        .I3(j_i_reg_174_reg__0[8]),
        .I4(j_i_reg_174_reg__0[9]),
        .O(j_fu_209_p2[9]));
  FDRE \j_i_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(\j_i_reg_174[0]_i_1_n_0 ),
        .Q(j_i_reg_174_reg__0[0]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[10]),
        .Q(j_i_reg_174_reg__0[10]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[1]),
        .Q(j_i_reg_174_reg__0[1]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[2]),
        .Q(j_i_reg_174_reg__0[2]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[3]),
        .Q(j_i_reg_174_reg__0[3]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[4]),
        .Q(j_i_reg_174_reg__0[4]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[5]),
        .Q(j_i_reg_174_reg__0[5]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[6]),
        .Q(j_i_reg_174_reg__0[6]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[7]),
        .Q(j_i_reg_174_reg__0[7]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[8]),
        .Q(j_i_reg_174_reg__0[8]),
        .R(j_i_reg_174));
  FDRE \j_i_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1740),
        .D(j_fu_209_p2[9]),
        .Q(j_i_reg_174_reg__0[9]),
        .R(j_i_reg_174));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_3 
       (.I0(tmp_35_i_reg_775),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(CvtColor_U0_p_src_data_stream_2_V_read));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[3]_i_3__4 
       (.I0(Q[1]),
        .I1(CO),
        .O(\mOutPtr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[3]_i_4__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(CvtColor_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_CvtColor_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_38_i_i_i1_i_reg_868[0]_i_1 
       (.I0(signbit_reg_806),
        .I1(tmp_3_reg_823),
        .I2(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_3_n_0 ),
        .O(p_38_i_i_i1_i_fu_367_p2));
  FDRE \p_38_i_i_i1_i_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_38_i_i_i1_i_fu_367_p2),
        .Q(p_38_i_i_i1_i_reg_868),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_38_i_i_i21_i_reg_914[0]_i_1 
       (.I0(signbit_3_reg_839),
        .I1(tmp_7_reg_856),
        .I2(\p_39_demorgan_i_i_i_reg_920[0]_i_2_n_0 ),
        .O(p_38_i_i_i21_i_fu_463_p2));
  FDRE \p_38_i_i_i21_i_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_38_i_i_i21_i_fu_463_p2),
        .Q(p_38_i_i_i21_i_reg_914),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_38_i_i_i_i_reg_937[0]_i_1 
       (.I0(ap_reg_pp0_iter3_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_38_i_i_i_i_reg_937[0]_i_2 
       (.I0(tmp_5_reg_902[1]),
        .I1(tmp_5_reg_902[0]),
        .I2(\p_38_i_i_i_i_reg_937[0]_i_3_n_0 ),
        .O(p_38_i_i_i_i_fu_585_p2));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \p_38_i_i_i_i_reg_937[0]_i_3 
       (.I0(p_Val2_7_reg_892[7]),
        .I1(p_Val2_7_reg_892[4]),
        .I2(p_Val2_7_reg_892[5]),
        .I3(p_Val2_7_reg_892[6]),
        .I4(\p_Val2_8_reg_931[7]_i_2_n_0 ),
        .I5(tmp_30_fu_535_p3),
        .O(\p_38_i_i_i_i_reg_937[0]_i_3_n_0 ));
  FDRE \p_38_i_i_i_i_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_38_i_i_i_i_fu_585_p2),
        .Q(p_38_i_i_i_i_reg_937),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_39_demorgan_i_i_i2_s_reg_874[0]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \p_39_demorgan_i_i_i2_s_reg_874[0]_i_2 
       (.I0(tmp_3_reg_823),
        .I1(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_3_n_0 ),
        .I2(signbit_reg_806),
        .O(p_39_demorgan_i_i_i2_s_fu_373_p2));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \p_39_demorgan_i_i_i2_s_reg_874[0]_i_3 
       (.I0(p_Val2_2_reg_813[7]),
        .I1(p_Val2_2_reg_813[4]),
        .I2(p_Val2_2_reg_813[5]),
        .I3(p_Val2_2_reg_813[6]),
        .I4(\p_Val2_3_reg_862[7]_i_2_n_0 ),
        .I5(tmp_26_fu_317_p3),
        .O(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_3_n_0 ));
  FDRE \p_39_demorgan_i_i_i2_s_reg_874_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_39_demorgan_i_i_i2_s_fu_373_p2),
        .Q(p_39_demorgan_i_i_i2_s_reg_874),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \p_39_demorgan_i_i_i_i_reg_943[0]_i_1 
       (.I0(tmp_5_reg_902[0]),
        .I1(\p_38_i_i_i_i_reg_937[0]_i_3_n_0 ),
        .I2(tmp_5_reg_902[1]),
        .O(p_39_demorgan_i_i_i_i_fu_591_p2));
  FDRE \p_39_demorgan_i_i_i_i_reg_943_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_39_demorgan_i_i_i_i_fu_591_p2),
        .Q(p_39_demorgan_i_i_i_i_reg_943),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \p_39_demorgan_i_i_i_reg_920[0]_i_1 
       (.I0(tmp_7_reg_856),
        .I1(\p_39_demorgan_i_i_i_reg_920[0]_i_2_n_0 ),
        .I2(signbit_3_reg_839),
        .O(p_39_demorgan_i_i_i_fu_469_p2));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \p_39_demorgan_i_i_i_reg_920[0]_i_2 
       (.I0(p_Val2_30_reg_846[7]),
        .I1(p_Val2_30_reg_846[4]),
        .I2(p_Val2_30_reg_846[5]),
        .I3(p_Val2_30_reg_846[6]),
        .I4(\p_Val2_31_reg_908[7]_i_2_n_0 ),
        .I5(tmp_34_fu_413_p3),
        .O(\p_39_demorgan_i_i_i_reg_920[0]_i_2_n_0 ));
  FDRE \p_39_demorgan_i_i_i_reg_920_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_39_demorgan_i_i_i_fu_469_p2),
        .Q(p_39_demorgan_i_i_i_reg_920),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_9),
        .Q(p_Val2_2_reg_813[0]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_8),
        .Q(p_Val2_2_reg_813[1]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_7),
        .Q(p_Val2_2_reg_813[2]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_6),
        .Q(p_Val2_2_reg_813[3]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_5),
        .Q(p_Val2_2_reg_813[4]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_4),
        .Q(p_Val2_2_reg_813[5]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_3),
        .Q(p_Val2_2_reg_813[6]),
        .R(1'b0));
  FDRE \p_Val2_2_reg_813_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_2),
        .Q(p_Val2_2_reg_813[7]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_9),
        .Q(p_Val2_30_reg_846[0]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_8),
        .Q(p_Val2_30_reg_846[1]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_7),
        .Q(p_Val2_30_reg_846[2]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_6),
        .Q(p_Val2_30_reg_846[3]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_5),
        .Q(p_Val2_30_reg_846[4]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_4),
        .Q(p_Val2_30_reg_846[5]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_3),
        .Q(p_Val2_30_reg_846[6]),
        .R(1'b0));
  FDRE \p_Val2_30_reg_846_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_2),
        .Q(p_Val2_30_reg_846[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_31_reg_908[0]_i_1 
       (.I0(tmp_33_reg_851),
        .I1(p_Val2_30_reg_846[0]),
        .O(p_Val2_31_fu_420_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_31_reg_908[1]_i_1 
       (.I0(tmp_33_reg_851),
        .I1(p_Val2_30_reg_846[0]),
        .I2(p_Val2_30_reg_846[1]),
        .O(p_Val2_31_fu_420_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_31_reg_908[2]_i_1 
       (.I0(p_Val2_30_reg_846[1]),
        .I1(p_Val2_30_reg_846[0]),
        .I2(tmp_33_reg_851),
        .I3(p_Val2_30_reg_846[2]),
        .O(p_Val2_31_fu_420_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_31_reg_908[3]_i_1 
       (.I0(p_Val2_30_reg_846[2]),
        .I1(tmp_33_reg_851),
        .I2(p_Val2_30_reg_846[0]),
        .I3(p_Val2_30_reg_846[1]),
        .I4(p_Val2_30_reg_846[3]),
        .O(p_Val2_31_fu_420_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_31_reg_908[4]_i_1 
       (.I0(p_Val2_30_reg_846[3]),
        .I1(p_Val2_30_reg_846[1]),
        .I2(p_Val2_30_reg_846[0]),
        .I3(tmp_33_reg_851),
        .I4(p_Val2_30_reg_846[2]),
        .I5(p_Val2_30_reg_846[4]),
        .O(p_Val2_31_fu_420_p2__0[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_31_reg_908[5]_i_1 
       (.I0(p_Val2_30_reg_846[4]),
        .I1(\p_Val2_31_reg_908[7]_i_2_n_0 ),
        .I2(p_Val2_30_reg_846[5]),
        .O(p_Val2_31_fu_420_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_31_reg_908[6]_i_1 
       (.I0(\p_Val2_31_reg_908[7]_i_2_n_0 ),
        .I1(p_Val2_30_reg_846[4]),
        .I2(p_Val2_30_reg_846[5]),
        .I3(p_Val2_30_reg_846[6]),
        .O(p_Val2_31_fu_420_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_31_reg_908[7]_i_1 
       (.I0(\p_Val2_31_reg_908[7]_i_2_n_0 ),
        .I1(p_Val2_30_reg_846[6]),
        .I2(p_Val2_30_reg_846[5]),
        .I3(p_Val2_30_reg_846[4]),
        .I4(p_Val2_30_reg_846[7]),
        .O(p_Val2_31_fu_420_p2));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_31_reg_908[7]_i_2 
       (.I0(p_Val2_30_reg_846[2]),
        .I1(tmp_33_reg_851),
        .I2(p_Val2_30_reg_846[0]),
        .I3(p_Val2_30_reg_846[1]),
        .I4(p_Val2_30_reg_846[3]),
        .O(\p_Val2_31_reg_908[7]_i_2_n_0 ));
  FDRE \p_Val2_31_reg_908_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[0]),
        .Q(p_Val2_31_reg_908[0]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[1] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[1]),
        .Q(p_Val2_31_reg_908[1]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[2] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[2]),
        .Q(p_Val2_31_reg_908[2]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[3] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[3]),
        .Q(p_Val2_31_reg_908[3]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[4] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[4]),
        .Q(p_Val2_31_reg_908[4]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[5] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[5]),
        .Q(p_Val2_31_reg_908[5]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[6] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2__0[6]),
        .Q(p_Val2_31_reg_908[6]),
        .R(1'b0));
  FDRE \p_Val2_31_reg_908_reg[7] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_31_fu_420_p2),
        .Q(p_Val2_31_reg_908[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[0]_i_1 
       (.I0(p_Val2_3_reg_862[0]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[1]_i_1 
       (.I0(p_Val2_3_reg_862[1]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[2]_i_1 
       (.I0(p_Val2_3_reg_862[2]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[3]_i_1 
       (.I0(p_Val2_3_reg_862[3]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[4]_i_1 
       (.I0(p_Val2_3_reg_862[4]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[5]_i_1 
       (.I0(p_Val2_3_reg_862[5]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[6]_i_1 
       (.I0(p_Val2_3_reg_862[6]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \p_Val2_33_reg_926[7]_i_1 
       (.I0(ap_reg_pp0_iter3_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(p_39_demorgan_i_i_i2_s_reg_874),
        .O(p_Val2_33_reg_926));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_33_reg_926[7]_i_2 
       (.I0(ap_reg_pp0_iter3_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\p_Val2_33_reg_926[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_33_reg_926[7]_i_3 
       (.I0(p_Val2_3_reg_862[7]),
        .I1(p_39_demorgan_i_i_i2_s_reg_874),
        .I2(p_38_i_i_i1_i_reg_868),
        .I3(ap_reg_pp0_iter3_signbit_reg_806),
        .O(\p_Val2_33_reg_926[7]_i_3_n_0 ));
  FDSE \p_Val2_33_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[1]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[2]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[3]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[4]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[5]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[6]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .S(p_Val2_33_reg_926));
  FDSE \p_Val2_33_reg_926_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_33_reg_926[7]_i_3_n_0 ),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .S(p_Val2_33_reg_926));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_3_reg_862[0]_i_1 
       (.I0(tmp_reg_818),
        .I1(p_Val2_2_reg_813[0]),
        .O(p_Val2_3_fu_324_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_3_reg_862[1]_i_1 
       (.I0(tmp_reg_818),
        .I1(p_Val2_2_reg_813[0]),
        .I2(p_Val2_2_reg_813[1]),
        .O(p_Val2_3_fu_324_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_3_reg_862[2]_i_1 
       (.I0(p_Val2_2_reg_813[1]),
        .I1(p_Val2_2_reg_813[0]),
        .I2(tmp_reg_818),
        .I3(p_Val2_2_reg_813[2]),
        .O(p_Val2_3_fu_324_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_3_reg_862[3]_i_1 
       (.I0(p_Val2_2_reg_813[2]),
        .I1(tmp_reg_818),
        .I2(p_Val2_2_reg_813[0]),
        .I3(p_Val2_2_reg_813[1]),
        .I4(p_Val2_2_reg_813[3]),
        .O(p_Val2_3_fu_324_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_3_reg_862[4]_i_1 
       (.I0(p_Val2_2_reg_813[3]),
        .I1(p_Val2_2_reg_813[1]),
        .I2(p_Val2_2_reg_813[0]),
        .I3(tmp_reg_818),
        .I4(p_Val2_2_reg_813[2]),
        .I5(p_Val2_2_reg_813[4]),
        .O(p_Val2_3_fu_324_p2__0[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_3_reg_862[5]_i_1 
       (.I0(p_Val2_2_reg_813[4]),
        .I1(\p_Val2_3_reg_862[7]_i_2_n_0 ),
        .I2(p_Val2_2_reg_813[5]),
        .O(p_Val2_3_fu_324_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_3_reg_862[6]_i_1 
       (.I0(\p_Val2_3_reg_862[7]_i_2_n_0 ),
        .I1(p_Val2_2_reg_813[4]),
        .I2(p_Val2_2_reg_813[5]),
        .I3(p_Val2_2_reg_813[6]),
        .O(p_Val2_3_fu_324_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_3_reg_862[7]_i_1 
       (.I0(\p_Val2_3_reg_862[7]_i_2_n_0 ),
        .I1(p_Val2_2_reg_813[6]),
        .I2(p_Val2_2_reg_813[5]),
        .I3(p_Val2_2_reg_813[4]),
        .I4(p_Val2_2_reg_813[7]),
        .O(p_Val2_3_fu_324_p2));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_3_reg_862[7]_i_2 
       (.I0(p_Val2_2_reg_813[2]),
        .I1(tmp_reg_818),
        .I2(p_Val2_2_reg_813[0]),
        .I3(p_Val2_2_reg_813[1]),
        .I4(p_Val2_2_reg_813[3]),
        .O(\p_Val2_3_reg_862[7]_i_2_n_0 ));
  FDRE \p_Val2_3_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[0]),
        .Q(p_Val2_3_reg_862[0]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[1]),
        .Q(p_Val2_3_reg_862[1]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[2]),
        .Q(p_Val2_3_reg_862[2]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[3]),
        .Q(p_Val2_3_reg_862[3]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[4]),
        .Q(p_Val2_3_reg_862[4]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[5]),
        .Q(p_Val2_3_reg_862[5]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2__0[6]),
        .Q(p_Val2_3_reg_862[6]),
        .R(1'b0));
  FDRE \p_Val2_3_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(p_Val2_3_fu_324_p2),
        .Q(p_Val2_3_reg_862[7]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_9),
        .Q(p_Val2_7_reg_892[0]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_8),
        .Q(p_Val2_7_reg_892[1]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_7),
        .Q(p_Val2_7_reg_892[2]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_6),
        .Q(p_Val2_7_reg_892[3]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_5),
        .Q(p_Val2_7_reg_892[4]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_4),
        .Q(p_Val2_7_reg_892[5]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_3),
        .Q(p_Val2_7_reg_892[6]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_2),
        .Q(p_Val2_7_reg_892[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_reg_931[0]_i_1 
       (.I0(tmp_29_reg_897),
        .I1(p_Val2_7_reg_892[0]),
        .O(p_Val2_8_fu_542_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_8_reg_931[1]_i_1 
       (.I0(tmp_29_reg_897),
        .I1(p_Val2_7_reg_892[0]),
        .I2(p_Val2_7_reg_892[1]),
        .O(p_Val2_8_fu_542_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_8_reg_931[2]_i_1 
       (.I0(p_Val2_7_reg_892[1]),
        .I1(p_Val2_7_reg_892[0]),
        .I2(tmp_29_reg_897),
        .I3(p_Val2_7_reg_892[2]),
        .O(p_Val2_8_fu_542_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_8_reg_931[3]_i_1 
       (.I0(p_Val2_7_reg_892[2]),
        .I1(tmp_29_reg_897),
        .I2(p_Val2_7_reg_892[0]),
        .I3(p_Val2_7_reg_892[1]),
        .I4(p_Val2_7_reg_892[3]),
        .O(p_Val2_8_fu_542_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_8_reg_931[4]_i_1 
       (.I0(p_Val2_7_reg_892[3]),
        .I1(p_Val2_7_reg_892[1]),
        .I2(p_Val2_7_reg_892[0]),
        .I3(tmp_29_reg_897),
        .I4(p_Val2_7_reg_892[2]),
        .I5(p_Val2_7_reg_892[4]),
        .O(p_Val2_8_fu_542_p2__0[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_8_reg_931[5]_i_1 
       (.I0(p_Val2_7_reg_892[4]),
        .I1(\p_Val2_8_reg_931[7]_i_2_n_0 ),
        .I2(p_Val2_7_reg_892[5]),
        .O(p_Val2_8_fu_542_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_8_reg_931[6]_i_1 
       (.I0(\p_Val2_8_reg_931[7]_i_2_n_0 ),
        .I1(p_Val2_7_reg_892[4]),
        .I2(p_Val2_7_reg_892[5]),
        .I3(p_Val2_7_reg_892[6]),
        .O(p_Val2_8_fu_542_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_8_reg_931[7]_i_1 
       (.I0(\p_Val2_8_reg_931[7]_i_2_n_0 ),
        .I1(p_Val2_7_reg_892[6]),
        .I2(p_Val2_7_reg_892[5]),
        .I3(p_Val2_7_reg_892[4]),
        .I4(p_Val2_7_reg_892[7]),
        .O(p_Val2_8_fu_542_p2));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_8_reg_931[7]_i_2 
       (.I0(p_Val2_7_reg_892[2]),
        .I1(tmp_29_reg_897),
        .I2(p_Val2_7_reg_892[0]),
        .I3(p_Val2_7_reg_892[1]),
        .I4(p_Val2_7_reg_892[3]),
        .O(\p_Val2_8_reg_931[7]_i_2_n_0 ));
  FDRE \p_Val2_8_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[0]),
        .Q(p_Val2_8_reg_931[0]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[1]),
        .Q(p_Val2_8_reg_931[1]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[2]),
        .Q(p_Val2_8_reg_931[2]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[3]),
        .Q(p_Val2_8_reg_931[3]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[4]),
        .Q(p_Val2_8_reg_931[4]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[5]),
        .Q(p_Val2_8_reg_931[5]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2__0[6]),
        .Q(p_Val2_8_reg_931[6]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_937[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_542_p2),
        .Q(p_Val2_8_reg_931[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[0]_i_1 
       (.I0(p_Val2_31_reg_908[0]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[1]_i_1 
       (.I0(p_Val2_31_reg_908[1]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[2]_i_1 
       (.I0(p_Val2_31_reg_908[2]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[3]_i_1 
       (.I0(p_Val2_31_reg_908[3]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[4]_i_1 
       (.I0(p_Val2_31_reg_908[4]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[5]_i_1 
       (.I0(p_Val2_31_reg_908[5]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[6]_i_1 
       (.I0(p_Val2_31_reg_908[6]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \p_Val2_s_reg_949[7]_i_1 
       (.I0(ap_reg_pp0_iter3_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(p_39_demorgan_i_i_i_reg_920),
        .O(p_Val2_s_reg_949));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \p_Val2_s_reg_949[7]_i_2 
       (.I0(p_Val2_31_reg_908[7]),
        .I1(p_39_demorgan_i_i_i_reg_920),
        .I2(p_38_i_i_i21_i_reg_914),
        .I3(ap_reg_pp0_iter3_signbit_3_reg_839),
        .O(\p_Val2_s_reg_949[7]_i_2_n_0 ));
  FDSE \p_Val2_s_reg_949_reg[0] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[1] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[1]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[2] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[2]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[3] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[3]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[4] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[4]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[5] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[5]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[6] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[6]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .S(p_Val2_s_reg_949));
  FDSE \p_Val2_s_reg_949_reg[7] 
       (.C(ap_clk),
        .CE(\p_Val2_33_reg_926[7]_i_2_n_0 ),
        .D(\p_Val2_s_reg_949[7]_i_2_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .S(p_Val2_s_reg_949));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_cols_V_read_reg_756[15]_i_1 
       (.I0(Q[0]),
        .I1(CvtColor_U0_ap_start),
        .I2(img2_rows_V_c_empty_n),
        .I3(img2_cols_V_c_empty_n),
        .O(CvtColor_U0_p_src_cols_V_read));
  FDRE \p_src_cols_V_read_reg_756_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[0]),
        .Q(p_src_cols_V_read_reg_756[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[10]),
        .Q(p_src_cols_V_read_reg_756[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[11]),
        .Q(p_src_cols_V_read_reg_756[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[12]),
        .Q(p_src_cols_V_read_reg_756[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[13]),
        .Q(p_src_cols_V_read_reg_756[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[14]),
        .Q(p_src_cols_V_read_reg_756[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[15]),
        .Q(p_src_cols_V_read_reg_756[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[1]),
        .Q(p_src_cols_V_read_reg_756[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[2]),
        .Q(p_src_cols_V_read_reg_756[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[3]),
        .Q(p_src_cols_V_read_reg_756[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[4]),
        .Q(p_src_cols_V_read_reg_756[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[5]),
        .Q(p_src_cols_V_read_reg_756[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[6]),
        .Q(p_src_cols_V_read_reg_756[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[7]),
        .Q(p_src_cols_V_read_reg_756[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[8]),
        .Q(p_src_cols_V_read_reg_756[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_756_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(out[9]),
        .Q(p_src_cols_V_read_reg_756[9]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [0]),
        .Q(p_src_rows_V_read_reg_761[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [10]),
        .Q(p_src_rows_V_read_reg_761[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [11]),
        .Q(p_src_rows_V_read_reg_761[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [12]),
        .Q(p_src_rows_V_read_reg_761[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [13]),
        .Q(p_src_rows_V_read_reg_761[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [14]),
        .Q(p_src_rows_V_read_reg_761[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [15]),
        .Q(p_src_rows_V_read_reg_761[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [1]),
        .Q(p_src_rows_V_read_reg_761[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [2]),
        .Q(p_src_rows_V_read_reg_761[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [3]),
        .Q(p_src_rows_V_read_reg_761[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [4]),
        .Q(p_src_rows_V_read_reg_761[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [5]),
        .Q(p_src_rows_V_read_reg_761[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [6]),
        .Q(p_src_rows_V_read_reg_761[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [7]),
        .Q(p_src_rows_V_read_reg_761[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [8]),
        .Q(p_src_rows_V_read_reg_761[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_cols_V_read),
        .D(\int_height_reg[15] [9]),
        .Q(p_src_rows_V_read_reg_761[9]),
        .R(1'b0));
  FDRE \r_V_4_reg_880_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hls_contrast_streibs_U63_n_12),
        .Q(tmp_30_fu_535_p3),
        .R(1'b0));
  FDRE \r_V_5_reg_834_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hls_contrast_streg8j_U62_n_13),
        .Q(tmp_34_fu_413_p3),
        .R(1'b0));
  FDRE \r_V_reg_801_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hls_contrast_streg8j_U60_n_11),
        .Q(tmp_26_fu_317_p3),
        .R(1'b0));
  FDRE \signbit_3_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_0),
        .Q(signbit_3_reg_839),
        .R(1'b0));
  FDRE \signbit_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(signbit_reg_806),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp2_reg_829_reg
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp2_reg_829_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp2_reg_829_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp2_reg_829_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp2_reg_829_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(i_op_assign_2_reg_7950),
        .CEC(i_op_assign_2_reg_7950),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_5_reg_8340),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp2_reg_829_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp2_reg_829_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp2_reg_829_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp2_reg_829_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp2_reg_829_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp2_reg_829_reg_n_106,tmp2_reg_829_reg_n_107,tmp2_reg_829_reg_n_108,tmp2_reg_829_reg_n_109,tmp2_reg_829_reg_n_110,tmp2_reg_829_reg_n_111,tmp2_reg_829_reg_n_112,tmp2_reg_829_reg_n_113,tmp2_reg_829_reg_n_114,tmp2_reg_829_reg_n_115,tmp2_reg_829_reg_n_116,tmp2_reg_829_reg_n_117,tmp2_reg_829_reg_n_118,tmp2_reg_829_reg_n_119,tmp2_reg_829_reg_n_120,tmp2_reg_829_reg_n_121,tmp2_reg_829_reg_n_122,tmp2_reg_829_reg_n_123,tmp2_reg_829_reg_n_124,tmp2_reg_829_reg_n_125,tmp2_reg_829_reg_n_126,tmp2_reg_829_reg_n_127,tmp2_reg_829_reg_n_128,tmp2_reg_829_reg_n_129,tmp2_reg_829_reg_n_130,tmp2_reg_829_reg_n_131,tmp2_reg_829_reg_n_132,tmp2_reg_829_reg_n_133,tmp2_reg_829_reg_n_134,tmp2_reg_829_reg_n_135,tmp2_reg_829_reg_n_136,tmp2_reg_829_reg_n_137,tmp2_reg_829_reg_n_138,tmp2_reg_829_reg_n_139,tmp2_reg_829_reg_n_140,tmp2_reg_829_reg_n_141,tmp2_reg_829_reg_n_142,tmp2_reg_829_reg_n_143,tmp2_reg_829_reg_n_144,tmp2_reg_829_reg_n_145,tmp2_reg_829_reg_n_146,tmp2_reg_829_reg_n_147,tmp2_reg_829_reg_n_148,tmp2_reg_829_reg_n_149,tmp2_reg_829_reg_n_150,tmp2_reg_829_reg_n_151,tmp2_reg_829_reg_n_152,tmp2_reg_829_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp2_reg_829_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    tmp2_reg_829_reg_i_1
       (.I0(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(r_V_5_reg_8340));
  FDRE \tmp_29_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_10),
        .Q(tmp_29_reg_897),
        .R(1'b0));
  FDRE \tmp_33_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_10),
        .Q(tmp_33_reg_851),
        .R(1'b0));
  CARRY4 tmp_35_i_fu_204_p2_carry
       (.CI(1'b0),
        .CO({tmp_35_i_fu_204_p2_carry_n_0,tmp_35_i_fu_204_p2_carry_n_1,tmp_35_i_fu_204_p2_carry_n_2,tmp_35_i_fu_204_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_35_i_fu_204_p2_carry_i_1_n_0,tmp_35_i_fu_204_p2_carry_i_2_n_0,tmp_35_i_fu_204_p2_carry_i_3_n_0,tmp_35_i_fu_204_p2_carry_i_4_n_0}),
        .O(NLW_tmp_35_i_fu_204_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_35_i_fu_204_p2_carry_i_5_n_0,tmp_35_i_fu_204_p2_carry_i_6_n_0,tmp_35_i_fu_204_p2_carry_i_7_n_0,tmp_35_i_fu_204_p2_carry_i_8_n_0}));
  CARRY4 tmp_35_i_fu_204_p2_carry__0
       (.CI(tmp_35_i_fu_204_p2_carry_n_0),
        .CO({tmp_35_i_fu_204_p2,tmp_35_i_fu_204_p2_carry__0_n_1,tmp_35_i_fu_204_p2_carry__0_n_2,tmp_35_i_fu_204_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_35_i_fu_204_p2_carry__0_i_1_n_0,tmp_35_i_fu_204_p2_carry__0_i_2_n_0,tmp_35_i_fu_204_p2_carry__0_i_3_n_0,tmp_35_i_fu_204_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_35_i_fu_204_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_35_i_fu_204_p2_carry__0_i_5_n_0,tmp_35_i_fu_204_p2_carry__0_i_6_n_0,tmp_35_i_fu_204_p2_carry__0_i_7_n_0,tmp_35_i_fu_204_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_35_i_fu_204_p2_carry__0_i_1
       (.I0(p_src_cols_V_read_reg_756[14]),
        .I1(p_src_cols_V_read_reg_756[15]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_35_i_fu_204_p2_carry__0_i_2
       (.I0(p_src_cols_V_read_reg_756[12]),
        .I1(p_src_cols_V_read_reg_756[13]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    tmp_35_i_fu_204_p2_carry__0_i_3
       (.I0(p_src_cols_V_read_reg_756[10]),
        .I1(j_i_reg_174_reg__0[10]),
        .I2(p_src_cols_V_read_reg_756[11]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_35_i_fu_204_p2_carry__0_i_4
       (.I0(p_src_cols_V_read_reg_756[8]),
        .I1(j_i_reg_174_reg__0[8]),
        .I2(j_i_reg_174_reg__0[9]),
        .I3(p_src_cols_V_read_reg_756[9]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_35_i_fu_204_p2_carry__0_i_5
       (.I0(p_src_cols_V_read_reg_756[14]),
        .I1(p_src_cols_V_read_reg_756[15]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_35_i_fu_204_p2_carry__0_i_6
       (.I0(p_src_cols_V_read_reg_756[12]),
        .I1(p_src_cols_V_read_reg_756[13]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_35_i_fu_204_p2_carry__0_i_7
       (.I0(p_src_cols_V_read_reg_756[10]),
        .I1(j_i_reg_174_reg__0[10]),
        .I2(p_src_cols_V_read_reg_756[11]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_35_i_fu_204_p2_carry__0_i_8
       (.I0(p_src_cols_V_read_reg_756[8]),
        .I1(j_i_reg_174_reg__0[8]),
        .I2(p_src_cols_V_read_reg_756[9]),
        .I3(j_i_reg_174_reg__0[9]),
        .O(tmp_35_i_fu_204_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_35_i_fu_204_p2_carry_i_1
       (.I0(p_src_cols_V_read_reg_756[6]),
        .I1(j_i_reg_174_reg__0[6]),
        .I2(j_i_reg_174_reg__0[7]),
        .I3(p_src_cols_V_read_reg_756[7]),
        .O(tmp_35_i_fu_204_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_35_i_fu_204_p2_carry_i_2
       (.I0(p_src_cols_V_read_reg_756[4]),
        .I1(j_i_reg_174_reg__0[4]),
        .I2(j_i_reg_174_reg__0[5]),
        .I3(p_src_cols_V_read_reg_756[5]),
        .O(tmp_35_i_fu_204_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_35_i_fu_204_p2_carry_i_3
       (.I0(p_src_cols_V_read_reg_756[2]),
        .I1(j_i_reg_174_reg__0[2]),
        .I2(j_i_reg_174_reg__0[3]),
        .I3(p_src_cols_V_read_reg_756[3]),
        .O(tmp_35_i_fu_204_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_35_i_fu_204_p2_carry_i_4
       (.I0(p_src_cols_V_read_reg_756[0]),
        .I1(j_i_reg_174_reg__0[0]),
        .I2(j_i_reg_174_reg__0[1]),
        .I3(p_src_cols_V_read_reg_756[1]),
        .O(tmp_35_i_fu_204_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_35_i_fu_204_p2_carry_i_5
       (.I0(p_src_cols_V_read_reg_756[6]),
        .I1(j_i_reg_174_reg__0[6]),
        .I2(p_src_cols_V_read_reg_756[7]),
        .I3(j_i_reg_174_reg__0[7]),
        .O(tmp_35_i_fu_204_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_35_i_fu_204_p2_carry_i_6
       (.I0(p_src_cols_V_read_reg_756[4]),
        .I1(j_i_reg_174_reg__0[4]),
        .I2(p_src_cols_V_read_reg_756[5]),
        .I3(j_i_reg_174_reg__0[5]),
        .O(tmp_35_i_fu_204_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_35_i_fu_204_p2_carry_i_7
       (.I0(p_src_cols_V_read_reg_756[2]),
        .I1(j_i_reg_174_reg__0[2]),
        .I2(p_src_cols_V_read_reg_756[3]),
        .I3(j_i_reg_174_reg__0[3]),
        .O(tmp_35_i_fu_204_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_35_i_fu_204_p2_carry_i_8
       (.I0(p_src_cols_V_read_reg_756[0]),
        .I1(j_i_reg_174_reg__0[0]),
        .I2(p_src_cols_V_read_reg_756[1]),
        .I3(j_i_reg_174_reg__0[1]),
        .O(tmp_35_i_fu_204_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_35_i_reg_775[0]_i_1 
       (.I0(tmp_35_i_fu_204_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_35_i_reg_775),
        .O(\tmp_35_i_reg_775[0]_i_1_n_0 ));
  FDRE \tmp_35_i_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_35_i_reg_775[0]_i_1_n_0 ),
        .Q(tmp_35_i_reg_775),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_3_reg_823[0]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\tmp_3_reg_823[0]_i_1_n_0 ));
  FDRE \tmp_3_reg_823_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(tmp_3_reg_823),
        .R(1'b0));
  FDRE \tmp_5_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_1),
        .Q(tmp_5_reg_902[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_902_reg[1] 
       (.C(ap_clk),
        .CE(\p_39_demorgan_i_i_i2_s_reg_874[0]_i_1_n_0 ),
        .D(hls_contrast_streibs_U63_n_0),
        .Q(tmp_5_reg_902[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_856_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U62_n_1),
        .Q(tmp_7_reg_856),
        .R(1'b0));
  CARRY4 tmp_i_fu_189_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_fu_189_p2_carry_n_0,tmp_i_fu_189_p2_carry_n_1,tmp_i_fu_189_p2_carry_n_2,tmp_i_fu_189_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_fu_189_p2_carry_i_1_n_0,tmp_i_fu_189_p2_carry_i_2_n_0,tmp_i_fu_189_p2_carry_i_3_n_0,tmp_i_fu_189_p2_carry_i_4_n_0}),
        .O(NLW_tmp_i_fu_189_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_i_fu_189_p2_carry_i_5_n_0,tmp_i_fu_189_p2_carry_i_6_n_0,tmp_i_fu_189_p2_carry_i_7_n_0,tmp_i_fu_189_p2_carry_i_8_n_0}));
  CARRY4 tmp_i_fu_189_p2_carry__0
       (.CI(tmp_i_fu_189_p2_carry_n_0),
        .CO({CO,tmp_i_fu_189_p2_carry__0_n_1,tmp_i_fu_189_p2_carry__0_n_2,tmp_i_fu_189_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_fu_189_p2_carry__0_i_1_n_0,tmp_i_fu_189_p2_carry__0_i_2_n_0,tmp_i_fu_189_p2_carry__0_i_3_n_0,tmp_i_fu_189_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_i_fu_189_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_i_fu_189_p2_carry__0_i_5_n_0,tmp_i_fu_189_p2_carry__0_i_6_n_0,tmp_i_fu_189_p2_carry__0_i_7_n_0,tmp_i_fu_189_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_i_fu_189_p2_carry__0_i_1
       (.I0(p_src_rows_V_read_reg_761[14]),
        .I1(p_src_rows_V_read_reg_761[15]),
        .O(tmp_i_fu_189_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_i_fu_189_p2_carry__0_i_2
       (.I0(p_src_rows_V_read_reg_761[12]),
        .I1(p_src_rows_V_read_reg_761[13]),
        .O(tmp_i_fu_189_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    tmp_i_fu_189_p2_carry__0_i_3
       (.I0(p_src_rows_V_read_reg_761[10]),
        .I1(\i_i_reg_163_reg_n_0_[10] ),
        .I2(p_src_rows_V_read_reg_761[11]),
        .O(tmp_i_fu_189_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_189_p2_carry__0_i_4
       (.I0(p_src_rows_V_read_reg_761[8]),
        .I1(\i_i_reg_163_reg_n_0_[8] ),
        .I2(\i_i_reg_163_reg_n_0_[9] ),
        .I3(p_src_rows_V_read_reg_761[9]),
        .O(tmp_i_fu_189_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_fu_189_p2_carry__0_i_5
       (.I0(p_src_rows_V_read_reg_761[14]),
        .I1(p_src_rows_V_read_reg_761[15]),
        .O(tmp_i_fu_189_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_fu_189_p2_carry__0_i_6
       (.I0(p_src_rows_V_read_reg_761[12]),
        .I1(p_src_rows_V_read_reg_761[13]),
        .O(tmp_i_fu_189_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_i_fu_189_p2_carry__0_i_7
       (.I0(p_src_rows_V_read_reg_761[10]),
        .I1(\i_i_reg_163_reg_n_0_[10] ),
        .I2(p_src_rows_V_read_reg_761[11]),
        .O(tmp_i_fu_189_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_189_p2_carry__0_i_8
       (.I0(p_src_rows_V_read_reg_761[8]),
        .I1(\i_i_reg_163_reg_n_0_[8] ),
        .I2(p_src_rows_V_read_reg_761[9]),
        .I3(\i_i_reg_163_reg_n_0_[9] ),
        .O(tmp_i_fu_189_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_189_p2_carry_i_1
       (.I0(p_src_rows_V_read_reg_761[6]),
        .I1(\i_i_reg_163_reg_n_0_[6] ),
        .I2(\i_i_reg_163_reg_n_0_[7] ),
        .I3(p_src_rows_V_read_reg_761[7]),
        .O(tmp_i_fu_189_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_189_p2_carry_i_2
       (.I0(p_src_rows_V_read_reg_761[4]),
        .I1(\i_i_reg_163_reg_n_0_[4] ),
        .I2(\i_i_reg_163_reg_n_0_[5] ),
        .I3(p_src_rows_V_read_reg_761[5]),
        .O(tmp_i_fu_189_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_189_p2_carry_i_3
       (.I0(p_src_rows_V_read_reg_761[2]),
        .I1(\i_i_reg_163_reg_n_0_[2] ),
        .I2(\i_i_reg_163_reg_n_0_[3] ),
        .I3(p_src_rows_V_read_reg_761[3]),
        .O(tmp_i_fu_189_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_189_p2_carry_i_4
       (.I0(p_src_rows_V_read_reg_761[0]),
        .I1(\i_i_reg_163_reg_n_0_[0] ),
        .I2(\i_i_reg_163_reg_n_0_[1] ),
        .I3(p_src_rows_V_read_reg_761[1]),
        .O(tmp_i_fu_189_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_189_p2_carry_i_5
       (.I0(p_src_rows_V_read_reg_761[6]),
        .I1(\i_i_reg_163_reg_n_0_[6] ),
        .I2(p_src_rows_V_read_reg_761[7]),
        .I3(\i_i_reg_163_reg_n_0_[7] ),
        .O(tmp_i_fu_189_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_189_p2_carry_i_6
       (.I0(p_src_rows_V_read_reg_761[4]),
        .I1(\i_i_reg_163_reg_n_0_[4] ),
        .I2(p_src_rows_V_read_reg_761[5]),
        .I3(\i_i_reg_163_reg_n_0_[5] ),
        .O(tmp_i_fu_189_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_189_p2_carry_i_7
       (.I0(p_src_rows_V_read_reg_761[2]),
        .I1(\i_i_reg_163_reg_n_0_[2] ),
        .I2(p_src_rows_V_read_reg_761[3]),
        .I3(\i_i_reg_163_reg_n_0_[3] ),
        .O(tmp_i_fu_189_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_189_p2_carry_i_8
       (.I0(p_src_rows_V_read_reg_761[0]),
        .I1(\i_i_reg_163_reg_n_0_[0] ),
        .I2(p_src_rows_V_read_reg_761[1]),
        .I3(\i_i_reg_163_reg_n_0_[1] ),
        .O(tmp_i_fu_189_p2_carry_i_8_n_0));
  FDRE \tmp_reg_818_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_3_reg_823[0]_i_1_n_0 ),
        .D(hls_contrast_streg8j_U60_n_10),
        .Q(tmp_reg_818),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1
   (CO,
    Q,
    E,
    \mOutPtr_reg[1] ,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \mOutPtr_reg[1]_1 ,
    CvtColor_1_U0_p_src_data_stream_2_V_read,
    CvtColor_1_U0_p_src_cols_V_read,
    mOutPtr110_out,
    \mOutPtr_reg[1]_2 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    SS,
    D,
    ap_rst_n,
    img0_cols_V_c84_empty_n,
    img0_rows_V_c83_empty_n,
    CvtColor_1_U0_ap_start,
    img1_data_stream_2_s_full_n,
    img1_data_stream_0_s_full_n,
    img1_data_stream_1_s_full_n,
    img0_data_stream_0_s_empty_n,
    img0_data_stream_1_s_empty_n,
    img0_data_stream_2_s_empty_n,
    start_once_reg,
    start_for_CvtColor_1_U0_full_n,
    \SRL_SIG_reg[1][15] ,
    \SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 );
  output [0:0]CO;
  output [1:0]Q;
  output [0:0]E;
  output \mOutPtr_reg[1] ;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output \mOutPtr_reg[1]_0 ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output CvtColor_1_U0_p_src_data_stream_2_V_read;
  output CvtColor_1_U0_p_src_cols_V_read;
  output mOutPtr110_out;
  output \mOutPtr_reg[1]_2 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [7:0]\SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input [0:0]SS;
  input [7:0]D;
  input ap_rst_n;
  input img0_cols_V_c84_empty_n;
  input img0_rows_V_c83_empty_n;
  input CvtColor_1_U0_ap_start;
  input img1_data_stream_2_s_full_n;
  input img1_data_stream_0_s_full_n;
  input img1_data_stream_1_s_full_n;
  input img0_data_stream_0_s_empty_n;
  input img0_data_stream_1_s_empty_n;
  input img0_data_stream_2_s_empty_n;
  input start_once_reg;
  input start_for_CvtColor_1_U0_full_n;
  input [15:0]\SRL_SIG_reg[1][15] ;
  input [15:0]\SRL_SIG_reg[1][15]_0 ;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire CvtColor_1_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_1__1_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state12;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_110011;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter0_i_2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8_i_1_n_0;
  wire ap_enable_reg_pp0_iter8_reg_n_0;
  wire ap_reg_pp0_iter1_tmp_36_i_reg_692;
  wire \ap_reg_pp0_iter1_tmp_36_i_reg_692[0]_i_1_n_0 ;
  wire ap_reg_pp0_iter2_tmp_36_i_reg_692;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[1]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[2]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[3]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[4]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[5]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[6]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_23_reg_701_reg[7]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[0]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[1]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[2]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[3]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[4]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[5]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[6]_srl2_n_0 ;
  wire \ap_reg_pp0_iter3_tmp_25_reg_712_reg[7]_srl2_n_0 ;
  wire ap_reg_pp0_iter3_tmp_36_i_reg_692;
  wire [7:0]ap_reg_pp0_iter4_tmp_23_reg_701;
  wire [7:0]ap_reg_pp0_iter4_tmp_25_reg_712;
  wire ap_reg_pp0_iter4_tmp_36_i_reg_692;
  wire ap_reg_pp0_iter5_tmp_36_i_reg_692;
  wire [7:0]ap_reg_pp0_iter6_p_Val2_20_reg_743;
  wire ap_reg_pp0_iter6_tmp_36_i_reg_692;
  wire ap_reg_pp0_iter7_signbit_1_reg_791;
  wire ap_reg_pp0_iter7_signbit_reg_763;
  wire ap_reg_pp0_iter7_tmp_36_i_reg_692;
  wire ap_rst_n;
  wire hls_contrast_stredEe_U32_n_0;
  wire hls_contrast_stredEe_U32_n_1;
  wire hls_contrast_stredEe_U32_n_10;
  wire hls_contrast_stredEe_U32_n_2;
  wire hls_contrast_stredEe_U32_n_3;
  wire hls_contrast_stredEe_U32_n_4;
  wire hls_contrast_stredEe_U32_n_5;
  wire hls_contrast_stredEe_U32_n_6;
  wire hls_contrast_stredEe_U32_n_7;
  wire hls_contrast_stredEe_U32_n_8;
  wire hls_contrast_streeOg_U33_n_0;
  wire hls_contrast_streeOg_U33_n_1;
  wire hls_contrast_streeOg_U33_n_10;
  wire hls_contrast_streeOg_U33_n_11;
  wire hls_contrast_streeOg_U33_n_14;
  wire hls_contrast_streeOg_U33_n_15;
  wire hls_contrast_streeOg_U33_n_16;
  wire hls_contrast_streeOg_U33_n_17;
  wire hls_contrast_streeOg_U33_n_18;
  wire hls_contrast_streeOg_U33_n_19;
  wire hls_contrast_streeOg_U33_n_2;
  wire hls_contrast_streeOg_U33_n_20;
  wire hls_contrast_streeOg_U33_n_21;
  wire hls_contrast_streeOg_U33_n_22;
  wire hls_contrast_streeOg_U33_n_3;
  wire hls_contrast_streeOg_U33_n_4;
  wire hls_contrast_streeOg_U33_n_5;
  wire hls_contrast_streeOg_U33_n_6;
  wire hls_contrast_streeOg_U33_n_7;
  wire hls_contrast_streeOg_U33_n_8;
  wire hls_contrast_streeOg_U33_n_9;
  wire hls_contrast_streeOg_U34_n_0;
  wire hls_contrast_streeOg_U34_n_1;
  wire hls_contrast_streeOg_U34_n_10;
  wire hls_contrast_streeOg_U34_n_11;
  wire hls_contrast_streeOg_U34_n_12;
  wire hls_contrast_streeOg_U34_n_13;
  wire hls_contrast_streeOg_U34_n_14;
  wire hls_contrast_streeOg_U34_n_15;
  wire hls_contrast_streeOg_U34_n_16;
  wire hls_contrast_streeOg_U34_n_17;
  wire hls_contrast_streeOg_U34_n_18;
  wire hls_contrast_streeOg_U34_n_2;
  wire hls_contrast_streeOg_U34_n_23;
  wire hls_contrast_streeOg_U34_n_24;
  wire hls_contrast_streeOg_U34_n_25;
  wire hls_contrast_streeOg_U34_n_26;
  wire hls_contrast_streeOg_U34_n_3;
  wire hls_contrast_streeOg_U34_n_4;
  wire hls_contrast_streeOg_U34_n_5;
  wire hls_contrast_streeOg_U34_n_6;
  wire hls_contrast_streeOg_U34_n_7;
  wire hls_contrast_streeOg_U34_n_8;
  wire hls_contrast_streeOg_U34_n_9;
  wire [10:0]i_fu_196_p2;
  wire i_i_reg_165;
  wire \i_i_reg_165_reg_n_0_[0] ;
  wire \i_i_reg_165_reg_n_0_[10] ;
  wire \i_i_reg_165_reg_n_0_[1] ;
  wire \i_i_reg_165_reg_n_0_[2] ;
  wire \i_i_reg_165_reg_n_0_[3] ;
  wire \i_i_reg_165_reg_n_0_[4] ;
  wire \i_i_reg_165_reg_n_0_[5] ;
  wire \i_i_reg_165_reg_n_0_[6] ;
  wire \i_i_reg_165_reg_n_0_[7] ;
  wire \i_i_reg_165_reg_n_0_[8] ;
  wire \i_i_reg_165_reg_n_0_[9] ;
  wire [8:0]i_op_assign_5_fu_295_p2;
  wire i_op_assign_5_fu_295_p2_carry__0_n_0;
  wire i_op_assign_5_fu_295_p2_carry__0_n_1;
  wire i_op_assign_5_fu_295_p2_carry__0_n_2;
  wire i_op_assign_5_fu_295_p2_carry__0_n_3;
  wire i_op_assign_5_fu_295_p2_carry_n_0;
  wire i_op_assign_5_fu_295_p2_carry_n_1;
  wire i_op_assign_5_fu_295_p2_carry_n_2;
  wire i_op_assign_5_fu_295_p2_carry_n_3;
  wire [8:0]i_op_assign_6_fu_304_p2;
  wire i_op_assign_6_fu_304_p2_carry__0_n_0;
  wire i_op_assign_6_fu_304_p2_carry__0_n_1;
  wire i_op_assign_6_fu_304_p2_carry__0_n_2;
  wire i_op_assign_6_fu_304_p2_carry__0_n_3;
  wire i_op_assign_6_fu_304_p2_carry_n_0;
  wire i_op_assign_6_fu_304_p2_carry_n_1;
  wire i_op_assign_6_fu_304_p2_carry_n_2;
  wire i_op_assign_6_fu_304_p2_carry_n_3;
  wire [10:0]i_reg_687;
  wire \i_reg_687[10]_i_2_n_0 ;
  wire img0_cols_V_c84_empty_n;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_2_s_empty_n;
  wire img0_rows_V_c83_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_full_n;
  wire [10:1]j_fu_211_p2;
  wire j_i_reg_176;
  wire \j_i_reg_176[0]_i_1_n_0 ;
  wire \j_i_reg_176[10]_i_2_n_0 ;
  wire \j_i_reg_176[10]_i_4_n_0 ;
  wire [10:0]j_i_reg_176_reg__0;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg[1]_2 ;
  wire [6:3]p_1_out;
  wire p_38_i_i_i15_i_fu_497_p2;
  wire p_38_i_i_i15_i_reg_838;
  wire \p_38_i_i_i15_i_reg_838[0]_i_2_n_0 ;
  wire p_38_i_i_i_i_fu_433_p2;
  wire p_38_i_i_i_i_reg_820;
  wire \p_38_i_i_i_i_reg_820[0]_i_1_n_0 ;
  wire \p_38_i_i_i_i_reg_820[0]_i_3_n_0 ;
  wire p_39_demorgan_i_i_i_fu_503_p2;
  wire p_39_demorgan_i_i_i_i_fu_439_p2;
  wire p_39_demorgan_i_i_i_i_reg_826;
  wire p_39_demorgan_i_i_i_reg_844;
  wire [7:0]p_Val2_16_reg_798;
  wire [7:7]p_Val2_18_fu_454_p2;
  wire [6:0]p_Val2_18_fu_454_p2__0;
  wire [7:0]p_Val2_18_reg_832;
  wire \p_Val2_18_reg_832[7]_i_2_n_0 ;
  wire [7:0]p_Val2_20_reg_743;
  wire \p_Val2_20_reg_743[7]_i_2_n_0 ;
  wire p_Val2_2_reg_7230;
  wire p_Val2_2_reg_723_reg_i_2_n_0;
  wire p_Val2_2_reg_723_reg_n_100;
  wire p_Val2_2_reg_723_reg_n_101;
  wire p_Val2_2_reg_723_reg_n_102;
  wire p_Val2_2_reg_723_reg_n_103;
  wire p_Val2_2_reg_723_reg_n_104;
  wire p_Val2_2_reg_723_reg_n_105;
  wire p_Val2_2_reg_723_reg_n_77;
  wire p_Val2_2_reg_723_reg_n_78;
  wire p_Val2_2_reg_723_reg_n_79;
  wire p_Val2_2_reg_723_reg_n_80;
  wire p_Val2_2_reg_723_reg_n_81;
  wire p_Val2_2_reg_723_reg_n_82;
  wire p_Val2_2_reg_723_reg_n_83;
  wire p_Val2_2_reg_723_reg_n_84;
  wire p_Val2_2_reg_723_reg_n_85;
  wire p_Val2_2_reg_723_reg_n_86;
  wire p_Val2_2_reg_723_reg_n_87;
  wire p_Val2_2_reg_723_reg_n_88;
  wire p_Val2_2_reg_723_reg_n_89;
  wire p_Val2_2_reg_723_reg_n_90;
  wire p_Val2_2_reg_723_reg_n_91;
  wire p_Val2_2_reg_723_reg_n_92;
  wire p_Val2_2_reg_723_reg_n_93;
  wire p_Val2_2_reg_723_reg_n_94;
  wire p_Val2_2_reg_723_reg_n_95;
  wire p_Val2_2_reg_723_reg_n_96;
  wire p_Val2_2_reg_723_reg_n_97;
  wire p_Val2_2_reg_723_reg_n_98;
  wire p_Val2_2_reg_723_reg_n_99;
  wire [7:0]p_Val2_4_reg_733;
  wire [7:0]p_Val2_7_reg_770;
  wire [7:7]p_Val2_8_fu_390_p2;
  wire [6:0]p_Val2_8_fu_390_p2__0;
  wire [7:0]p_Val2_8_reg_814;
  wire \p_Val2_8_reg_814[7]_i_2_n_0 ;
  wire [15:0]p_src_cols_V_read_reg_673;
  wire [15:0]p_src_rows_V_read_reg_678;
  wire [28:0]r_V_6_i_fu_626_p2;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_once_reg;
  wire tmp_10_fu_248_p3;
  wire tmp_13_reg_775;
  wire tmp_14_fu_383_p3;
  wire tmp_17_reg_803;
  wire tmp_18_fu_447_p3;
  wire [1:0]tmp_1_reg_808;
  wire [7:0]tmp_23_reg_701;
  wire tmp_23_reg_7010;
  wire [7:0]tmp_24_reg_707;
  wire [7:0]tmp_25_reg_712;
  wire [6:0]tmp_31_cast_i_fu_291_p1;
  wire tmp_36_i_fu_206_p2;
  wire tmp_36_i_fu_206_p2_carry__0_i_1_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_2_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_3_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_4_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_5_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_6_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_7_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_i_8_n_0;
  wire tmp_36_i_fu_206_p2_carry__0_n_1;
  wire tmp_36_i_fu_206_p2_carry__0_n_2;
  wire tmp_36_i_fu_206_p2_carry__0_n_3;
  wire tmp_36_i_fu_206_p2_carry_i_1_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_2_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_3_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_4_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_5_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_6_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_7_n_0;
  wire tmp_36_i_fu_206_p2_carry_i_8_n_0;
  wire tmp_36_i_fu_206_p2_carry_n_0;
  wire tmp_36_i_fu_206_p2_carry_n_1;
  wire tmp_36_i_fu_206_p2_carry_n_2;
  wire tmp_36_i_fu_206_p2_carry_n_3;
  wire tmp_36_i_reg_692;
  wire \tmp_36_i_reg_692[0]_i_1_n_0 ;
  wire tmp_i_fu_191_p2_carry__0_i_1_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_2_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_3_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_4_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_5_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_6_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_7_n_0;
  wire tmp_i_fu_191_p2_carry__0_i_8_n_0;
  wire tmp_i_fu_191_p2_carry__0_n_1;
  wire tmp_i_fu_191_p2_carry__0_n_2;
  wire tmp_i_fu_191_p2_carry__0_n_3;
  wire tmp_i_fu_191_p2_carry_i_1_n_0;
  wire tmp_i_fu_191_p2_carry_i_2_n_0;
  wire tmp_i_fu_191_p2_carry_i_3_n_0;
  wire tmp_i_fu_191_p2_carry_i_4_n_0;
  wire tmp_i_fu_191_p2_carry_i_5_n_0;
  wire tmp_i_fu_191_p2_carry_i_6_n_0;
  wire tmp_i_fu_191_p2_carry_i_7_n_0;
  wire tmp_i_fu_191_p2_carry_i_8_n_0;
  wire tmp_i_fu_191_p2_carry_n_0;
  wire tmp_i_fu_191_p2_carry_n_1;
  wire tmp_i_fu_191_p2_carry_n_2;
  wire tmp_i_fu_191_p2_carry_n_3;
  wire tmp_reg_738;
  wire \tmp_reg_738[0]_i_1_n_0 ;
  wire [1:0]tmp_s_reg_780;
  wire \tmp_s_reg_780[0]_i_1_n_0 ;
  wire [3:0]NLW_i_op_assign_5_fu_295_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_i_op_assign_5_fu_295_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_i_op_assign_6_fu_304_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_i_op_assign_6_fu_304_p2_carry__1_O_UNCONNECTED;
  wire NLW_p_Val2_2_reg_723_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_Val2_2_reg_723_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_Val2_2_reg_723_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_Val2_2_reg_723_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_Val2_2_reg_723_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_Val2_2_reg_723_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_Val2_2_reg_723_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_Val2_2_reg_723_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_Val2_2_reg_723_reg_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_Val2_2_reg_723_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_Val2_2_reg_723_reg_PCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_36_i_fu_206_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_36_i_fu_206_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_fu_191_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_fu_191_p2_carry__0_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[0]),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[0]),
        .O(\SRL_SIG_reg[0][7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[1]),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[1]),
        .O(\SRL_SIG_reg[0][7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[2]),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[2]),
        .O(\SRL_SIG_reg[0][7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[3]),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[3]),
        .O(\SRL_SIG_reg[0][7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[4]),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[4]),
        .O(\SRL_SIG_reg[0][7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[5]),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[5]),
        .O(\SRL_SIG_reg[0][7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[6]),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[6]),
        .O(\SRL_SIG_reg[0][7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(img1_data_stream_2_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter8_reg_n_0),
        .I3(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(img1_data_stream_1_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter8_reg_n_0),
        .I3(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .O(\SRL_SIG_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(img1_data_stream_0_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter8_reg_n_0),
        .I3(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(ap_reg_pp0_iter7_signbit_reg_763),
        .I1(p_38_i_i_i_i_reg_820),
        .I2(p_39_demorgan_i_i_i_i_reg_826),
        .I3(p_Val2_8_reg_814[7]),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hDF0F)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(ap_reg_pp0_iter7_signbit_1_reg_791),
        .I1(p_38_i_i_i15_i_reg_838),
        .I2(p_39_demorgan_i_i_i_reg_844),
        .I3(p_Val2_18_reg_832[7]),
        .O(\SRL_SIG_reg[0][7]_1 [7]));
  LUT6 #(
    .INIT(64'h2AAA2AAAFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(img0_rows_V_c83_empty_n),
        .I3(img0_cols_V_c84_empty_n),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(img0_rows_V_c83_empty_n),
        .I3(img0_cols_V_c84_empty_n),
        .I4(ap_CS_fsm_state12),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(\ap_CS_fsm[3]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(\ap_CS_fsm[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00EFEF)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_36_i_fu_206_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter7),
        .I4(ap_enable_reg_pp0_iter8_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__1_n_0 ),
        .Q(ap_CS_fsm_state12),
        .R(SS));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2_n_0),
        .I5(tmp_36_i_fu_206_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_36_i_fu_206_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter8_i_1
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_enable_reg_pp0_iter8_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter8_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter8_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter8_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_tmp_36_i_reg_692[0]_i_1 
       (.I0(tmp_36_i_reg_692),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_reg_pp0_iter1_tmp_36_i_reg_692),
        .O(\ap_reg_pp0_iter1_tmp_36_i_reg_692[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_tmp_36_i_reg_692[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_tmp_36_i_reg_692),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter1_tmp_36_i_reg_692),
        .Q(ap_reg_pp0_iter2_tmp_36_i_reg_692),
        .R(1'b0));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[0]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[1]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[2]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[3]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[4]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[5]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[6]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_23_reg_701_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_23_reg_701_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_23_reg_701[7]),
        .Q(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[0]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[0]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[1]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[1]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[2]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[2]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[3]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[3]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[4]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[4]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[5]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[5]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[6]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[6]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg " *) 
  (* srl_name = "inst/\CvtColor_1_U0/ap_reg_pp0_iter3_tmp_25_reg_712_reg[7]_srl2 " *) 
  SRL16E \ap_reg_pp0_iter3_tmp_25_reg_712_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .CLK(ap_clk),
        .D(tmp_25_reg_712[7]),
        .Q(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[7]_srl2_n_0 ));
  FDRE \ap_reg_pp0_iter3_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter2_tmp_36_i_reg_692),
        .Q(ap_reg_pp0_iter3_tmp_36_i_reg_692),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[1]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[2]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[3]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[4]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[5]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[6]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_23_reg_701_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_23_reg_701_reg[7]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_23_reg_701[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[0]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[1]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[2]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[3]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[4]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[5]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[6]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_25_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(\ap_reg_pp0_iter3_tmp_25_reg_712_reg[7]_srl2_n_0 ),
        .Q(ap_reg_pp0_iter4_tmp_25_reg_712[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter4_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter3_tmp_36_i_reg_692),
        .Q(ap_reg_pp0_iter4_tmp_36_i_reg_692),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter5_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter4_tmp_36_i_reg_692),
        .Q(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[0]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[1]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[2]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[3]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[4]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[5]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[6]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_p_Val2_20_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(p_Val2_20_reg_743[7]),
        .Q(ap_reg_pp0_iter6_p_Val2_20_reg_743[7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter6_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .Q(ap_reg_pp0_iter6_tmp_36_i_reg_692),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_p_Val2_20_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_p_Val2_20_reg_743[7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_signbit_1_reg_791_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(tmp_1_reg_808[1]),
        .Q(ap_reg_pp0_iter7_signbit_1_reg_791),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_signbit_reg_763_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(tmp_s_reg_780[1]),
        .Q(ap_reg_pp0_iter7_signbit_reg_763),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone2_in),
        .D(ap_reg_pp0_iter6_tmp_36_i_reg_692),
        .Q(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strebkb hls_contrast_strebkb_U30
       (.Q(tmp_23_reg_701),
        .out(r_V_6_i_fu_626_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stredEe hls_contrast_stredEe_U32
       (.P({hls_contrast_stredEe_U32_n_0,hls_contrast_stredEe_U32_n_1,hls_contrast_stredEe_U32_n_2,hls_contrast_stredEe_U32_n_3,hls_contrast_stredEe_U32_n_4,hls_contrast_stredEe_U32_n_5,hls_contrast_stredEe_U32_n_6,hls_contrast_stredEe_U32_n_7,hls_contrast_stredEe_U32_n_8}),
        .Q(tmp_24_reg_707),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_tmp_36_i_reg_692(ap_reg_pp0_iter3_tmp_36_i_reg_692),
        .p_Val2_2_reg_723_reg({p_Val2_2_reg_723_reg_n_77,p_Val2_2_reg_723_reg_n_78,p_Val2_2_reg_723_reg_n_79,p_Val2_2_reg_723_reg_n_80,p_Val2_2_reg_723_reg_n_81,p_Val2_2_reg_723_reg_n_82,p_Val2_2_reg_723_reg_n_83,p_Val2_2_reg_723_reg_n_84,p_Val2_2_reg_723_reg_n_85,p_Val2_2_reg_723_reg_n_86,p_Val2_2_reg_723_reg_n_87,p_Val2_2_reg_723_reg_n_88,p_Val2_2_reg_723_reg_n_89,p_Val2_2_reg_723_reg_n_90,p_Val2_2_reg_723_reg_n_91,p_Val2_2_reg_723_reg_n_92,p_Val2_2_reg_723_reg_n_93,p_Val2_2_reg_723_reg_n_94,p_Val2_2_reg_723_reg_n_95,p_Val2_2_reg_723_reg_n_96,p_Val2_2_reg_723_reg_n_97,p_Val2_2_reg_723_reg_n_98,p_Val2_2_reg_723_reg_n_99,p_Val2_2_reg_723_reg_n_100,p_Val2_2_reg_723_reg_n_101,p_Val2_2_reg_723_reg_n_102,p_Val2_2_reg_723_reg_n_103,p_Val2_2_reg_723_reg_n_104,p_Val2_2_reg_723_reg_n_105}),
        .\r_V_1_reg_728_reg[29] (hls_contrast_stredEe_U32_n_10),
        .tmp_10_fu_248_p3(tmp_10_fu_248_p3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg hls_contrast_streeOg_U33
       (.B(i_op_assign_5_fu_295_p2),
        .E(hls_contrast_streeOg_U33_n_11),
        .P({hls_contrast_streeOg_U33_n_0,hls_contrast_streeOg_U33_n_1,hls_contrast_streeOg_U33_n_2,hls_contrast_streeOg_U33_n_3,hls_contrast_streeOg_U33_n_4,hls_contrast_streeOg_U33_n_5,hls_contrast_streeOg_U33_n_6,hls_contrast_streeOg_U33_n_7,hls_contrast_streeOg_U33_n_8,hls_contrast_streeOg_U33_n_9,hls_contrast_streeOg_U33_n_10}),
        .Q(p_Val2_4_reg_733[2:0]),
        .S({hls_contrast_streeOg_U33_n_14,hls_contrast_streeOg_U33_n_15,hls_contrast_streeOg_U33_n_16,hls_contrast_streeOg_U33_n_17}),
        .ap_block_pp0_stage0_110011(ap_block_pp0_stage0_110011),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg_n_0),
        .ap_reg_pp0_iter4_tmp_23_reg_701(ap_reg_pp0_iter4_tmp_23_reg_701),
        .ap_reg_pp0_iter4_tmp_36_i_reg_692(ap_reg_pp0_iter4_tmp_36_i_reg_692),
        .ap_reg_pp0_iter5_tmp_36_i_reg_692(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .ap_reg_pp0_iter7_tmp_36_i_reg_692(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .p({hls_contrast_streeOg_U33_n_19,hls_contrast_streeOg_U33_n_20,hls_contrast_streeOg_U33_n_21,hls_contrast_streeOg_U33_n_22}),
        .p_1_out(p_1_out),
        .\p_Val2_4_reg_733_reg[7] (hls_contrast_streeOg_U34_n_17),
        .\r_V_1_reg_728_reg[29] (hls_contrast_streeOg_U34_n_11),
        .\r_V_2_reg_758_reg[29] (hls_contrast_streeOg_U33_n_18),
        .tmp_14_fu_383_p3(tmp_14_fu_383_p3),
        .tmp_36_i_reg_692(tmp_36_i_reg_692),
        .tmp_reg_738(tmp_reg_738));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg_40 hls_contrast_streeOg_U34
       (.B(i_op_assign_6_fu_304_p2),
        .E(hls_contrast_streeOg_U33_n_11),
        .P({hls_contrast_streeOg_U34_n_0,hls_contrast_streeOg_U34_n_1,hls_contrast_streeOg_U34_n_2,hls_contrast_streeOg_U34_n_3,hls_contrast_streeOg_U34_n_4,hls_contrast_streeOg_U34_n_5,hls_contrast_streeOg_U34_n_6,hls_contrast_streeOg_U34_n_7,hls_contrast_streeOg_U34_n_8,hls_contrast_streeOg_U34_n_9,hls_contrast_streeOg_U34_n_10}),
        .Q(p_Val2_4_reg_733),
        .S({hls_contrast_streeOg_U34_n_13,hls_contrast_streeOg_U34_n_14,hls_contrast_streeOg_U34_n_15,hls_contrast_streeOg_U34_n_16}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_reg_pp0_iter4_tmp_25_reg_712(ap_reg_pp0_iter4_tmp_25_reg_712),
        .ap_reg_pp0_iter5_tmp_36_i_reg_692(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .p(hls_contrast_streeOg_U34_n_11),
        .p_0({hls_contrast_streeOg_U34_n_23,hls_contrast_streeOg_U34_n_24,hls_contrast_streeOg_U34_n_25,hls_contrast_streeOg_U34_n_26}),
        .p_1_out(p_1_out),
        .\p_Val2_20_reg_743_reg[0] (hls_contrast_streeOg_U34_n_17),
        .\p_Val2_20_reg_743_reg[6] (hls_contrast_streeOg_U34_n_12),
        .\r_V_3_reg_786_reg[29] (hls_contrast_streeOg_U34_n_18),
        .tmp_10_fu_248_p3(tmp_10_fu_248_p3),
        .tmp_18_fu_447_p3(tmp_18_fu_447_p3),
        .tmp_reg_738(tmp_reg_738));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_165[10]_i_1 
       (.I0(img0_cols_V_c84_empty_n),
        .I1(img0_rows_V_c83_empty_n),
        .I2(CvtColor_1_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state12),
        .O(i_i_reg_165));
  FDRE \i_i_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[0]),
        .Q(\i_i_reg_165_reg_n_0_[0] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[10]),
        .Q(\i_i_reg_165_reg_n_0_[10] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[1]),
        .Q(\i_i_reg_165_reg_n_0_[1] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[2]),
        .Q(\i_i_reg_165_reg_n_0_[2] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[3]),
        .Q(\i_i_reg_165_reg_n_0_[3] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[4]),
        .Q(\i_i_reg_165_reg_n_0_[4] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[5]),
        .Q(\i_i_reg_165_reg_n_0_[5] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[6]),
        .Q(\i_i_reg_165_reg_n_0_[6] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[7]),
        .Q(\i_i_reg_165_reg_n_0_[7] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[8]),
        .Q(\i_i_reg_165_reg_n_0_[8] ),
        .R(i_i_reg_165));
  FDRE \i_i_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state12),
        .D(i_reg_687[9]),
        .Q(\i_i_reg_165_reg_n_0_[9] ),
        .R(i_i_reg_165));
  CARRY4 i_op_assign_5_fu_295_p2_carry
       (.CI(1'b0),
        .CO({i_op_assign_5_fu_295_p2_carry_n_0,i_op_assign_5_fu_295_p2_carry_n_1,i_op_assign_5_fu_295_p2_carry_n_2,i_op_assign_5_fu_295_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(ap_reg_pp0_iter4_tmp_23_reg_701[3:0]),
        .O(i_op_assign_5_fu_295_p2[3:0]),
        .S({hls_contrast_streeOg_U33_n_14,hls_contrast_streeOg_U33_n_15,hls_contrast_streeOg_U33_n_16,hls_contrast_streeOg_U33_n_17}));
  CARRY4 i_op_assign_5_fu_295_p2_carry__0
       (.CI(i_op_assign_5_fu_295_p2_carry_n_0),
        .CO({i_op_assign_5_fu_295_p2_carry__0_n_0,i_op_assign_5_fu_295_p2_carry__0_n_1,i_op_assign_5_fu_295_p2_carry__0_n_2,i_op_assign_5_fu_295_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter4_tmp_23_reg_701[7:4]),
        .O(i_op_assign_5_fu_295_p2[7:4]),
        .S({hls_contrast_streeOg_U33_n_19,hls_contrast_streeOg_U33_n_20,hls_contrast_streeOg_U33_n_21,hls_contrast_streeOg_U33_n_22}));
  CARRY4 i_op_assign_5_fu_295_p2_carry__1
       (.CI(i_op_assign_5_fu_295_p2_carry__0_n_0),
        .CO(NLW_i_op_assign_5_fu_295_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_op_assign_5_fu_295_p2_carry__1_O_UNCONNECTED[3:1],i_op_assign_5_fu_295_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i_op_assign_6_fu_304_p2_carry
       (.CI(1'b0),
        .CO({i_op_assign_6_fu_304_p2_carry_n_0,i_op_assign_6_fu_304_p2_carry_n_1,i_op_assign_6_fu_304_p2_carry_n_2,i_op_assign_6_fu_304_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(ap_reg_pp0_iter4_tmp_25_reg_712[3:0]),
        .O(i_op_assign_6_fu_304_p2[3:0]),
        .S({hls_contrast_streeOg_U34_n_13,hls_contrast_streeOg_U34_n_14,hls_contrast_streeOg_U34_n_15,hls_contrast_streeOg_U34_n_16}));
  CARRY4 i_op_assign_6_fu_304_p2_carry__0
       (.CI(i_op_assign_6_fu_304_p2_carry_n_0),
        .CO({i_op_assign_6_fu_304_p2_carry__0_n_0,i_op_assign_6_fu_304_p2_carry__0_n_1,i_op_assign_6_fu_304_p2_carry__0_n_2,i_op_assign_6_fu_304_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(ap_reg_pp0_iter4_tmp_25_reg_712[7:4]),
        .O(i_op_assign_6_fu_304_p2[7:4]),
        .S({hls_contrast_streeOg_U34_n_23,hls_contrast_streeOg_U34_n_24,hls_contrast_streeOg_U34_n_25,hls_contrast_streeOg_U34_n_26}));
  CARRY4 i_op_assign_6_fu_304_p2_carry__1
       (.CI(i_op_assign_6_fu_304_p2_carry__0_n_0),
        .CO(NLW_i_op_assign_6_fu_304_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_op_assign_6_fu_304_p2_carry__1_O_UNCONNECTED[3:1],i_op_assign_6_fu_304_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_687[0]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[0] ),
        .O(i_fu_196_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_687[10]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[8] ),
        .I1(\i_i_reg_165_reg_n_0_[6] ),
        .I2(\i_reg_687[10]_i_2_n_0 ),
        .I3(\i_i_reg_165_reg_n_0_[7] ),
        .I4(\i_i_reg_165_reg_n_0_[9] ),
        .I5(\i_i_reg_165_reg_n_0_[10] ),
        .O(i_fu_196_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_reg_687[10]_i_2 
       (.I0(\i_i_reg_165_reg_n_0_[5] ),
        .I1(\i_i_reg_165_reg_n_0_[3] ),
        .I2(\i_i_reg_165_reg_n_0_[1] ),
        .I3(\i_i_reg_165_reg_n_0_[0] ),
        .I4(\i_i_reg_165_reg_n_0_[2] ),
        .I5(\i_i_reg_165_reg_n_0_[4] ),
        .O(\i_reg_687[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_687[1]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[0] ),
        .I1(\i_i_reg_165_reg_n_0_[1] ),
        .O(i_fu_196_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_687[2]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[0] ),
        .I1(\i_i_reg_165_reg_n_0_[1] ),
        .I2(\i_i_reg_165_reg_n_0_[2] ),
        .O(i_fu_196_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_687[3]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[1] ),
        .I1(\i_i_reg_165_reg_n_0_[0] ),
        .I2(\i_i_reg_165_reg_n_0_[2] ),
        .I3(\i_i_reg_165_reg_n_0_[3] ),
        .O(i_fu_196_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_687[4]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[2] ),
        .I1(\i_i_reg_165_reg_n_0_[0] ),
        .I2(\i_i_reg_165_reg_n_0_[1] ),
        .I3(\i_i_reg_165_reg_n_0_[3] ),
        .I4(\i_i_reg_165_reg_n_0_[4] ),
        .O(i_fu_196_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_reg_687[5]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[3] ),
        .I1(\i_i_reg_165_reg_n_0_[1] ),
        .I2(\i_i_reg_165_reg_n_0_[0] ),
        .I3(\i_i_reg_165_reg_n_0_[2] ),
        .I4(\i_i_reg_165_reg_n_0_[4] ),
        .I5(\i_i_reg_165_reg_n_0_[5] ),
        .O(i_fu_196_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_reg_687[6]_i_1 
       (.I0(\i_reg_687[10]_i_2_n_0 ),
        .I1(\i_i_reg_165_reg_n_0_[6] ),
        .O(i_fu_196_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_reg_687[7]_i_1 
       (.I0(\i_reg_687[10]_i_2_n_0 ),
        .I1(\i_i_reg_165_reg_n_0_[6] ),
        .I2(\i_i_reg_165_reg_n_0_[7] ),
        .O(i_fu_196_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_reg_687[8]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[6] ),
        .I1(\i_reg_687[10]_i_2_n_0 ),
        .I2(\i_i_reg_165_reg_n_0_[7] ),
        .I3(\i_i_reg_165_reg_n_0_[8] ),
        .O(i_fu_196_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_reg_687[9]_i_1 
       (.I0(\i_i_reg_165_reg_n_0_[7] ),
        .I1(\i_reg_687[10]_i_2_n_0 ),
        .I2(\i_i_reg_165_reg_n_0_[6] ),
        .I3(\i_i_reg_165_reg_n_0_[8] ),
        .I4(\i_i_reg_165_reg_n_0_[9] ),
        .O(i_fu_196_p2[9]));
  FDRE \i_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[0]),
        .Q(i_reg_687[0]),
        .R(1'b0));
  FDRE \i_reg_687_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[10]),
        .Q(i_reg_687[10]),
        .R(1'b0));
  FDRE \i_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[1]),
        .Q(i_reg_687[1]),
        .R(1'b0));
  FDRE \i_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[2]),
        .Q(i_reg_687[2]),
        .R(1'b0));
  FDRE \i_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[3]),
        .Q(i_reg_687[3]),
        .R(1'b0));
  FDRE \i_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[4]),
        .Q(i_reg_687[4]),
        .R(1'b0));
  FDRE \i_reg_687_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[5]),
        .Q(i_reg_687[5]),
        .R(1'b0));
  FDRE \i_reg_687_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[6]),
        .Q(i_reg_687[6]),
        .R(1'b0));
  FDRE \i_reg_687_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[7]),
        .Q(i_reg_687[7]),
        .R(1'b0));
  FDRE \i_reg_687_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[8]),
        .Q(i_reg_687[8]),
        .R(1'b0));
  FDRE \i_reg_687_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_196_p2[9]),
        .Q(i_reg_687[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_176[0]_i_1 
       (.I0(j_i_reg_176_reg__0[0]),
        .O(\j_i_reg_176[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_i_reg_176[10]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_36_i_fu_206_p2),
        .I4(Q[1]),
        .I5(CO),
        .O(j_i_reg_176));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_i_reg_176[10]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(tmp_36_i_fu_206_p2),
        .O(\j_i_reg_176[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_176[10]_i_3 
       (.I0(j_i_reg_176_reg__0[8]),
        .I1(j_i_reg_176_reg__0[6]),
        .I2(\j_i_reg_176[10]_i_4_n_0 ),
        .I3(j_i_reg_176_reg__0[7]),
        .I4(j_i_reg_176_reg__0[9]),
        .I5(j_i_reg_176_reg__0[10]),
        .O(j_fu_211_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_i_reg_176[10]_i_4 
       (.I0(j_i_reg_176_reg__0[5]),
        .I1(j_i_reg_176_reg__0[3]),
        .I2(j_i_reg_176_reg__0[1]),
        .I3(j_i_reg_176_reg__0[0]),
        .I4(j_i_reg_176_reg__0[2]),
        .I5(j_i_reg_176_reg__0[4]),
        .O(\j_i_reg_176[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_176[1]_i_1 
       (.I0(j_i_reg_176_reg__0[0]),
        .I1(j_i_reg_176_reg__0[1]),
        .O(j_fu_211_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_176[2]_i_1 
       (.I0(j_i_reg_176_reg__0[0]),
        .I1(j_i_reg_176_reg__0[1]),
        .I2(j_i_reg_176_reg__0[2]),
        .O(j_fu_211_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_176[3]_i_1 
       (.I0(j_i_reg_176_reg__0[1]),
        .I1(j_i_reg_176_reg__0[0]),
        .I2(j_i_reg_176_reg__0[2]),
        .I3(j_i_reg_176_reg__0[3]),
        .O(j_fu_211_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_176[4]_i_1 
       (.I0(j_i_reg_176_reg__0[2]),
        .I1(j_i_reg_176_reg__0[0]),
        .I2(j_i_reg_176_reg__0[1]),
        .I3(j_i_reg_176_reg__0[3]),
        .I4(j_i_reg_176_reg__0[4]),
        .O(j_fu_211_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_i_reg_176[5]_i_1 
       (.I0(j_i_reg_176_reg__0[3]),
        .I1(j_i_reg_176_reg__0[1]),
        .I2(j_i_reg_176_reg__0[0]),
        .I3(j_i_reg_176_reg__0[2]),
        .I4(j_i_reg_176_reg__0[4]),
        .I5(j_i_reg_176_reg__0[5]),
        .O(j_fu_211_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_i_reg_176[6]_i_1 
       (.I0(\j_i_reg_176[10]_i_4_n_0 ),
        .I1(j_i_reg_176_reg__0[6]),
        .O(j_fu_211_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_i_reg_176[7]_i_1 
       (.I0(\j_i_reg_176[10]_i_4_n_0 ),
        .I1(j_i_reg_176_reg__0[6]),
        .I2(j_i_reg_176_reg__0[7]),
        .O(j_fu_211_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_i_reg_176[8]_i_1 
       (.I0(j_i_reg_176_reg__0[6]),
        .I1(\j_i_reg_176[10]_i_4_n_0 ),
        .I2(j_i_reg_176_reg__0[7]),
        .I3(j_i_reg_176_reg__0[8]),
        .O(j_fu_211_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_i_reg_176[9]_i_1 
       (.I0(j_i_reg_176_reg__0[7]),
        .I1(\j_i_reg_176[10]_i_4_n_0 ),
        .I2(j_i_reg_176_reg__0[6]),
        .I3(j_i_reg_176_reg__0[8]),
        .I4(j_i_reg_176_reg__0[9]),
        .O(j_fu_211_p2[9]));
  FDRE \j_i_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(\j_i_reg_176[0]_i_1_n_0 ),
        .Q(j_i_reg_176_reg__0[0]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[10]),
        .Q(j_i_reg_176_reg__0[10]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[1]),
        .Q(j_i_reg_176_reg__0[1]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[2]),
        .Q(j_i_reg_176_reg__0[2]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[3]),
        .Q(j_i_reg_176_reg__0[3]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[4]),
        .Q(j_i_reg_176_reg__0[4]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[5]),
        .Q(j_i_reg_176_reg__0[5]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[6]),
        .Q(j_i_reg_176_reg__0[6]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[7]),
        .Q(j_i_reg_176_reg__0[7]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[8]),
        .Q(j_i_reg_176_reg__0[8]),
        .R(j_i_reg_176));
  FDRE \j_i_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(\j_i_reg_176[10]_i_2_n_0 ),
        .D(j_fu_211_p2[9]),
        .Q(j_i_reg_176_reg__0[9]),
        .R(j_i_reg_176));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_110011),
        .I2(img1_data_stream_0_s_full_n),
        .I3(img1_data_stream_1_s_full_n),
        .I4(ap_enable_reg_pp0_iter8_reg_n_0),
        .I5(img1_data_stream_2_s_full_n),
        .O(\mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__0 
       (.I0(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_110011),
        .I2(img1_data_stream_0_s_full_n),
        .I3(img1_data_stream_2_s_full_n),
        .I4(ap_enable_reg_pp0_iter8_reg_n_0),
        .I5(img1_data_stream_1_s_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_110011),
        .I2(img1_data_stream_1_s_full_n),
        .I3(img1_data_stream_2_s_full_n),
        .I4(ap_enable_reg_pp0_iter8_reg_n_0),
        .I5(img1_data_stream_0_s_full_n),
        .O(\mOutPtr_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_2__2 
       (.I0(tmp_36_i_reg_692),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(CvtColor_1_U0_p_src_data_stream_2_V_read));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Q[1]),
        .I1(CO),
        .O(\mOutPtr_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h40004040)) 
    \mOutPtr[2]_i_2__0 
       (.I0(CO),
        .I1(Q[1]),
        .I2(CvtColor_1_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_CvtColor_1_U0_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_38_i_i_i15_i_reg_838[0]_i_1 
       (.I0(tmp_1_reg_808[1]),
        .I1(tmp_1_reg_808[0]),
        .I2(\p_38_i_i_i15_i_reg_838[0]_i_2_n_0 ),
        .O(p_38_i_i_i15_i_fu_497_p2));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \p_38_i_i_i15_i_reg_838[0]_i_2 
       (.I0(p_Val2_16_reg_798[7]),
        .I1(p_Val2_16_reg_798[4]),
        .I2(p_Val2_16_reg_798[5]),
        .I3(p_Val2_16_reg_798[6]),
        .I4(\p_Val2_18_reg_832[7]_i_2_n_0 ),
        .I5(tmp_18_fu_447_p3),
        .O(\p_38_i_i_i15_i_reg_838[0]_i_2_n_0 ));
  FDRE \p_38_i_i_i15_i_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_38_i_i_i15_i_fu_497_p2),
        .Q(p_38_i_i_i15_i_reg_838),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_38_i_i_i_i_reg_820[0]_i_1 
       (.I0(ap_reg_pp0_iter6_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_38_i_i_i_i_reg_820[0]_i_2 
       (.I0(tmp_s_reg_780[1]),
        .I1(tmp_s_reg_780[0]),
        .I2(\p_38_i_i_i_i_reg_820[0]_i_3_n_0 ),
        .O(p_38_i_i_i_i_fu_433_p2));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \p_38_i_i_i_i_reg_820[0]_i_3 
       (.I0(p_Val2_7_reg_770[7]),
        .I1(p_Val2_7_reg_770[4]),
        .I2(p_Val2_7_reg_770[5]),
        .I3(p_Val2_7_reg_770[6]),
        .I4(\p_Val2_8_reg_814[7]_i_2_n_0 ),
        .I5(tmp_14_fu_383_p3),
        .O(\p_38_i_i_i_i_reg_820[0]_i_3_n_0 ));
  FDRE \p_38_i_i_i_i_reg_820_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_38_i_i_i_i_fu_433_p2),
        .Q(p_38_i_i_i_i_reg_820),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \p_39_demorgan_i_i_i_i_reg_826[0]_i_1 
       (.I0(tmp_s_reg_780[0]),
        .I1(\p_38_i_i_i_i_reg_820[0]_i_3_n_0 ),
        .I2(tmp_s_reg_780[1]),
        .O(p_39_demorgan_i_i_i_i_fu_439_p2));
  FDRE \p_39_demorgan_i_i_i_i_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_39_demorgan_i_i_i_i_fu_439_p2),
        .Q(p_39_demorgan_i_i_i_i_reg_826),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \p_39_demorgan_i_i_i_reg_844[0]_i_1 
       (.I0(tmp_1_reg_808[0]),
        .I1(\p_38_i_i_i15_i_reg_838[0]_i_2_n_0 ),
        .I2(tmp_1_reg_808[1]),
        .O(p_39_demorgan_i_i_i_fu_503_p2));
  FDRE \p_39_demorgan_i_i_i_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_39_demorgan_i_i_i_fu_503_p2),
        .Q(p_39_demorgan_i_i_i_reg_844),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_9),
        .Q(p_Val2_16_reg_798[0]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_8),
        .Q(p_Val2_16_reg_798[1]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_7),
        .Q(p_Val2_16_reg_798[2]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_6),
        .Q(p_Val2_16_reg_798[3]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_5),
        .Q(p_Val2_16_reg_798[4]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_4),
        .Q(p_Val2_16_reg_798[5]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_3),
        .Q(p_Val2_16_reg_798[6]),
        .R(1'b0));
  FDRE \p_Val2_16_reg_798_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_2),
        .Q(p_Val2_16_reg_798[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_18_reg_832[0]_i_1 
       (.I0(p_Val2_16_reg_798[0]),
        .I1(tmp_17_reg_803),
        .O(p_Val2_18_fu_454_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_18_reg_832[1]_i_1 
       (.I0(p_Val2_16_reg_798[0]),
        .I1(tmp_17_reg_803),
        .I2(p_Val2_16_reg_798[1]),
        .O(p_Val2_18_fu_454_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_18_reg_832[2]_i_1 
       (.I0(p_Val2_16_reg_798[1]),
        .I1(tmp_17_reg_803),
        .I2(p_Val2_16_reg_798[0]),
        .I3(p_Val2_16_reg_798[2]),
        .O(p_Val2_18_fu_454_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_18_reg_832[3]_i_1 
       (.I0(p_Val2_16_reg_798[2]),
        .I1(p_Val2_16_reg_798[0]),
        .I2(tmp_17_reg_803),
        .I3(p_Val2_16_reg_798[1]),
        .I4(p_Val2_16_reg_798[3]),
        .O(p_Val2_18_fu_454_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_18_reg_832[4]_i_1 
       (.I0(p_Val2_16_reg_798[3]),
        .I1(p_Val2_16_reg_798[1]),
        .I2(tmp_17_reg_803),
        .I3(p_Val2_16_reg_798[0]),
        .I4(p_Val2_16_reg_798[2]),
        .I5(p_Val2_16_reg_798[4]),
        .O(p_Val2_18_fu_454_p2__0[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_18_reg_832[5]_i_1 
       (.I0(p_Val2_16_reg_798[4]),
        .I1(\p_Val2_18_reg_832[7]_i_2_n_0 ),
        .I2(p_Val2_16_reg_798[5]),
        .O(p_Val2_18_fu_454_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_18_reg_832[6]_i_1 
       (.I0(\p_Val2_18_reg_832[7]_i_2_n_0 ),
        .I1(p_Val2_16_reg_798[4]),
        .I2(p_Val2_16_reg_798[5]),
        .I3(p_Val2_16_reg_798[6]),
        .O(p_Val2_18_fu_454_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_18_reg_832[7]_i_1 
       (.I0(\p_Val2_18_reg_832[7]_i_2_n_0 ),
        .I1(p_Val2_16_reg_798[6]),
        .I2(p_Val2_16_reg_798[5]),
        .I3(p_Val2_16_reg_798[4]),
        .I4(p_Val2_16_reg_798[7]),
        .O(p_Val2_18_fu_454_p2));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_18_reg_832[7]_i_2 
       (.I0(p_Val2_16_reg_798[2]),
        .I1(p_Val2_16_reg_798[0]),
        .I2(tmp_17_reg_803),
        .I3(p_Val2_16_reg_798[1]),
        .I4(p_Val2_16_reg_798[3]),
        .O(\p_Val2_18_reg_832[7]_i_2_n_0 ));
  FDRE \p_Val2_18_reg_832_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[0]),
        .Q(p_Val2_18_reg_832[0]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[1] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[1]),
        .Q(p_Val2_18_reg_832[1]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[2] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[2]),
        .Q(p_Val2_18_reg_832[2]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[3] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[3]),
        .Q(p_Val2_18_reg_832[3]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[4] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[4]),
        .Q(p_Val2_18_reg_832[4]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[5] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[5]),
        .Q(p_Val2_18_reg_832[5]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[6] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2__0[6]),
        .Q(p_Val2_18_reg_832[6]),
        .R(1'b0));
  FDRE \p_Val2_18_reg_832_reg[7] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_18_fu_454_p2),
        .Q(p_Val2_18_reg_832[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h6F)) 
    \p_Val2_20_reg_743[0]_i_1 
       (.I0(tmp_reg_738),
        .I1(p_Val2_4_reg_733[0]),
        .I2(hls_contrast_streeOg_U34_n_17),
        .O(tmp_31_cast_i_fu_291_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h78FF)) 
    \p_Val2_20_reg_743[1]_i_1 
       (.I0(p_Val2_4_reg_733[0]),
        .I1(tmp_reg_738),
        .I2(p_Val2_4_reg_733[1]),
        .I3(hls_contrast_streeOg_U34_n_17),
        .O(tmp_31_cast_i_fu_291_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7F80FFFF)) 
    \p_Val2_20_reg_743[2]_i_1 
       (.I0(p_Val2_4_reg_733[1]),
        .I1(tmp_reg_738),
        .I2(p_Val2_4_reg_733[0]),
        .I3(p_Val2_4_reg_733[2]),
        .I4(hls_contrast_streeOg_U34_n_17),
        .O(tmp_31_cast_i_fu_291_p1[2]));
  LUT6 #(
    .INIT(64'h7FFF8000FFFFFFFF)) 
    \p_Val2_20_reg_743[3]_i_1 
       (.I0(p_Val2_4_reg_733[2]),
        .I1(p_Val2_4_reg_733[0]),
        .I2(tmp_reg_738),
        .I3(p_Val2_4_reg_733[1]),
        .I4(p_Val2_4_reg_733[3]),
        .I5(hls_contrast_streeOg_U34_n_17),
        .O(tmp_31_cast_i_fu_291_p1[3]));
  LUT6 #(
    .INIT(64'hE76F6F6F66666666)) 
    \p_Val2_20_reg_743[4]_i_1 
       (.I0(hls_contrast_streeOg_U34_n_12),
        .I1(p_Val2_4_reg_733[4]),
        .I2(p_Val2_4_reg_733[7]),
        .I3(p_Val2_4_reg_733[5]),
        .I4(p_Val2_4_reg_733[6]),
        .I5(tmp_10_fu_248_p3),
        .O(tmp_31_cast_i_fu_291_p1[4]));
  LUT6 #(
    .INIT(64'hF87F78FF78787878)) 
    \p_Val2_20_reg_743[5]_i_1 
       (.I0(p_Val2_4_reg_733[4]),
        .I1(hls_contrast_streeOg_U34_n_12),
        .I2(p_Val2_4_reg_733[5]),
        .I3(p_Val2_4_reg_733[7]),
        .I4(p_Val2_4_reg_733[6]),
        .I5(tmp_10_fu_248_p3),
        .O(tmp_31_cast_i_fu_291_p1[5]));
  LUT6 #(
    .INIT(64'hFF807FFF7F807F80)) 
    \p_Val2_20_reg_743[6]_i_1 
       (.I0(hls_contrast_streeOg_U34_n_12),
        .I1(p_Val2_4_reg_733[4]),
        .I2(p_Val2_4_reg_733[5]),
        .I3(p_Val2_4_reg_733[6]),
        .I4(p_Val2_4_reg_733[7]),
        .I5(tmp_10_fu_248_p3),
        .O(tmp_31_cast_i_fu_291_p1[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF8000)) 
    \p_Val2_20_reg_743[7]_i_2 
       (.I0(hls_contrast_streeOg_U34_n_12),
        .I1(p_Val2_4_reg_733[6]),
        .I2(p_Val2_4_reg_733[5]),
        .I3(p_Val2_4_reg_733[4]),
        .I4(p_Val2_4_reg_733[7]),
        .I5(tmp_10_fu_248_p3),
        .O(\p_Val2_20_reg_743[7]_i_2_n_0 ));
  FDRE \p_Val2_20_reg_743_reg[0] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[0]),
        .Q(p_Val2_20_reg_743[0]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[1] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[1]),
        .Q(p_Val2_20_reg_743[1]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[2] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[2]),
        .Q(p_Val2_20_reg_743[2]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[3] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[3]),
        .Q(p_Val2_20_reg_743[3]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[4] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[4]),
        .Q(p_Val2_20_reg_743[4]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[5] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[5]),
        .Q(p_Val2_20_reg_743[5]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[6] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(tmp_31_cast_i_fu_291_p1[6]),
        .Q(p_Val2_20_reg_743[6]),
        .R(1'b0));
  FDRE \p_Val2_20_reg_743_reg[7] 
       (.C(ap_clk),
        .CE(hls_contrast_streeOg_U33_n_11),
        .D(\p_Val2_20_reg_743[7]_i_2_n_0 ),
        .Q(p_Val2_20_reg_743[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_Val2_2_reg_723_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_Val2_2_reg_723_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_Val2_2_reg_723_reg_BCOUT_UNCONNECTED[17:0]),
        .C({r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2[28],r_V_6_i_fu_626_p2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_Val2_2_reg_723_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_Val2_2_reg_723_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_23_reg_7010),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(p_Val2_2_reg_723_reg_i_2_n_0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(p_Val2_2_reg_7230),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_Val2_2_reg_723_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_Val2_2_reg_723_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_Val2_2_reg_723_reg_P_UNCONNECTED[47:29],p_Val2_2_reg_723_reg_n_77,p_Val2_2_reg_723_reg_n_78,p_Val2_2_reg_723_reg_n_79,p_Val2_2_reg_723_reg_n_80,p_Val2_2_reg_723_reg_n_81,p_Val2_2_reg_723_reg_n_82,p_Val2_2_reg_723_reg_n_83,p_Val2_2_reg_723_reg_n_84,p_Val2_2_reg_723_reg_n_85,p_Val2_2_reg_723_reg_n_86,p_Val2_2_reg_723_reg_n_87,p_Val2_2_reg_723_reg_n_88,p_Val2_2_reg_723_reg_n_89,p_Val2_2_reg_723_reg_n_90,p_Val2_2_reg_723_reg_n_91,p_Val2_2_reg_723_reg_n_92,p_Val2_2_reg_723_reg_n_93,p_Val2_2_reg_723_reg_n_94,p_Val2_2_reg_723_reg_n_95,p_Val2_2_reg_723_reg_n_96,p_Val2_2_reg_723_reg_n_97,p_Val2_2_reg_723_reg_n_98,p_Val2_2_reg_723_reg_n_99,p_Val2_2_reg_723_reg_n_100,p_Val2_2_reg_723_reg_n_101,p_Val2_2_reg_723_reg_n_102,p_Val2_2_reg_723_reg_n_103,p_Val2_2_reg_723_reg_n_104,p_Val2_2_reg_723_reg_n_105}),
        .PATTERNBDETECT(NLW_p_Val2_2_reg_723_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_Val2_2_reg_723_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_Val2_2_reg_723_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_Val2_2_reg_723_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_Val2_2_reg_723_reg_i_1
       (.I0(tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(tmp_23_reg_7010));
  LUT2 #(
    .INIT(4'h2)) 
    p_Val2_2_reg_723_reg_i_2
       (.I0(ap_reg_pp0_iter1_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_2_reg_723_reg_i_2_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    p_Val2_2_reg_723_reg_i_3
       (.I0(ap_reg_pp0_iter2_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(p_Val2_2_reg_7230));
  FDRE \p_Val2_4_reg_733_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_7),
        .Q(p_Val2_4_reg_733[0]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_6),
        .Q(p_Val2_4_reg_733[1]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_5),
        .Q(p_Val2_4_reg_733[2]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_4),
        .Q(p_Val2_4_reg_733[3]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_3),
        .Q(p_Val2_4_reg_733[4]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_2),
        .Q(p_Val2_4_reg_733[5]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_1),
        .Q(p_Val2_4_reg_733[6]),
        .R(1'b0));
  FDRE \p_Val2_4_reg_733_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_0),
        .Q(p_Val2_4_reg_733[7]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_9),
        .Q(p_Val2_7_reg_770[0]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_8),
        .Q(p_Val2_7_reg_770[1]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_7),
        .Q(p_Val2_7_reg_770[2]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_6),
        .Q(p_Val2_7_reg_770[3]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_5),
        .Q(p_Val2_7_reg_770[4]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_4),
        .Q(p_Val2_7_reg_770[5]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_3),
        .Q(p_Val2_7_reg_770[6]),
        .R(1'b0));
  FDRE \p_Val2_7_reg_770_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_2),
        .Q(p_Val2_7_reg_770[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_8_reg_814[0]_i_1 
       (.I0(p_Val2_7_reg_770[0]),
        .I1(tmp_13_reg_775),
        .O(p_Val2_8_fu_390_p2__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_8_reg_814[1]_i_1 
       (.I0(p_Val2_7_reg_770[0]),
        .I1(tmp_13_reg_775),
        .I2(p_Val2_7_reg_770[1]),
        .O(p_Val2_8_fu_390_p2__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_8_reg_814[2]_i_1 
       (.I0(p_Val2_7_reg_770[1]),
        .I1(tmp_13_reg_775),
        .I2(p_Val2_7_reg_770[0]),
        .I3(p_Val2_7_reg_770[2]),
        .O(p_Val2_8_fu_390_p2__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_8_reg_814[3]_i_1 
       (.I0(p_Val2_7_reg_770[2]),
        .I1(p_Val2_7_reg_770[0]),
        .I2(tmp_13_reg_775),
        .I3(p_Val2_7_reg_770[1]),
        .I4(p_Val2_7_reg_770[3]),
        .O(p_Val2_8_fu_390_p2__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_Val2_8_reg_814[4]_i_1 
       (.I0(p_Val2_7_reg_770[3]),
        .I1(p_Val2_7_reg_770[1]),
        .I2(tmp_13_reg_775),
        .I3(p_Val2_7_reg_770[0]),
        .I4(p_Val2_7_reg_770[2]),
        .I5(p_Val2_7_reg_770[4]),
        .O(p_Val2_8_fu_390_p2__0[4]));
  LUT3 #(
    .INIT(8'h78)) 
    \p_Val2_8_reg_814[5]_i_1 
       (.I0(p_Val2_7_reg_770[4]),
        .I1(\p_Val2_8_reg_814[7]_i_2_n_0 ),
        .I2(p_Val2_7_reg_770[5]),
        .O(p_Val2_8_fu_390_p2__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_Val2_8_reg_814[6]_i_1 
       (.I0(\p_Val2_8_reg_814[7]_i_2_n_0 ),
        .I1(p_Val2_7_reg_770[4]),
        .I2(p_Val2_7_reg_770[5]),
        .I3(p_Val2_7_reg_770[6]),
        .O(p_Val2_8_fu_390_p2__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_Val2_8_reg_814[7]_i_1 
       (.I0(\p_Val2_8_reg_814[7]_i_2_n_0 ),
        .I1(p_Val2_7_reg_770[6]),
        .I2(p_Val2_7_reg_770[5]),
        .I3(p_Val2_7_reg_770[4]),
        .I4(p_Val2_7_reg_770[7]),
        .O(p_Val2_8_fu_390_p2));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_8_reg_814[7]_i_2 
       (.I0(p_Val2_7_reg_770[2]),
        .I1(p_Val2_7_reg_770[0]),
        .I2(tmp_13_reg_775),
        .I3(p_Val2_7_reg_770[1]),
        .I4(p_Val2_7_reg_770[3]),
        .O(\p_Val2_8_reg_814[7]_i_2_n_0 ));
  FDRE \p_Val2_8_reg_814_reg[0] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[0]),
        .Q(p_Val2_8_reg_814[0]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[1] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[1]),
        .Q(p_Val2_8_reg_814[1]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[2] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[2]),
        .Q(p_Val2_8_reg_814[2]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[3] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[3]),
        .Q(p_Val2_8_reg_814[3]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[4] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[4]),
        .Q(p_Val2_8_reg_814[4]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[5] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[5]),
        .Q(p_Val2_8_reg_814[5]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[6] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2__0[6]),
        .Q(p_Val2_8_reg_814[6]),
        .R(1'b0));
  FDRE \p_Val2_8_reg_814_reg[7] 
       (.C(ap_clk),
        .CE(\p_38_i_i_i_i_reg_820[0]_i_1_n_0 ),
        .D(p_Val2_8_fu_390_p2),
        .Q(p_Val2_8_reg_814[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_cols_V_read_reg_673[15]_i_1 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(img0_rows_V_c83_empty_n),
        .I3(img0_cols_V_c84_empty_n),
        .O(CvtColor_1_U0_p_src_cols_V_read));
  FDRE \p_src_cols_V_read_reg_673_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [0]),
        .Q(p_src_cols_V_read_reg_673[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [10]),
        .Q(p_src_cols_V_read_reg_673[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [11]),
        .Q(p_src_cols_V_read_reg_673[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [12]),
        .Q(p_src_cols_V_read_reg_673[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [13]),
        .Q(p_src_cols_V_read_reg_673[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [14]),
        .Q(p_src_cols_V_read_reg_673[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [15]),
        .Q(p_src_cols_V_read_reg_673[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [1]),
        .Q(p_src_cols_V_read_reg_673[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [2]),
        .Q(p_src_cols_V_read_reg_673[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [3]),
        .Q(p_src_cols_V_read_reg_673[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [4]),
        .Q(p_src_cols_V_read_reg_673[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [5]),
        .Q(p_src_cols_V_read_reg_673[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [6]),
        .Q(p_src_cols_V_read_reg_673[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [7]),
        .Q(p_src_cols_V_read_reg_673[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [8]),
        .Q(p_src_cols_V_read_reg_673[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_673_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15] [9]),
        .Q(p_src_cols_V_read_reg_673[9]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [0]),
        .Q(p_src_rows_V_read_reg_678[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [10]),
        .Q(p_src_rows_V_read_reg_678[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [11]),
        .Q(p_src_rows_V_read_reg_678[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [12]),
        .Q(p_src_rows_V_read_reg_678[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [13]),
        .Q(p_src_rows_V_read_reg_678[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [14]),
        .Q(p_src_rows_V_read_reg_678[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [15]),
        .Q(p_src_rows_V_read_reg_678[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [1]),
        .Q(p_src_rows_V_read_reg_678[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [2]),
        .Q(p_src_rows_V_read_reg_678[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [3]),
        .Q(p_src_rows_V_read_reg_678[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [4]),
        .Q(p_src_rows_V_read_reg_678[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [5]),
        .Q(p_src_rows_V_read_reg_678[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [6]),
        .Q(p_src_rows_V_read_reg_678[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [7]),
        .Q(p_src_rows_V_read_reg_678[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [8]),
        .Q(p_src_rows_V_read_reg_678[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_678_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\SRL_SIG_reg[1][15]_0 [9]),
        .Q(p_src_rows_V_read_reg_678[9]),
        .R(1'b0));
  FDRE \r_V_1_reg_728_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hls_contrast_stredEe_U32_n_10),
        .Q(tmp_10_fu_248_p3),
        .R(1'b0));
  FDRE \r_V_2_reg_758_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hls_contrast_streeOg_U33_n_18),
        .Q(tmp_14_fu_383_p3),
        .R(1'b0));
  FDRE \r_V_3_reg_786_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hls_contrast_streeOg_U34_n_18),
        .Q(tmp_18_fu_447_p3),
        .R(1'b0));
  FDRE \tmp_13_reg_775_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_10),
        .Q(tmp_13_reg_775),
        .R(1'b0));
  FDRE \tmp_17_reg_803_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_10),
        .Q(tmp_17_reg_803),
        .R(1'b0));
  FDRE \tmp_1_reg_808_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_1),
        .Q(tmp_1_reg_808[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_808_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U34_n_0),
        .Q(tmp_1_reg_808[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [0]),
        .Q(tmp_23_reg_701[0]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [1]),
        .Q(tmp_23_reg_701[1]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [2]),
        .Q(tmp_23_reg_701[2]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [3]),
        .Q(tmp_23_reg_701[3]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [4]),
        .Q(tmp_23_reg_701[4]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [5]),
        .Q(tmp_23_reg_701[5]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [6]),
        .Q(tmp_23_reg_701[6]),
        .R(1'b0));
  FDRE \tmp_23_reg_701_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7]_0 [7]),
        .Q(tmp_23_reg_701[7]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [0]),
        .Q(tmp_24_reg_707[0]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [1]),
        .Q(tmp_24_reg_707[1]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [2]),
        .Q(tmp_24_reg_707[2]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [3]),
        .Q(tmp_24_reg_707[3]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [4]),
        .Q(tmp_24_reg_707[4]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [5]),
        .Q(tmp_24_reg_707[5]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [6]),
        .Q(tmp_24_reg_707[6]),
        .R(1'b0));
  FDRE \tmp_24_reg_707_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(\SRL_SIG_reg[1][7] [7]),
        .Q(tmp_24_reg_707[7]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[0] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[0]),
        .Q(tmp_25_reg_712[0]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[1] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[1]),
        .Q(tmp_25_reg_712[1]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[2] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[2]),
        .Q(tmp_25_reg_712[2]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[3] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[3]),
        .Q(tmp_25_reg_712[3]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[4] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[4]),
        .Q(tmp_25_reg_712[4]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[5] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[5]),
        .Q(tmp_25_reg_712[5]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[6] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[6]),
        .Q(tmp_25_reg_712[6]),
        .R(1'b0));
  FDRE \tmp_25_reg_712_reg[7] 
       (.C(ap_clk),
        .CE(tmp_23_reg_7010),
        .D(D[7]),
        .Q(tmp_25_reg_712[7]),
        .R(1'b0));
  CARRY4 tmp_36_i_fu_206_p2_carry
       (.CI(1'b0),
        .CO({tmp_36_i_fu_206_p2_carry_n_0,tmp_36_i_fu_206_p2_carry_n_1,tmp_36_i_fu_206_p2_carry_n_2,tmp_36_i_fu_206_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_36_i_fu_206_p2_carry_i_1_n_0,tmp_36_i_fu_206_p2_carry_i_2_n_0,tmp_36_i_fu_206_p2_carry_i_3_n_0,tmp_36_i_fu_206_p2_carry_i_4_n_0}),
        .O(NLW_tmp_36_i_fu_206_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_36_i_fu_206_p2_carry_i_5_n_0,tmp_36_i_fu_206_p2_carry_i_6_n_0,tmp_36_i_fu_206_p2_carry_i_7_n_0,tmp_36_i_fu_206_p2_carry_i_8_n_0}));
  CARRY4 tmp_36_i_fu_206_p2_carry__0
       (.CI(tmp_36_i_fu_206_p2_carry_n_0),
        .CO({tmp_36_i_fu_206_p2,tmp_36_i_fu_206_p2_carry__0_n_1,tmp_36_i_fu_206_p2_carry__0_n_2,tmp_36_i_fu_206_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_36_i_fu_206_p2_carry__0_i_1_n_0,tmp_36_i_fu_206_p2_carry__0_i_2_n_0,tmp_36_i_fu_206_p2_carry__0_i_3_n_0,tmp_36_i_fu_206_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_36_i_fu_206_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_36_i_fu_206_p2_carry__0_i_5_n_0,tmp_36_i_fu_206_p2_carry__0_i_6_n_0,tmp_36_i_fu_206_p2_carry__0_i_7_n_0,tmp_36_i_fu_206_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_36_i_fu_206_p2_carry__0_i_1
       (.I0(p_src_cols_V_read_reg_673[14]),
        .I1(p_src_cols_V_read_reg_673[15]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_36_i_fu_206_p2_carry__0_i_2
       (.I0(p_src_cols_V_read_reg_673[12]),
        .I1(p_src_cols_V_read_reg_673[13]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    tmp_36_i_fu_206_p2_carry__0_i_3
       (.I0(p_src_cols_V_read_reg_673[10]),
        .I1(j_i_reg_176_reg__0[10]),
        .I2(p_src_cols_V_read_reg_673[11]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_36_i_fu_206_p2_carry__0_i_4
       (.I0(p_src_cols_V_read_reg_673[8]),
        .I1(j_i_reg_176_reg__0[8]),
        .I2(j_i_reg_176_reg__0[9]),
        .I3(p_src_cols_V_read_reg_673[9]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_36_i_fu_206_p2_carry__0_i_5
       (.I0(p_src_cols_V_read_reg_673[14]),
        .I1(p_src_cols_V_read_reg_673[15]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_36_i_fu_206_p2_carry__0_i_6
       (.I0(p_src_cols_V_read_reg_673[12]),
        .I1(p_src_cols_V_read_reg_673[13]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_36_i_fu_206_p2_carry__0_i_7
       (.I0(p_src_cols_V_read_reg_673[10]),
        .I1(j_i_reg_176_reg__0[10]),
        .I2(p_src_cols_V_read_reg_673[11]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_36_i_fu_206_p2_carry__0_i_8
       (.I0(p_src_cols_V_read_reg_673[8]),
        .I1(j_i_reg_176_reg__0[8]),
        .I2(p_src_cols_V_read_reg_673[9]),
        .I3(j_i_reg_176_reg__0[9]),
        .O(tmp_36_i_fu_206_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_36_i_fu_206_p2_carry_i_1
       (.I0(p_src_cols_V_read_reg_673[6]),
        .I1(j_i_reg_176_reg__0[6]),
        .I2(j_i_reg_176_reg__0[7]),
        .I3(p_src_cols_V_read_reg_673[7]),
        .O(tmp_36_i_fu_206_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_36_i_fu_206_p2_carry_i_2
       (.I0(p_src_cols_V_read_reg_673[4]),
        .I1(j_i_reg_176_reg__0[4]),
        .I2(j_i_reg_176_reg__0[5]),
        .I3(p_src_cols_V_read_reg_673[5]),
        .O(tmp_36_i_fu_206_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_36_i_fu_206_p2_carry_i_3
       (.I0(p_src_cols_V_read_reg_673[2]),
        .I1(j_i_reg_176_reg__0[2]),
        .I2(j_i_reg_176_reg__0[3]),
        .I3(p_src_cols_V_read_reg_673[3]),
        .O(tmp_36_i_fu_206_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_36_i_fu_206_p2_carry_i_4
       (.I0(p_src_cols_V_read_reg_673[0]),
        .I1(j_i_reg_176_reg__0[0]),
        .I2(j_i_reg_176_reg__0[1]),
        .I3(p_src_cols_V_read_reg_673[1]),
        .O(tmp_36_i_fu_206_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_36_i_fu_206_p2_carry_i_5
       (.I0(p_src_cols_V_read_reg_673[6]),
        .I1(j_i_reg_176_reg__0[6]),
        .I2(p_src_cols_V_read_reg_673[7]),
        .I3(j_i_reg_176_reg__0[7]),
        .O(tmp_36_i_fu_206_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_36_i_fu_206_p2_carry_i_6
       (.I0(p_src_cols_V_read_reg_673[4]),
        .I1(j_i_reg_176_reg__0[4]),
        .I2(p_src_cols_V_read_reg_673[5]),
        .I3(j_i_reg_176_reg__0[5]),
        .O(tmp_36_i_fu_206_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_36_i_fu_206_p2_carry_i_7
       (.I0(p_src_cols_V_read_reg_673[2]),
        .I1(j_i_reg_176_reg__0[2]),
        .I2(p_src_cols_V_read_reg_673[3]),
        .I3(j_i_reg_176_reg__0[3]),
        .O(tmp_36_i_fu_206_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_36_i_fu_206_p2_carry_i_8
       (.I0(p_src_cols_V_read_reg_673[0]),
        .I1(j_i_reg_176_reg__0[0]),
        .I2(p_src_cols_V_read_reg_673[1]),
        .I3(j_i_reg_176_reg__0[1]),
        .O(tmp_36_i_fu_206_p2_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_36_i_reg_692[0]_i_1 
       (.I0(tmp_36_i_fu_206_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_36_i_reg_692),
        .O(\tmp_36_i_reg_692[0]_i_1_n_0 ));
  FDRE \tmp_36_i_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_36_i_reg_692[0]_i_1_n_0 ),
        .Q(tmp_36_i_reg_692),
        .R(1'b0));
  CARRY4 tmp_i_fu_191_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_fu_191_p2_carry_n_0,tmp_i_fu_191_p2_carry_n_1,tmp_i_fu_191_p2_carry_n_2,tmp_i_fu_191_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_fu_191_p2_carry_i_1_n_0,tmp_i_fu_191_p2_carry_i_2_n_0,tmp_i_fu_191_p2_carry_i_3_n_0,tmp_i_fu_191_p2_carry_i_4_n_0}),
        .O(NLW_tmp_i_fu_191_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_i_fu_191_p2_carry_i_5_n_0,tmp_i_fu_191_p2_carry_i_6_n_0,tmp_i_fu_191_p2_carry_i_7_n_0,tmp_i_fu_191_p2_carry_i_8_n_0}));
  CARRY4 tmp_i_fu_191_p2_carry__0
       (.CI(tmp_i_fu_191_p2_carry_n_0),
        .CO({CO,tmp_i_fu_191_p2_carry__0_n_1,tmp_i_fu_191_p2_carry__0_n_2,tmp_i_fu_191_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_fu_191_p2_carry__0_i_1_n_0,tmp_i_fu_191_p2_carry__0_i_2_n_0,tmp_i_fu_191_p2_carry__0_i_3_n_0,tmp_i_fu_191_p2_carry__0_i_4_n_0}),
        .O(NLW_tmp_i_fu_191_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({tmp_i_fu_191_p2_carry__0_i_5_n_0,tmp_i_fu_191_p2_carry__0_i_6_n_0,tmp_i_fu_191_p2_carry__0_i_7_n_0,tmp_i_fu_191_p2_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_i_fu_191_p2_carry__0_i_1
       (.I0(p_src_rows_V_read_reg_678[14]),
        .I1(p_src_rows_V_read_reg_678[15]),
        .O(tmp_i_fu_191_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    tmp_i_fu_191_p2_carry__0_i_2
       (.I0(p_src_rows_V_read_reg_678[12]),
        .I1(p_src_rows_V_read_reg_678[13]),
        .O(tmp_i_fu_191_p2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'hF2)) 
    tmp_i_fu_191_p2_carry__0_i_3
       (.I0(p_src_rows_V_read_reg_678[10]),
        .I1(\i_i_reg_165_reg_n_0_[10] ),
        .I2(p_src_rows_V_read_reg_678[11]),
        .O(tmp_i_fu_191_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_191_p2_carry__0_i_4
       (.I0(p_src_rows_V_read_reg_678[8]),
        .I1(\i_i_reg_165_reg_n_0_[8] ),
        .I2(\i_i_reg_165_reg_n_0_[9] ),
        .I3(p_src_rows_V_read_reg_678[9]),
        .O(tmp_i_fu_191_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_fu_191_p2_carry__0_i_5
       (.I0(p_src_rows_V_read_reg_678[14]),
        .I1(p_src_rows_V_read_reg_678[15]),
        .O(tmp_i_fu_191_p2_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_i_fu_191_p2_carry__0_i_6
       (.I0(p_src_rows_V_read_reg_678[12]),
        .I1(p_src_rows_V_read_reg_678[13]),
        .O(tmp_i_fu_191_p2_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    tmp_i_fu_191_p2_carry__0_i_7
       (.I0(p_src_rows_V_read_reg_678[10]),
        .I1(\i_i_reg_165_reg_n_0_[10] ),
        .I2(p_src_rows_V_read_reg_678[11]),
        .O(tmp_i_fu_191_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_191_p2_carry__0_i_8
       (.I0(p_src_rows_V_read_reg_678[8]),
        .I1(\i_i_reg_165_reg_n_0_[8] ),
        .I2(p_src_rows_V_read_reg_678[9]),
        .I3(\i_i_reg_165_reg_n_0_[9] ),
        .O(tmp_i_fu_191_p2_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_191_p2_carry_i_1
       (.I0(p_src_rows_V_read_reg_678[6]),
        .I1(\i_i_reg_165_reg_n_0_[6] ),
        .I2(\i_i_reg_165_reg_n_0_[7] ),
        .I3(p_src_rows_V_read_reg_678[7]),
        .O(tmp_i_fu_191_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_191_p2_carry_i_2
       (.I0(p_src_rows_V_read_reg_678[4]),
        .I1(\i_i_reg_165_reg_n_0_[4] ),
        .I2(\i_i_reg_165_reg_n_0_[5] ),
        .I3(p_src_rows_V_read_reg_678[5]),
        .O(tmp_i_fu_191_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_191_p2_carry_i_3
       (.I0(p_src_rows_V_read_reg_678[2]),
        .I1(\i_i_reg_165_reg_n_0_[2] ),
        .I2(\i_i_reg_165_reg_n_0_[3] ),
        .I3(p_src_rows_V_read_reg_678[3]),
        .O(tmp_i_fu_191_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_fu_191_p2_carry_i_4
       (.I0(p_src_rows_V_read_reg_678[0]),
        .I1(\i_i_reg_165_reg_n_0_[0] ),
        .I2(\i_i_reg_165_reg_n_0_[1] ),
        .I3(p_src_rows_V_read_reg_678[1]),
        .O(tmp_i_fu_191_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_191_p2_carry_i_5
       (.I0(p_src_rows_V_read_reg_678[6]),
        .I1(\i_i_reg_165_reg_n_0_[6] ),
        .I2(p_src_rows_V_read_reg_678[7]),
        .I3(\i_i_reg_165_reg_n_0_[7] ),
        .O(tmp_i_fu_191_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_191_p2_carry_i_6
       (.I0(p_src_rows_V_read_reg_678[4]),
        .I1(\i_i_reg_165_reg_n_0_[4] ),
        .I2(p_src_rows_V_read_reg_678[5]),
        .I3(\i_i_reg_165_reg_n_0_[5] ),
        .O(tmp_i_fu_191_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_191_p2_carry_i_7
       (.I0(p_src_rows_V_read_reg_678[2]),
        .I1(\i_i_reg_165_reg_n_0_[2] ),
        .I2(p_src_rows_V_read_reg_678[3]),
        .I3(\i_i_reg_165_reg_n_0_[3] ),
        .O(tmp_i_fu_191_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_fu_191_p2_carry_i_8
       (.I0(p_src_rows_V_read_reg_678[0]),
        .I1(\i_i_reg_165_reg_n_0_[0] ),
        .I2(p_src_rows_V_read_reg_678[1]),
        .I3(\i_i_reg_165_reg_n_0_[1] ),
        .O(tmp_i_fu_191_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_reg_738[0]_i_1 
       (.I0(ap_reg_pp0_iter3_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\tmp_reg_738[0]_i_1_n_0 ));
  FDRE \tmp_reg_738_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_738[0]_i_1_n_0 ),
        .D(hls_contrast_stredEe_U32_n_8),
        .Q(tmp_reg_738),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_s_reg_780[0]_i_1 
       (.I0(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\tmp_s_reg_780[0]_i_1_n_0 ));
  FDRE \tmp_s_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_1),
        .Q(tmp_s_reg_780[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_s_reg_780[0]_i_1_n_0 ),
        .D(hls_contrast_streeOg_U33_n_0),
        .Q(tmp_s_reg_780[1]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro
   (ap_enable_reg_pp0_iter2_reg_0,
    CO,
    D,
    \SRL_SIG_reg[0][7] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    Q,
    mOutPtr110_out,
    mOutPtr110_out_0,
    mOutPtr110_out_1,
    Loop_loop_height_pro_U0_tmp_3_cast_loc_read,
    mOutPtr110_out_2,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 ,
    Loop_loop_height_pro_U0_img1_data_stream_2_V_read,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    \tmp_reg_339_reg[0]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk,
    SS,
    img1_data_stream_0_s_empty_n,
    \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ,
    \mOutPtr_reg[0]_2 ,
    img1_data_stream_1_s_empty_n,
    \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 ,
    \mOutPtr_reg[0]_3 ,
    img1_data_stream_2_s_empty_n,
    \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 ,
    \mOutPtr_reg[0]_4 ,
    ap_rst_n,
    Loop_loop_height_pro_U0_ap_start,
    start_once_reg_reg,
    start_for_Loop_loop_height_pro_U0_full_n,
    img2_data_stream_1_s_full_n,
    img2_data_stream_0_s_full_n,
    img2_data_stream_2_s_full_n,
    ap_NS_fsm3__1,
    out,
    \SRL_SIG_reg[1][7] ,
    \int_height_reg[11] ,
    \int_width_reg[11] ,
    \int_max_reg[7] ,
    \int_min_reg[7] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    S,
    \int_max_reg[7]_0 );
  output ap_enable_reg_pp0_iter2_reg_0;
  output [0:0]CO;
  output [7:0]D;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[0]_0 ;
  output \mOutPtr_reg[0]_1 ;
  output [0:0]Q;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output mOutPtr110_out_1;
  output Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  output mOutPtr110_out_2;
  output [0:0]E;
  output [0:0]\SRL_SIG_reg[1][0] ;
  output [0:0]\SRL_SIG_reg[1][0]_0 ;
  output \mOutPtr_reg[1] ;
  output \mOutPtr_reg[1]_0 ;
  output \mOutPtr_reg[1]_1 ;
  output Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output \tmp_reg_339_reg[0]_0 ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;
  input [0:0]SS;
  input img1_data_stream_0_s_empty_n;
  input \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  input \mOutPtr_reg[0]_2 ;
  input img1_data_stream_1_s_empty_n;
  input \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 ;
  input \mOutPtr_reg[0]_3 ;
  input img1_data_stream_2_s_empty_n;
  input \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 ;
  input \mOutPtr_reg[0]_4 ;
  input ap_rst_n;
  input Loop_loop_height_pro_U0_ap_start;
  input start_once_reg_reg;
  input start_for_Loop_loop_height_pro_U0_full_n;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_0_s_full_n;
  input img2_data_stream_2_s_full_n;
  input ap_NS_fsm3__1;
  input [7:0]out;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [11:0]\int_height_reg[11] ;
  input [11:0]\int_width_reg[11] ;
  input [7:0]\int_max_reg[7] ;
  input [7:0]\int_min_reg[7] ;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_1 ;
  input [3:0]S;
  input [3:0]\int_max_reg[7]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire Loop_loop_height_pro_U0_ap_start;
  wire Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire [0:0]Q;
  wire [3:0]S;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[3]_i_1__2_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state28;
  wire [2:0]ap_NS_fsm;
  wire ap_NS_fsm3__1;
  wire ap_block_pp0_stage0_110011__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24_i_1_n_0;
  wire ap_enable_reg_pp0_iter24_reg_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire [7:7]ap_phi_reg_pp0_iter10_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter10_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter11_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter11_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter12_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter12_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter13_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter13_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter14_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter14_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter15_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter15_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter16_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter16_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter17_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter17_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter18_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter18_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter19_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter19_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter20_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter20_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter21_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter21_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter22_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter22_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter23_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter23_tmp_2_reg_173[7]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[1]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[2]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[3]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[5]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[6]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_2_n_0 ;
  wire ap_phi_reg_pp0_iter3_tmp_2_reg_173;
  wire ap_phi_reg_pp0_iter3_tmp_2_reg_1733_out;
  wire \ap_phi_reg_pp0_iter3_tmp_2_reg_173[7]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter3_tmp_2_reg_173_reg_n_0_[7] ;
  wire [7:7]ap_phi_reg_pp0_iter4_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter4_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter5_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter5_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter6_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter6_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter7_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter7_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter8_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter8_tmp_2_reg_173[7]_i_1_n_0 ;
  wire [7:7]ap_phi_reg_pp0_iter9_tmp_2_reg_173;
  wire \ap_phi_reg_pp0_iter9_tmp_2_reg_173[7]_i_1_n_0 ;
  wire \ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ;
  wire \ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20_n_0 ;
  wire \ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19_n_0 ;
  wire \ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19_n_0 ;
  wire ap_reg_pp0_iter22_exitcond_i_i_i_reg_318;
  wire ap_reg_pp0_iter22_tmp_1_i_i_reg_344;
  wire ap_reg_pp0_iter22_tmp_i_i_reg_348;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ;
  wire \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  wire \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 ;
  wire \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 ;
  wire ap_rst_n;
  wire [8:1]\divisor_tmp_reg[0]_2 ;
  wire exitcond51_i_i_i_fu_211_p2_carry_i_1_n_0;
  wire exitcond51_i_i_i_fu_211_p2_carry_i_2_n_0;
  wire exitcond51_i_i_i_fu_211_p2_carry_i_3_n_0;
  wire exitcond51_i_i_i_fu_211_p2_carry_i_4_n_0;
  wire exitcond51_i_i_i_fu_211_p2_carry_n_1;
  wire exitcond51_i_i_i_fu_211_p2_carry_n_2;
  wire exitcond51_i_i_i_fu_211_p2_carry_n_3;
  wire exitcond_i_i_i_fu_226_p2_carry_i_1_n_0;
  wire exitcond_i_i_i_fu_226_p2_carry_i_2_n_0;
  wire exitcond_i_i_i_fu_226_p2_carry_i_3_n_0;
  wire exitcond_i_i_i_fu_226_p2_carry_i_4_n_0;
  wire exitcond_i_i_i_fu_226_p2_carry_n_1;
  wire exitcond_i_i_i_fu_226_p2_carry_n_2;
  wire exitcond_i_i_i_fu_226_p2_carry_n_3;
  wire \exitcond_i_i_i_reg_318_reg_n_0_[0] ;
  wire [7:0]extLd_reg_299_reg__0;
  wire hls_contrast_strefYi_U47_n_0;
  wire [10:0]i_V_fu_216_p2;
  wire [10:0]i_V_reg_313;
  wire \i_V_reg_313[10]_i_2_n_0 ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire [11:0]\int_height_reg[11] ;
  wire [7:0]\int_max_reg[7] ;
  wire [3:0]\int_max_reg[7]_0 ;
  wire [7:0]\int_min_reg[7] ;
  wire [11:0]\int_width_reg[11] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [10:0]j_V_fu_231_p2;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_2;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[0]_3 ;
  wire \mOutPtr_reg[0]_4 ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [7:0]max_read_reg_279;
  wire [7:0]min_read_reg_284;
  wire [7:0]out;
  wire [8:1]p_0_in;
  wire [11:0]p_cols_assign_cast_lo_reg_294;
  wire [11:0]p_rows_assign_cast_lo_reg_289;
  wire [7:0]quot;
  wire start_for_Loop_loop_height_pro_U0_full_n;
  wire start_once_reg_reg;
  wire t_V_2_reg_162;
  wire t_V_2_reg_1620;
  wire \t_V_2_reg_162[10]_i_4_n_0 ;
  wire [10:0]t_V_2_reg_162_reg__0;
  wire t_V_reg_151;
  wire \t_V_reg_151_reg_n_0_[0] ;
  wire \t_V_reg_151_reg_n_0_[10] ;
  wire \t_V_reg_151_reg_n_0_[1] ;
  wire \t_V_reg_151_reg_n_0_[2] ;
  wire \t_V_reg_151_reg_n_0_[3] ;
  wire \t_V_reg_151_reg_n_0_[4] ;
  wire \t_V_reg_151_reg_n_0_[5] ;
  wire \t_V_reg_151_reg_n_0_[6] ;
  wire \t_V_reg_151_reg_n_0_[7] ;
  wire \t_V_reg_151_reg_n_0_[8] ;
  wire \t_V_reg_151_reg_n_0_[9] ;
  wire [16:0]tmp_10_i_i_fu_265_p2;
  wire tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3;
  wire tmp_10_i_i_fu_265_p2_carry__0_i_2_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__0_i_3_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__0_i_4_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__0_i_5_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__0_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__0_n_1;
  wire tmp_10_i_i_fu_265_p2_carry__0_n_2;
  wire tmp_10_i_i_fu_265_p2_carry__0_n_3;
  wire tmp_10_i_i_fu_265_p2_carry__1_i_2_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__1_i_3_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__1_i_4_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__1_i_5_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__1_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__1_n_1;
  wire tmp_10_i_i_fu_265_p2_carry__1_n_2;
  wire tmp_10_i_i_fu_265_p2_carry__1_n_3;
  wire tmp_10_i_i_fu_265_p2_carry__2_i_1_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__2_i_2_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__2_i_3_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__2_i_4_n_0;
  wire tmp_10_i_i_fu_265_p2_carry__2_n_1;
  wire tmp_10_i_i_fu_265_p2_carry__2_n_2;
  wire tmp_10_i_i_fu_265_p2_carry__2_n_3;
  wire tmp_10_i_i_fu_265_p2_carry_i_1_n_0;
  wire tmp_10_i_i_fu_265_p2_carry_i_2_n_0;
  wire tmp_10_i_i_fu_265_p2_carry_i_3_n_0;
  wire tmp_10_i_i_fu_265_p2_carry_i_4_n_0;
  wire tmp_10_i_i_fu_265_p2_carry_i_5_n_0;
  wire tmp_10_i_i_fu_265_p2_carry_n_0;
  wire tmp_10_i_i_fu_265_p2_carry_n_1;
  wire tmp_10_i_i_fu_265_p2_carry_n_2;
  wire tmp_10_i_i_fu_265_p2_carry_n_3;
  wire [16:0]tmp_10_i_i_reg_352;
  wire tmp_10_i_i_reg_3520;
  wire tmp_1_i_i_fu_237_p2;
  wire tmp_1_i_i_fu_237_p2_carry_i_1_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_2_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_3_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_4_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_5_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_6_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_7_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_i_8_n_0;
  wire tmp_1_i_i_fu_237_p2_carry_n_1;
  wire tmp_1_i_i_fu_237_p2_carry_n_2;
  wire tmp_1_i_i_fu_237_p2_carry_n_3;
  wire tmp_1_i_i_reg_344;
  wire \tmp_1_i_i_reg_344[0]_i_1_n_0 ;
  wire [7:0]tmp_8_reg_334;
  wire [8:0]tmp_8_tr_cast_i_i_ca_reg_304;
  wire [8:0]tmp_8_tr_i_i_fu_197_p2;
  wire tmp_8_tr_i_i_fu_197_p2_carry__0_n_0;
  wire tmp_8_tr_i_i_fu_197_p2_carry__0_n_1;
  wire tmp_8_tr_i_i_fu_197_p2_carry__0_n_2;
  wire tmp_8_tr_i_i_fu_197_p2_carry__0_n_3;
  wire tmp_8_tr_i_i_fu_197_p2_carry_n_0;
  wire tmp_8_tr_i_i_fu_197_p2_carry_n_1;
  wire tmp_8_tr_i_i_fu_197_p2_carry_n_2;
  wire tmp_8_tr_i_i_fu_197_p2_carry_n_3;
  wire [8:1]tmp_9_i_i_fu_248_p2;
  wire tmp_9_i_i_fu_248_p2_carry__0_i_1_n_0;
  wire tmp_9_i_i_fu_248_p2_carry__0_i_2_n_0;
  wire tmp_9_i_i_fu_248_p2_carry__0_i_3_n_0;
  wire tmp_9_i_i_fu_248_p2_carry__0_i_4_n_0;
  wire tmp_9_i_i_fu_248_p2_carry__0_n_0;
  wire tmp_9_i_i_fu_248_p2_carry__0_n_1;
  wire tmp_9_i_i_fu_248_p2_carry__0_n_2;
  wire tmp_9_i_i_fu_248_p2_carry__0_n_3;
  wire tmp_9_i_i_fu_248_p2_carry_i_1_n_0;
  wire tmp_9_i_i_fu_248_p2_carry_i_2_n_0;
  wire tmp_9_i_i_fu_248_p2_carry_i_3_n_0;
  wire tmp_9_i_i_fu_248_p2_carry_i_4_n_0;
  wire tmp_9_i_i_fu_248_p2_carry_n_0;
  wire tmp_9_i_i_fu_248_p2_carry_n_1;
  wire tmp_9_i_i_fu_248_p2_carry_n_2;
  wire tmp_9_i_i_fu_248_p2_carry_n_3;
  wire [7:0]tmp_9_reg_327;
  wire tmp_i_i_fu_241_p2;
  wire tmp_i_i_fu_241_p2_carry_i_1_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_2_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_3_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_4_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_5_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_6_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_7_n_0;
  wire tmp_i_i_fu_241_p2_carry_i_8_n_0;
  wire tmp_i_i_fu_241_p2_carry_n_1;
  wire tmp_i_i_fu_241_p2_carry_n_2;
  wire tmp_i_i_fu_241_p2_carry_n_3;
  wire tmp_i_i_reg_348;
  wire \tmp_i_i_reg_348[0]_i_1_n_0 ;
  wire [7:0]tmp_reg_339;
  wire \tmp_reg_339_reg[0]_0 ;
  wire \NLW_ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[0]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[1]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[2]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[3]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[4]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[5]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[6]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[7]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[0]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[1]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[2]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[3]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[4]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[5]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[6]_srl22_Q31_UNCONNECTED ;
  wire \NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[7]_srl22_Q31_UNCONNECTED ;
  wire [3:0]NLW_exitcond51_i_i_i_fu_211_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_exitcond_i_i_i_fu_226_p2_carry_O_UNCONNECTED;
  wire [3:1]NLW_tmp_10_i_i_fu_265_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_10_i_i_fu_265_p2_carry__0_i_1_O_UNCONNECTED;
  wire [3:3]NLW_tmp_10_i_i_fu_265_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_tmp_1_i_i_fu_237_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_tmp_8_tr_i_i_fu_197_p2_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_8_tr_i_i_fu_197_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_tmp_i_i_fu_241_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(img2_data_stream_2_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter24_reg_n_0),
        .I3(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(img2_data_stream_1_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter24_reg_n_0),
        .I3(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(img2_data_stream_0_s_full_n),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter24_reg_n_0),
        .I3(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[1][0] ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(CO),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state28),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(\ap_CS_fsm[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBF00BFBF)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter23),
        .I4(ap_enable_reg_pp0_iter24_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__2_n_0 ),
        .Q(ap_CS_fsm_state28),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(hls_contrast_strefYi_U47_n_0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(SS));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(SS));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter24_i_1
       (.I0(ap_enable_reg_pp0_iter23),
        .I1(ap_enable_reg_pp0_iter24_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(Q),
        .O(ap_enable_reg_pp0_iter24_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter24_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter24_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter2_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter10_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter9),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter10_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter10_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter10_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter9_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter10_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter11_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter10),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter11_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter11_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter11_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter10_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter11_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter12_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter12_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter12_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter12_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter11_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter12_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter13_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter12),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter13_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter13_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter13_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter12_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter13_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter14_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter14_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter14_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter14_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter13_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter14_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter15_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter15_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter15_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter15_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter14_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter15_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter16_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter16_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter16_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter16_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter15_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter16_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter17_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter17_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter17_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter17_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter16_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter17_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter18_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter18_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter18_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter18_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter17_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter18_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter19_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter18),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter19_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter19_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter19_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter18_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter19_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter20_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter19),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter20_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter20_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter20_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter19_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter20_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter21_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter20),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter21_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter21_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter21_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter20_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter21_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter22_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter21),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter22_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter22_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter22_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter21_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter22_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter23_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter22),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter23_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter23_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter23_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter22_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[0]_i_1 
       (.I0(quot[0]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[1]_i_1 
       (.I0(quot[1]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[2]_i_1 
       (.I0(quot[2]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[3]_i_1 
       (.I0(quot[3]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[4]_i_1 
       (.I0(quot[4]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[5]_i_1 
       (.I0(quot[5]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[6]_i_1 
       (.I0(quot[6]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter23),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hCCCCCCCA)) 
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_2 
       (.I0(quot[7]),
        .I1(ap_phi_reg_pp0_iter23_tmp_2_reg_173),
        .I2(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .I3(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .I4(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .O(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_2_n_0 ));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[0] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[1] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[1]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[2] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[2]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[3] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[3]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[4] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[4]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[5] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[5]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[6] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[6]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter24_tmp_2_reg_173[7]_i_2_n_0 ),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00040000)) 
    \ap_phi_reg_pp0_iter3_tmp_2_reg_173[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(tmp_1_i_i_fu_237_p2),
        .I4(tmp_i_i_fu_241_p2),
        .O(ap_phi_reg_pp0_iter3_tmp_2_reg_173));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter3_tmp_2_reg_173[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter3_tmp_2_reg_173[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_phi_reg_pp0_iter3_tmp_2_reg_173[7]_i_3 
       (.I0(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I1(tmp_1_i_i_fu_237_p2),
        .O(ap_phi_reg_pp0_iter3_tmp_2_reg_1733_out));
  FDRE \ap_phi_reg_pp0_iter3_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter3_tmp_2_reg_173[7]_i_2_n_0 ),
        .D(ap_phi_reg_pp0_iter3_tmp_2_reg_1733_out),
        .Q(\ap_phi_reg_pp0_iter3_tmp_2_reg_173_reg_n_0_[7] ),
        .R(ap_phi_reg_pp0_iter3_tmp_2_reg_173));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter4_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter4_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(\ap_phi_reg_pp0_iter3_tmp_2_reg_173_reg_n_0_[7] ),
        .Q(ap_phi_reg_pp0_iter4_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter5_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter5_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter5_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter5_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter4_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter5_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter6_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter6_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter6_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter6_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter5_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter6_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter7_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter7_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter7_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter7_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter6_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter7_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter8_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter7),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter8_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter8_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter8_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter7_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter8_tmp_2_reg_173),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter9_tmp_2_reg_173[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter8),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\ap_phi_reg_pp0_iter9_tmp_2_reg_173[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter9_tmp_2_reg_173_reg[7] 
       (.C(ap_clk),
        .CE(\ap_phi_reg_pp0_iter9_tmp_2_reg_173[7]_i_1_n_0 ),
        .D(ap_phi_reg_pp0_iter8_tmp_2_reg_173),
        .Q(ap_phi_reg_pp0_iter9_tmp_2_reg_173),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(hls_contrast_strefYi_U47_n_0),
        .D(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .Q(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20 " *) 
  SRLC32E \ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .Q(\ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19 " *) 
  SRLC32E \ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_1_i_i_reg_344),
        .Q(\ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter21_tmp_i_i_reg_348_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19 " *) 
  SRLC32E \ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_i_i_reg_348),
        .Q(\ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19_n_0 ),
        .Q31(\NLW_ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19_Q31_UNCONNECTED ));
  FDRE \ap_reg_pp0_iter22_exitcond_i_i_i_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter21_exitcond_i_i_i_reg_318_reg[0]_srl20_n_0 ),
        .Q(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter22_tmp_1_i_i_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter21_tmp_1_i_i_reg_344_reg[0]_srl19_n_0 ),
        .Q(ap_reg_pp0_iter22_tmp_1_i_i_reg_344),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter22_tmp_i_i_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(\ap_reg_pp0_iter21_tmp_i_i_reg_348_reg[0]_srl19_n_0 ),
        .Q(ap_reg_pp0_iter22_tmp_i_i_reg_348),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone6_in));
  FDRE \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .D(ap_reg_pp0_iter22_exitcond_i_i_i_reg_318),
        .Q(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[0]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[0]),
        .Q(D[0]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[0]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[1]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[1]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[1]),
        .Q(D[1]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[1]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[2]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[2]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[2]),
        .Q(D[2]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[2]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[3]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[3]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[3]),
        .Q(D[3]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[3]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[4]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[4]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[4]),
        .Q(D[4]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[4]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[5]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[5]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[5]),
        .Q(D[5]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[5]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[6]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[6]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[6]),
        .Q(D[6]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[6]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_8_reg_334_reg[7]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_8_reg_334_reg[7]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_8_reg_334[7]),
        .Q(D[7]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_8_reg_334_reg[7]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[0]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[0]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[1]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[1]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[1]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[2]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[2]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[2]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[3]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[3]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[3]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[4]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[4]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[4]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[5]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[5]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[5]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[6]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[6]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[6]_srl22_Q31_UNCONNECTED ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/ap_reg_pp0_iter23_tmp_reg_339_reg[7]_srl22 " *) 
  SRLC32E \ap_reg_pp0_iter23_tmp_reg_339_reg[7]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(ap_block_pp0_stage0_subdone6_in),
        .CLK(ap_clk),
        .D(tmp_reg_339[7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .Q31(\NLW_ap_reg_pp0_iter23_tmp_reg_339_reg[7]_srl22_Q31_UNCONNECTED ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_1 
       (.I0(\divisor_tmp_reg[0]_2 [7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_2 
       (.I0(\divisor_tmp_reg[0]_2 [6]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_3 
       (.I0(\divisor_tmp_reg[0]_2 [5]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__0_i_4 
       (.I0(\divisor_tmp_reg[0]_2 [4]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry__1_i_1 
       (.I0(\divisor_tmp_reg[0]_2 [8]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_1 
       (.I0(\divisor_tmp_reg[0]_2 [3]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_2 
       (.I0(\divisor_tmp_reg[0]_2 [2]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[0]_carry_i_3 
       (.I0(\divisor_tmp_reg[0]_2 [1]),
        .O(p_0_in[1]));
  CARRY4 exitcond51_i_i_i_fu_211_p2_carry
       (.CI(1'b0),
        .CO({CO,exitcond51_i_i_i_fu_211_p2_carry_n_1,exitcond51_i_i_i_fu_211_p2_carry_n_2,exitcond51_i_i_i_fu_211_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond51_i_i_i_fu_211_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond51_i_i_i_fu_211_p2_carry_i_1_n_0,exitcond51_i_i_i_fu_211_p2_carry_i_2_n_0,exitcond51_i_i_i_fu_211_p2_carry_i_3_n_0,exitcond51_i_i_i_fu_211_p2_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    exitcond51_i_i_i_fu_211_p2_carry_i_1
       (.I0(\t_V_reg_151_reg_n_0_[9] ),
        .I1(p_rows_assign_cast_lo_reg_289[9]),
        .I2(p_rows_assign_cast_lo_reg_289[11]),
        .I3(p_rows_assign_cast_lo_reg_289[10]),
        .I4(\t_V_reg_151_reg_n_0_[10] ),
        .O(exitcond51_i_i_i_fu_211_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond51_i_i_i_fu_211_p2_carry_i_2
       (.I0(\t_V_reg_151_reg_n_0_[6] ),
        .I1(p_rows_assign_cast_lo_reg_289[6]),
        .I2(p_rows_assign_cast_lo_reg_289[8]),
        .I3(\t_V_reg_151_reg_n_0_[8] ),
        .I4(p_rows_assign_cast_lo_reg_289[7]),
        .I5(\t_V_reg_151_reg_n_0_[7] ),
        .O(exitcond51_i_i_i_fu_211_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond51_i_i_i_fu_211_p2_carry_i_3
       (.I0(\t_V_reg_151_reg_n_0_[3] ),
        .I1(p_rows_assign_cast_lo_reg_289[3]),
        .I2(p_rows_assign_cast_lo_reg_289[5]),
        .I3(\t_V_reg_151_reg_n_0_[5] ),
        .I4(p_rows_assign_cast_lo_reg_289[4]),
        .I5(\t_V_reg_151_reg_n_0_[4] ),
        .O(exitcond51_i_i_i_fu_211_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond51_i_i_i_fu_211_p2_carry_i_4
       (.I0(\t_V_reg_151_reg_n_0_[0] ),
        .I1(p_rows_assign_cast_lo_reg_289[0]),
        .I2(p_rows_assign_cast_lo_reg_289[2]),
        .I3(\t_V_reg_151_reg_n_0_[2] ),
        .I4(p_rows_assign_cast_lo_reg_289[1]),
        .I5(\t_V_reg_151_reg_n_0_[1] ),
        .O(exitcond51_i_i_i_fu_211_p2_carry_i_4_n_0));
  CARRY4 exitcond_i_i_i_fu_226_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond_i_i_i_fu_226_p2_carry_n_1,exitcond_i_i_i_fu_226_p2_carry_n_2,exitcond_i_i_i_fu_226_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_i_i_fu_226_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_i_i_fu_226_p2_carry_i_1_n_0,exitcond_i_i_i_fu_226_p2_carry_i_2_n_0,exitcond_i_i_i_fu_226_p2_carry_i_3_n_0,exitcond_i_i_i_fu_226_p2_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    exitcond_i_i_i_fu_226_p2_carry_i_1
       (.I0(t_V_2_reg_162_reg__0[9]),
        .I1(p_cols_assign_cast_lo_reg_294[9]),
        .I2(p_cols_assign_cast_lo_reg_294[11]),
        .I3(p_cols_assign_cast_lo_reg_294[10]),
        .I4(t_V_2_reg_162_reg__0[10]),
        .O(exitcond_i_i_i_fu_226_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_i_fu_226_p2_carry_i_2
       (.I0(t_V_2_reg_162_reg__0[6]),
        .I1(p_cols_assign_cast_lo_reg_294[6]),
        .I2(p_cols_assign_cast_lo_reg_294[8]),
        .I3(t_V_2_reg_162_reg__0[8]),
        .I4(p_cols_assign_cast_lo_reg_294[7]),
        .I5(t_V_2_reg_162_reg__0[7]),
        .O(exitcond_i_i_i_fu_226_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_i_fu_226_p2_carry_i_3
       (.I0(t_V_2_reg_162_reg__0[3]),
        .I1(p_cols_assign_cast_lo_reg_294[3]),
        .I2(p_cols_assign_cast_lo_reg_294[5]),
        .I3(t_V_2_reg_162_reg__0[5]),
        .I4(p_cols_assign_cast_lo_reg_294[4]),
        .I5(t_V_2_reg_162_reg__0[4]),
        .O(exitcond_i_i_i_fu_226_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_i_i_fu_226_p2_carry_i_4
       (.I0(t_V_2_reg_162_reg__0[0]),
        .I1(p_cols_assign_cast_lo_reg_294[0]),
        .I2(p_cols_assign_cast_lo_reg_294[2]),
        .I3(t_V_2_reg_162_reg__0[2]),
        .I4(p_cols_assign_cast_lo_reg_294[1]),
        .I5(t_V_2_reg_162_reg__0[1]),
        .O(exitcond_i_i_i_fu_226_p2_carry_i_4_n_0));
  FDRE \exitcond_i_i_i_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(hls_contrast_strefYi_U47_n_0),
        .D(ap_condition_pp0_exit_iter0_state3),
        .Q(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \extLd_reg_299[7]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_NS_fsm3__1),
        .O(Loop_loop_height_pro_U0_tmp_3_cast_loc_read));
  FDRE \extLd_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[0]),
        .Q(extLd_reg_299_reg__0[0]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[1]),
        .Q(extLd_reg_299_reg__0[1]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[2]),
        .Q(extLd_reg_299_reg__0[2]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[3]),
        .Q(extLd_reg_299_reg__0[3]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[4]),
        .Q(extLd_reg_299_reg__0[4]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[5]),
        .Q(extLd_reg_299_reg__0[5]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[6]),
        .Q(extLd_reg_299_reg__0[6]),
        .R(1'b0));
  FDRE \extLd_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(out[7]),
        .Q(extLd_reg_299_reg__0[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strefYi hls_contrast_strefYi_U47
       (.Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_110011__0(ap_block_pp0_stage0_110011__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter2_reg_0),
        .ap_enable_reg_pp0_iter24_reg(ap_enable_reg_pp0_iter24_reg_n_0),
        .\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] (quot),
        .\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] (\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .\exitcond_i_i_i_reg_318_reg[0] (\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .\loop[0].divisor_tmp_reg[1][8] (\divisor_tmp_reg[0]_2 ),
        .\loop[0].remd_tmp_reg[1][1] (hls_contrast_strefYi_U47_n_0),
        .p_0_in(p_0_in),
        .\tmp_10_i_i_reg_352_reg[16] (tmp_10_i_i_reg_352),
        .\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] (tmp_8_tr_cast_i_i_ca_reg_304));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_313[0]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[0] ),
        .O(i_V_fu_216_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_313[10]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[8] ),
        .I1(\t_V_reg_151_reg_n_0_[6] ),
        .I2(\i_V_reg_313[10]_i_2_n_0 ),
        .I3(\t_V_reg_151_reg_n_0_[7] ),
        .I4(\t_V_reg_151_reg_n_0_[9] ),
        .I5(\t_V_reg_151_reg_n_0_[10] ),
        .O(i_V_fu_216_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_313[10]_i_2 
       (.I0(\t_V_reg_151_reg_n_0_[5] ),
        .I1(\t_V_reg_151_reg_n_0_[3] ),
        .I2(\t_V_reg_151_reg_n_0_[1] ),
        .I3(\t_V_reg_151_reg_n_0_[0] ),
        .I4(\t_V_reg_151_reg_n_0_[2] ),
        .I5(\t_V_reg_151_reg_n_0_[4] ),
        .O(\i_V_reg_313[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_313[1]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[0] ),
        .I1(\t_V_reg_151_reg_n_0_[1] ),
        .O(i_V_fu_216_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_313[2]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[0] ),
        .I1(\t_V_reg_151_reg_n_0_[1] ),
        .I2(\t_V_reg_151_reg_n_0_[2] ),
        .O(i_V_fu_216_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_313[3]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[1] ),
        .I1(\t_V_reg_151_reg_n_0_[0] ),
        .I2(\t_V_reg_151_reg_n_0_[2] ),
        .I3(\t_V_reg_151_reg_n_0_[3] ),
        .O(i_V_fu_216_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_313[4]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[2] ),
        .I1(\t_V_reg_151_reg_n_0_[0] ),
        .I2(\t_V_reg_151_reg_n_0_[1] ),
        .I3(\t_V_reg_151_reg_n_0_[3] ),
        .I4(\t_V_reg_151_reg_n_0_[4] ),
        .O(i_V_fu_216_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_313[5]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[3] ),
        .I1(\t_V_reg_151_reg_n_0_[1] ),
        .I2(\t_V_reg_151_reg_n_0_[0] ),
        .I3(\t_V_reg_151_reg_n_0_[2] ),
        .I4(\t_V_reg_151_reg_n_0_[4] ),
        .I5(\t_V_reg_151_reg_n_0_[5] ),
        .O(i_V_fu_216_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_313[6]_i_1 
       (.I0(\i_V_reg_313[10]_i_2_n_0 ),
        .I1(\t_V_reg_151_reg_n_0_[6] ),
        .O(i_V_fu_216_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_313[7]_i_1 
       (.I0(\i_V_reg_313[10]_i_2_n_0 ),
        .I1(\t_V_reg_151_reg_n_0_[6] ),
        .I2(\t_V_reg_151_reg_n_0_[7] ),
        .O(i_V_fu_216_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_313[8]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[6] ),
        .I1(\i_V_reg_313[10]_i_2_n_0 ),
        .I2(\t_V_reg_151_reg_n_0_[7] ),
        .I3(\t_V_reg_151_reg_n_0_[8] ),
        .O(i_V_fu_216_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_313[9]_i_1 
       (.I0(\t_V_reg_151_reg_n_0_[7] ),
        .I1(\i_V_reg_313[10]_i_2_n_0 ),
        .I2(\t_V_reg_151_reg_n_0_[6] ),
        .I3(\t_V_reg_151_reg_n_0_[8] ),
        .I4(\t_V_reg_151_reg_n_0_[9] ),
        .O(i_V_fu_216_p2[9]));
  FDRE \i_V_reg_313_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[0]),
        .Q(i_V_reg_313[0]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[10]),
        .Q(i_V_reg_313[10]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[1]),
        .Q(i_V_reg_313[1]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[2]),
        .Q(i_V_reg_313[2]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[3]),
        .Q(i_V_reg_313[3]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[4]),
        .Q(i_V_reg_313[4]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[5]),
        .Q(i_V_reg_313[5]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[6]),
        .Q(i_V_reg_313[6]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[7]),
        .Q(i_V_reg_313[7]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[8]),
        .Q(i_V_reg_313[8]),
        .R(1'b0));
  FDRE \i_V_reg_313_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(i_V_fu_216_p2[9]),
        .Q(i_V_reg_313[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    internal_empty_n_i_2__1
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I2(hls_contrast_strefYi_U47_n_0),
        .O(Loop_loop_height_pro_U0_img1_data_stream_2_V_read));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    internal_full_n_i_2__15
       (.I0(img1_data_stream_2_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(hls_contrast_strefYi_U47_n_0),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 ),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    internal_full_n_i_2__16
       (.I0(img1_data_stream_1_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(hls_contrast_strefYi_U47_n_0),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 ),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h0000F7FF)) 
    internal_full_n_i_2__17
       (.I0(img1_data_stream_0_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(hls_contrast_strefYi_U47_n_0),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    internal_full_n_i_3
       (.I0(hls_contrast_strefYi_U47_n_0),
        .I1(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(img1_data_stream_2_s_empty_n),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    internal_full_n_i_3__0
       (.I0(hls_contrast_strefYi_U47_n_0),
        .I1(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(img1_data_stream_1_s_empty_n),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 ),
        .O(mOutPtr110_out_0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    internal_full_n_i_3__1
       (.I0(hls_contrast_strefYi_U47_n_0),
        .I1(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(img1_data_stream_0_s_empty_n),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .O(mOutPtr110_out_1));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \mOutPtr[0]_i_1__6 
       (.I0(img1_data_stream_0_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(hls_contrast_strefYi_U47_n_0),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(\mOutPtr_reg[0] ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \mOutPtr[0]_i_1__7 
       (.I0(img1_data_stream_1_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(hls_contrast_strefYi_U47_n_0),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_3 ),
        .O(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \mOutPtr[0]_i_1__8 
       (.I0(img1_data_stream_2_s_empty_n),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(hls_contrast_strefYi_U47_n_0),
        .I4(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_4 ),
        .O(\mOutPtr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter24_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img2_data_stream_0_s_full_n),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter24_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img2_data_stream_1_s_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter24_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(img2_data_stream_2_s_full_n),
        .O(\mOutPtr_reg[1]_1 ));
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2 
       (.I0(Q),
        .I1(CO),
        .I2(Loop_loop_height_pro_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Loop_loop_height_pro_U0_full_n),
        .O(mOutPtr110_out_2));
  FDRE \max_read_reg_279_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [0]),
        .Q(max_read_reg_279[0]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [1]),
        .Q(max_read_reg_279[1]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [2]),
        .Q(max_read_reg_279[2]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [3]),
        .Q(max_read_reg_279[3]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [4]),
        .Q(max_read_reg_279[4]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [5]),
        .Q(max_read_reg_279[5]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [6]),
        .Q(max_read_reg_279[6]),
        .R(1'b0));
  FDRE \max_read_reg_279_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_max_reg[7] [7]),
        .Q(max_read_reg_279[7]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [0]),
        .Q(min_read_reg_284[0]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [1]),
        .Q(min_read_reg_284[1]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [2]),
        .Q(min_read_reg_284[2]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [3]),
        .Q(min_read_reg_284[3]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [4]),
        .Q(min_read_reg_284[4]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [5]),
        .Q(min_read_reg_284[5]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [6]),
        .Q(min_read_reg_284[6]),
        .R(1'b0));
  FDRE \min_read_reg_284_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_min_reg[7] [7]),
        .Q(min_read_reg_284[7]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [0]),
        .Q(p_cols_assign_cast_lo_reg_294[0]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [10]),
        .Q(p_cols_assign_cast_lo_reg_294[10]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [11]),
        .Q(p_cols_assign_cast_lo_reg_294[11]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [1]),
        .Q(p_cols_assign_cast_lo_reg_294[1]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [2]),
        .Q(p_cols_assign_cast_lo_reg_294[2]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [3]),
        .Q(p_cols_assign_cast_lo_reg_294[3]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [4]),
        .Q(p_cols_assign_cast_lo_reg_294[4]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [5]),
        .Q(p_cols_assign_cast_lo_reg_294[5]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [6]),
        .Q(p_cols_assign_cast_lo_reg_294[6]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [7]),
        .Q(p_cols_assign_cast_lo_reg_294[7]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [8]),
        .Q(p_cols_assign_cast_lo_reg_294[8]),
        .R(1'b0));
  FDRE \p_cols_assign_cast_lo_reg_294_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_width_reg[11] [9]),
        .Q(p_cols_assign_cast_lo_reg_294[9]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [0]),
        .Q(p_rows_assign_cast_lo_reg_289[0]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[10] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [10]),
        .Q(p_rows_assign_cast_lo_reg_289[10]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[11] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [11]),
        .Q(p_rows_assign_cast_lo_reg_289[11]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [1]),
        .Q(p_rows_assign_cast_lo_reg_289[1]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [2]),
        .Q(p_rows_assign_cast_lo_reg_289[2]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [3]),
        .Q(p_rows_assign_cast_lo_reg_289[3]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [4]),
        .Q(p_rows_assign_cast_lo_reg_289[4]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [5]),
        .Q(p_rows_assign_cast_lo_reg_289[5]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [6]),
        .Q(p_rows_assign_cast_lo_reg_289[6]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [7]),
        .Q(p_rows_assign_cast_lo_reg_289[7]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [8]),
        .Q(p_rows_assign_cast_lo_reg_289[8]),
        .R(1'b0));
  FDRE \p_rows_assign_cast_lo_reg_289_reg[9] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(\int_height_reg[11] [9]),
        .Q(p_rows_assign_cast_lo_reg_289[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_2_reg_162[0]_i_1 
       (.I0(t_V_2_reg_162_reg__0[0]),
        .O(j_V_fu_231_p2[0]));
  LUT5 #(
    .INIT(32'h44044444)) 
    \t_V_2_reg_162[10]_i_1 
       (.I0(CO),
        .I1(Q),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(hls_contrast_strefYi_U47_n_0),
        .O(t_V_2_reg_162));
  LUT3 #(
    .INIT(8'h20)) 
    \t_V_2_reg_162[10]_i_2 
       (.I0(hls_contrast_strefYi_U47_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(t_V_2_reg_1620));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_2_reg_162[10]_i_3 
       (.I0(t_V_2_reg_162_reg__0[8]),
        .I1(t_V_2_reg_162_reg__0[6]),
        .I2(\t_V_2_reg_162[10]_i_4_n_0 ),
        .I3(t_V_2_reg_162_reg__0[7]),
        .I4(t_V_2_reg_162_reg__0[9]),
        .I5(t_V_2_reg_162_reg__0[10]),
        .O(j_V_fu_231_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_2_reg_162[10]_i_4 
       (.I0(t_V_2_reg_162_reg__0[5]),
        .I1(t_V_2_reg_162_reg__0[3]),
        .I2(t_V_2_reg_162_reg__0[1]),
        .I3(t_V_2_reg_162_reg__0[0]),
        .I4(t_V_2_reg_162_reg__0[2]),
        .I5(t_V_2_reg_162_reg__0[4]),
        .O(\t_V_2_reg_162[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_162[1]_i_1 
       (.I0(t_V_2_reg_162_reg__0[0]),
        .I1(t_V_2_reg_162_reg__0[1]),
        .O(j_V_fu_231_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_2_reg_162[2]_i_1 
       (.I0(t_V_2_reg_162_reg__0[0]),
        .I1(t_V_2_reg_162_reg__0[1]),
        .I2(t_V_2_reg_162_reg__0[2]),
        .O(j_V_fu_231_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_2_reg_162[3]_i_1 
       (.I0(t_V_2_reg_162_reg__0[1]),
        .I1(t_V_2_reg_162_reg__0[0]),
        .I2(t_V_2_reg_162_reg__0[2]),
        .I3(t_V_2_reg_162_reg__0[3]),
        .O(j_V_fu_231_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_2_reg_162[4]_i_1 
       (.I0(t_V_2_reg_162_reg__0[2]),
        .I1(t_V_2_reg_162_reg__0[0]),
        .I2(t_V_2_reg_162_reg__0[1]),
        .I3(t_V_2_reg_162_reg__0[3]),
        .I4(t_V_2_reg_162_reg__0[4]),
        .O(j_V_fu_231_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_2_reg_162[5]_i_1 
       (.I0(t_V_2_reg_162_reg__0[3]),
        .I1(t_V_2_reg_162_reg__0[1]),
        .I2(t_V_2_reg_162_reg__0[0]),
        .I3(t_V_2_reg_162_reg__0[2]),
        .I4(t_V_2_reg_162_reg__0[4]),
        .I5(t_V_2_reg_162_reg__0[5]),
        .O(j_V_fu_231_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_2_reg_162[6]_i_1 
       (.I0(\t_V_2_reg_162[10]_i_4_n_0 ),
        .I1(t_V_2_reg_162_reg__0[6]),
        .O(j_V_fu_231_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_2_reg_162[7]_i_1 
       (.I0(\t_V_2_reg_162[10]_i_4_n_0 ),
        .I1(t_V_2_reg_162_reg__0[6]),
        .I2(t_V_2_reg_162_reg__0[7]),
        .O(j_V_fu_231_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_2_reg_162[8]_i_1 
       (.I0(t_V_2_reg_162_reg__0[6]),
        .I1(\t_V_2_reg_162[10]_i_4_n_0 ),
        .I2(t_V_2_reg_162_reg__0[7]),
        .I3(t_V_2_reg_162_reg__0[8]),
        .O(j_V_fu_231_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_2_reg_162[9]_i_1 
       (.I0(t_V_2_reg_162_reg__0[7]),
        .I1(\t_V_2_reg_162[10]_i_4_n_0 ),
        .I2(t_V_2_reg_162_reg__0[6]),
        .I3(t_V_2_reg_162_reg__0[8]),
        .I4(t_V_2_reg_162_reg__0[9]),
        .O(j_V_fu_231_p2[9]));
  FDRE \t_V_2_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[0]),
        .Q(t_V_2_reg_162_reg__0[0]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[10]),
        .Q(t_V_2_reg_162_reg__0[10]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[1]),
        .Q(t_V_2_reg_162_reg__0[1]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[2]),
        .Q(t_V_2_reg_162_reg__0[2]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[3]),
        .Q(t_V_2_reg_162_reg__0[3]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[4]),
        .Q(t_V_2_reg_162_reg__0[4]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[5]),
        .Q(t_V_2_reg_162_reg__0[5]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[6]),
        .Q(t_V_2_reg_162_reg__0[6]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[7]),
        .Q(t_V_2_reg_162_reg__0[7]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[8]),
        .Q(t_V_2_reg_162_reg__0[8]),
        .R(t_V_2_reg_162));
  FDRE \t_V_2_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_1620),
        .D(j_V_fu_231_p2[9]),
        .Q(t_V_2_reg_162_reg__0[9]),
        .R(t_V_2_reg_162));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_151[10]_i_1 
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(ap_CS_fsm_state28),
        .O(t_V_reg_151));
  FDRE \t_V_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[0]),
        .Q(\t_V_reg_151_reg_n_0_[0] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[10]),
        .Q(\t_V_reg_151_reg_n_0_[10] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[1]),
        .Q(\t_V_reg_151_reg_n_0_[1] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[2]),
        .Q(\t_V_reg_151_reg_n_0_[2] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[3]),
        .Q(\t_V_reg_151_reg_n_0_[3] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[4]),
        .Q(\t_V_reg_151_reg_n_0_[4] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[5]),
        .Q(\t_V_reg_151_reg_n_0_[5] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[6]),
        .Q(\t_V_reg_151_reg_n_0_[6] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[7]),
        .Q(\t_V_reg_151_reg_n_0_[7] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[8]),
        .Q(\t_V_reg_151_reg_n_0_[8] ),
        .R(t_V_reg_151));
  FDRE \t_V_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state28),
        .D(i_V_reg_313[9]),
        .Q(\t_V_reg_151_reg_n_0_[9] ),
        .R(t_V_reg_151));
  CARRY4 tmp_10_i_i_fu_265_p2_carry
       (.CI(1'b0),
        .CO({tmp_10_i_i_fu_265_p2_carry_n_0,tmp_10_i_i_fu_265_p2_carry_n_1,tmp_10_i_i_fu_265_p2_carry_n_2,tmp_10_i_i_fu_265_p2_carry_n_3}),
        .CYINIT(tmp_10_i_i_fu_265_p2_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_10_i_i_fu_265_p2[4:1]),
        .S({tmp_10_i_i_fu_265_p2_carry_i_2_n_0,tmp_10_i_i_fu_265_p2_carry_i_3_n_0,tmp_10_i_i_fu_265_p2_carry_i_4_n_0,tmp_10_i_i_fu_265_p2_carry_i_5_n_0}));
  CARRY4 tmp_10_i_i_fu_265_p2_carry__0
       (.CI(tmp_10_i_i_fu_265_p2_carry_n_0),
        .CO({tmp_10_i_i_fu_265_p2_carry__0_n_0,tmp_10_i_i_fu_265_p2_carry__0_n_1,tmp_10_i_i_fu_265_p2_carry__0_n_2,tmp_10_i_i_fu_265_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3,1'b0,1'b0,1'b0}),
        .O(tmp_10_i_i_fu_265_p2[8:5]),
        .S({tmp_10_i_i_fu_265_p2_carry__0_i_2_n_0,tmp_10_i_i_fu_265_p2_carry__0_i_3_n_0,tmp_10_i_i_fu_265_p2_carry__0_i_4_n_0,tmp_10_i_i_fu_265_p2_carry__0_i_5_n_0}));
  CARRY4 tmp_10_i_i_fu_265_p2_carry__0_i_1
       (.CI(tmp_9_i_i_fu_248_p2_carry__0_n_0),
        .CO({NLW_tmp_10_i_i_fu_265_p2_carry__0_i_1_CO_UNCONNECTED[3:1],tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_tmp_10_i_i_fu_265_p2_carry__0_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_i_i_fu_265_p2_carry__0_i_2
       (.I0(tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3),
        .I1(tmp_10_i_i_fu_265_p2[0]),
        .O(tmp_10_i_i_fu_265_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry__0_i_3
       (.I0(tmp_9_i_i_fu_248_p2[7]),
        .O(tmp_10_i_i_fu_265_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry__0_i_4
       (.I0(tmp_9_i_i_fu_248_p2[6]),
        .O(tmp_10_i_i_fu_265_p2_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry__0_i_5
       (.I0(tmp_9_i_i_fu_248_p2[5]),
        .O(tmp_10_i_i_fu_265_p2_carry__0_i_5_n_0));
  CARRY4 tmp_10_i_i_fu_265_p2_carry__1
       (.CI(tmp_10_i_i_fu_265_p2_carry__0_n_0),
        .CO({tmp_10_i_i_fu_265_p2_carry__1_n_0,tmp_10_i_i_fu_265_p2_carry__1_n_1,tmp_10_i_i_fu_265_p2_carry__1_n_2,tmp_10_i_i_fu_265_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_9_i_i_fu_248_p2[3:1],tmp_9_i_i_fu_248_p2[8]}),
        .O(tmp_10_i_i_fu_265_p2[12:9]),
        .S({tmp_10_i_i_fu_265_p2_carry__1_i_2_n_0,tmp_10_i_i_fu_265_p2_carry__1_i_3_n_0,tmp_10_i_i_fu_265_p2_carry__1_i_4_n_0,tmp_10_i_i_fu_265_p2_carry__1_i_5_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry__1_i_1
       (.I0(tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3),
        .O(tmp_9_i_i_fu_248_p2[8]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_10_i_i_fu_265_p2_carry__1_i_2
       (.I0(tmp_9_i_i_fu_248_p2[3]),
        .I1(tmp_9_i_i_fu_248_p2[4]),
        .O(tmp_10_i_i_fu_265_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_10_i_i_fu_265_p2_carry__1_i_3
       (.I0(tmp_9_i_i_fu_248_p2[2]),
        .I1(tmp_9_i_i_fu_248_p2[3]),
        .O(tmp_10_i_i_fu_265_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_10_i_i_fu_265_p2_carry__1_i_4
       (.I0(tmp_9_i_i_fu_248_p2[1]),
        .I1(tmp_9_i_i_fu_248_p2[2]),
        .O(tmp_10_i_i_fu_265_p2_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_i_i_fu_265_p2_carry__1_i_5
       (.I0(tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3),
        .I1(tmp_9_i_i_fu_248_p2[1]),
        .O(tmp_10_i_i_fu_265_p2_carry__1_i_5_n_0));
  CARRY4 tmp_10_i_i_fu_265_p2_carry__2
       (.CI(tmp_10_i_i_fu_265_p2_carry__1_n_0),
        .CO({NLW_tmp_10_i_i_fu_265_p2_carry__2_CO_UNCONNECTED[3],tmp_10_i_i_fu_265_p2_carry__2_n_1,tmp_10_i_i_fu_265_p2_carry__2_n_2,tmp_10_i_i_fu_265_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_9_i_i_fu_248_p2[6:4]}),
        .O(tmp_10_i_i_fu_265_p2[16:13]),
        .S({tmp_10_i_i_fu_265_p2_carry__2_i_1_n_0,tmp_10_i_i_fu_265_p2_carry__2_i_2_n_0,tmp_10_i_i_fu_265_p2_carry__2_i_3_n_0,tmp_10_i_i_fu_265_p2_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_10_i_i_fu_265_p2_carry__2_i_1
       (.I0(tmp_9_i_i_fu_248_p2[7]),
        .I1(tmp_10_i_i_fu_265_p2_carry__0_i_1_n_3),
        .O(tmp_10_i_i_fu_265_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_10_i_i_fu_265_p2_carry__2_i_2
       (.I0(tmp_9_i_i_fu_248_p2[6]),
        .I1(tmp_9_i_i_fu_248_p2[7]),
        .O(tmp_10_i_i_fu_265_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_10_i_i_fu_265_p2_carry__2_i_3
       (.I0(tmp_9_i_i_fu_248_p2[5]),
        .I1(tmp_9_i_i_fu_248_p2[6]),
        .O(tmp_10_i_i_fu_265_p2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_10_i_i_fu_265_p2_carry__2_i_4
       (.I0(tmp_9_i_i_fu_248_p2[4]),
        .I1(tmp_9_i_i_fu_248_p2[5]),
        .O(tmp_10_i_i_fu_265_p2_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry_i_1
       (.I0(tmp_10_i_i_fu_265_p2[0]),
        .O(tmp_10_i_i_fu_265_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry_i_2
       (.I0(tmp_9_i_i_fu_248_p2[4]),
        .O(tmp_10_i_i_fu_265_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry_i_3
       (.I0(tmp_9_i_i_fu_248_p2[3]),
        .O(tmp_10_i_i_fu_265_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry_i_4
       (.I0(tmp_9_i_i_fu_248_p2[2]),
        .O(tmp_10_i_i_fu_265_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_10_i_i_fu_265_p2_carry_i_5
       (.I0(tmp_9_i_i_fu_248_p2[1]),
        .O(tmp_10_i_i_fu_265_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_10_i_i_reg_352[16]_i_1 
       (.I0(tmp_1_i_i_fu_237_p2),
        .I1(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I2(tmp_i_i_fu_241_p2),
        .I3(ap_block_pp0_stage0_subdone),
        .O(tmp_10_i_i_reg_3520));
  LUT6 #(
    .INIT(64'hFFFFFFFF070F0000)) 
    \tmp_10_i_i_reg_352[16]_i_2 
       (.I0(img1_data_stream_2_s_empty_n),
        .I1(img1_data_stream_1_s_empty_n),
        .I2(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(img1_data_stream_0_s_empty_n),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(ap_block_pp0_stage0_110011__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \tmp_10_i_i_reg_352_reg[0] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[0]),
        .Q(tmp_10_i_i_reg_352[0]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[10] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[10]),
        .Q(tmp_10_i_i_reg_352[10]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[11] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[11]),
        .Q(tmp_10_i_i_reg_352[11]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[12] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[12]),
        .Q(tmp_10_i_i_reg_352[12]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[13] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[13]),
        .Q(tmp_10_i_i_reg_352[13]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[14] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[14]),
        .Q(tmp_10_i_i_reg_352[14]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[15] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[15]),
        .Q(tmp_10_i_i_reg_352[15]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[16] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[16]),
        .Q(tmp_10_i_i_reg_352[16]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[1] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[1]),
        .Q(tmp_10_i_i_reg_352[1]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[2] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[2]),
        .Q(tmp_10_i_i_reg_352[2]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[3] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[3]),
        .Q(tmp_10_i_i_reg_352[3]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[4] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[4]),
        .Q(tmp_10_i_i_reg_352[4]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[5] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[5]),
        .Q(tmp_10_i_i_reg_352[5]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[6] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[6]),
        .Q(tmp_10_i_i_reg_352[6]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[7] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[7]),
        .Q(tmp_10_i_i_reg_352[7]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[8] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[8]),
        .Q(tmp_10_i_i_reg_352[8]),
        .R(1'b0));
  FDRE \tmp_10_i_i_reg_352_reg[9] 
       (.C(ap_clk),
        .CE(tmp_10_i_i_reg_3520),
        .D(tmp_10_i_i_fu_265_p2[9]),
        .Q(tmp_10_i_i_reg_352[9]),
        .R(1'b0));
  CARRY4 tmp_1_i_i_fu_237_p2_carry
       (.CI(1'b0),
        .CO({tmp_1_i_i_fu_237_p2,tmp_1_i_i_fu_237_p2_carry_n_1,tmp_1_i_i_fu_237_p2_carry_n_2,tmp_1_i_i_fu_237_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_1_i_i_fu_237_p2_carry_i_1_n_0,tmp_1_i_i_fu_237_p2_carry_i_2_n_0,tmp_1_i_i_fu_237_p2_carry_i_3_n_0,tmp_1_i_i_fu_237_p2_carry_i_4_n_0}),
        .O(NLW_tmp_1_i_i_fu_237_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_1_i_i_fu_237_p2_carry_i_5_n_0,tmp_1_i_i_fu_237_p2_carry_i_6_n_0,tmp_1_i_i_fu_237_p2_carry_i_7_n_0,tmp_1_i_i_fu_237_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_i_i_fu_237_p2_carry_i_1
       (.I0(tmp_9_reg_327[6]),
        .I1(max_read_reg_279[6]),
        .I2(max_read_reg_279[7]),
        .I3(tmp_9_reg_327[7]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_i_i_fu_237_p2_carry_i_2
       (.I0(tmp_9_reg_327[4]),
        .I1(max_read_reg_279[4]),
        .I2(max_read_reg_279[5]),
        .I3(tmp_9_reg_327[5]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_i_i_fu_237_p2_carry_i_3
       (.I0(tmp_9_reg_327[2]),
        .I1(max_read_reg_279[2]),
        .I2(max_read_reg_279[3]),
        .I3(tmp_9_reg_327[3]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_1_i_i_fu_237_p2_carry_i_4
       (.I0(tmp_9_reg_327[0]),
        .I1(max_read_reg_279[0]),
        .I2(max_read_reg_279[1]),
        .I3(tmp_9_reg_327[1]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_i_i_fu_237_p2_carry_i_5
       (.I0(tmp_9_reg_327[6]),
        .I1(max_read_reg_279[6]),
        .I2(tmp_9_reg_327[7]),
        .I3(max_read_reg_279[7]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_i_i_fu_237_p2_carry_i_6
       (.I0(tmp_9_reg_327[4]),
        .I1(max_read_reg_279[4]),
        .I2(tmp_9_reg_327[5]),
        .I3(max_read_reg_279[5]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_i_i_fu_237_p2_carry_i_7
       (.I0(tmp_9_reg_327[2]),
        .I1(max_read_reg_279[2]),
        .I2(tmp_9_reg_327[3]),
        .I3(max_read_reg_279[3]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_1_i_i_fu_237_p2_carry_i_8
       (.I0(tmp_9_reg_327[0]),
        .I1(max_read_reg_279[0]),
        .I2(tmp_9_reg_327[1]),
        .I3(max_read_reg_279[1]),
        .O(tmp_1_i_i_fu_237_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'hFE02)) 
    \tmp_1_i_i_reg_344[0]_i_1 
       (.I0(tmp_1_i_i_fu_237_p2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(tmp_1_i_i_reg_344),
        .O(\tmp_1_i_i_reg_344[0]_i_1_n_0 ));
  FDRE \tmp_1_i_i_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_i_i_reg_344[0]_i_1_n_0 ),
        .Q(tmp_1_i_i_reg_344),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [0]),
        .Q(tmp_8_reg_334[0]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [1]),
        .Q(tmp_8_reg_334[1]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [2]),
        .Q(tmp_8_reg_334[2]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [3]),
        .Q(tmp_8_reg_334[3]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [4]),
        .Q(tmp_8_reg_334[4]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [5]),
        .Q(tmp_8_reg_334[5]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [6]),
        .Q(tmp_8_reg_334[6]),
        .R(1'b0));
  FDRE \tmp_8_reg_334_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_0 [7]),
        .Q(tmp_8_reg_334[7]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[0]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[0]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[1]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[1]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[2]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[2]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[3]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[3]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[4]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[4]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[5]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[5]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[6]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[6]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[7]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[7]),
        .R(1'b0));
  FDRE \tmp_8_tr_cast_i_i_ca_reg_304_reg[8] 
       (.C(ap_clk),
        .CE(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .D(tmp_8_tr_i_i_fu_197_p2[8]),
        .Q(tmp_8_tr_cast_i_i_ca_reg_304[8]),
        .R(1'b0));
  CARRY4 tmp_8_tr_i_i_fu_197_p2_carry
       (.CI(1'b0),
        .CO({tmp_8_tr_i_i_fu_197_p2_carry_n_0,tmp_8_tr_i_i_fu_197_p2_carry_n_1,tmp_8_tr_i_i_fu_197_p2_carry_n_2,tmp_8_tr_i_i_fu_197_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(\int_max_reg[7] [3:0]),
        .O(tmp_8_tr_i_i_fu_197_p2[3:0]),
        .S(S));
  CARRY4 tmp_8_tr_i_i_fu_197_p2_carry__0
       (.CI(tmp_8_tr_i_i_fu_197_p2_carry_n_0),
        .CO({tmp_8_tr_i_i_fu_197_p2_carry__0_n_0,tmp_8_tr_i_i_fu_197_p2_carry__0_n_1,tmp_8_tr_i_i_fu_197_p2_carry__0_n_2,tmp_8_tr_i_i_fu_197_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(\int_max_reg[7] [7:4]),
        .O(tmp_8_tr_i_i_fu_197_p2[7:4]),
        .S(\int_max_reg[7]_0 ));
  CARRY4 tmp_8_tr_i_i_fu_197_p2_carry__1
       (.CI(tmp_8_tr_i_i_fu_197_p2_carry__0_n_0),
        .CO(NLW_tmp_8_tr_i_i_fu_197_p2_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_tmp_8_tr_i_i_fu_197_p2_carry__1_O_UNCONNECTED[3:1],tmp_8_tr_i_i_fu_197_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_9_i_i_fu_248_p2_carry
       (.CI(1'b0),
        .CO({tmp_9_i_i_fu_248_p2_carry_n_0,tmp_9_i_i_fu_248_p2_carry_n_1,tmp_9_i_i_fu_248_p2_carry_n_2,tmp_9_i_i_fu_248_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI(tmp_9_reg_327[3:0]),
        .O({tmp_9_i_i_fu_248_p2[3:1],tmp_10_i_i_fu_265_p2[0]}),
        .S({tmp_9_i_i_fu_248_p2_carry_i_1_n_0,tmp_9_i_i_fu_248_p2_carry_i_2_n_0,tmp_9_i_i_fu_248_p2_carry_i_3_n_0,tmp_9_i_i_fu_248_p2_carry_i_4_n_0}));
  CARRY4 tmp_9_i_i_fu_248_p2_carry__0
       (.CI(tmp_9_i_i_fu_248_p2_carry_n_0),
        .CO({tmp_9_i_i_fu_248_p2_carry__0_n_0,tmp_9_i_i_fu_248_p2_carry__0_n_1,tmp_9_i_i_fu_248_p2_carry__0_n_2,tmp_9_i_i_fu_248_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(tmp_9_reg_327[7:4]),
        .O(tmp_9_i_i_fu_248_p2[7:4]),
        .S({tmp_9_i_i_fu_248_p2_carry__0_i_1_n_0,tmp_9_i_i_fu_248_p2_carry__0_i_2_n_0,tmp_9_i_i_fu_248_p2_carry__0_i_3_n_0,tmp_9_i_i_fu_248_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry__0_i_1
       (.I0(tmp_9_reg_327[7]),
        .I1(extLd_reg_299_reg__0[7]),
        .O(tmp_9_i_i_fu_248_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry__0_i_2
       (.I0(tmp_9_reg_327[6]),
        .I1(extLd_reg_299_reg__0[6]),
        .O(tmp_9_i_i_fu_248_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry__0_i_3
       (.I0(tmp_9_reg_327[5]),
        .I1(extLd_reg_299_reg__0[5]),
        .O(tmp_9_i_i_fu_248_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry__0_i_4
       (.I0(tmp_9_reg_327[4]),
        .I1(extLd_reg_299_reg__0[4]),
        .O(tmp_9_i_i_fu_248_p2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry_i_1
       (.I0(tmp_9_reg_327[3]),
        .I1(extLd_reg_299_reg__0[3]),
        .O(tmp_9_i_i_fu_248_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry_i_2
       (.I0(tmp_9_reg_327[2]),
        .I1(extLd_reg_299_reg__0[2]),
        .O(tmp_9_i_i_fu_248_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry_i_3
       (.I0(tmp_9_reg_327[1]),
        .I1(extLd_reg_299_reg__0[1]),
        .O(tmp_9_i_i_fu_248_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_9_i_i_fu_248_p2_carry_i_4
       (.I0(tmp_9_reg_327[0]),
        .I1(extLd_reg_299_reg__0[0]),
        .O(tmp_9_i_i_fu_248_p2_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_9_reg_327[7]_i_1 
       (.I0(hls_contrast_strefYi_U47_n_0),
        .I1(\exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .O(\tmp_reg_339_reg[0]_0 ));
  FDRE \tmp_9_reg_327_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [0]),
        .Q(tmp_9_reg_327[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [1]),
        .Q(tmp_9_reg_327[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [2]),
        .Q(tmp_9_reg_327[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [3]),
        .Q(tmp_9_reg_327[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [4]),
        .Q(tmp_9_reg_327[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [5]),
        .Q(tmp_9_reg_327[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [6]),
        .Q(tmp_9_reg_327[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_327_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7] [7]),
        .Q(tmp_9_reg_327[7]),
        .R(1'b0));
  CARRY4 tmp_i_i_fu_241_p2_carry
       (.CI(1'b0),
        .CO({tmp_i_i_fu_241_p2,tmp_i_i_fu_241_p2_carry_n_1,tmp_i_i_fu_241_p2_carry_n_2,tmp_i_i_fu_241_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_241_p2_carry_i_1_n_0,tmp_i_i_fu_241_p2_carry_i_2_n_0,tmp_i_i_fu_241_p2_carry_i_3_n_0,tmp_i_i_fu_241_p2_carry_i_4_n_0}),
        .O(NLW_tmp_i_i_fu_241_p2_carry_O_UNCONNECTED[3:0]),
        .S({tmp_i_i_fu_241_p2_carry_i_5_n_0,tmp_i_i_fu_241_p2_carry_i_6_n_0,tmp_i_i_fu_241_p2_carry_i_7_n_0,tmp_i_i_fu_241_p2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_241_p2_carry_i_1
       (.I0(min_read_reg_284[6]),
        .I1(tmp_9_reg_327[6]),
        .I2(tmp_9_reg_327[7]),
        .I3(min_read_reg_284[7]),
        .O(tmp_i_i_fu_241_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_241_p2_carry_i_2
       (.I0(min_read_reg_284[4]),
        .I1(tmp_9_reg_327[4]),
        .I2(tmp_9_reg_327[5]),
        .I3(min_read_reg_284[5]),
        .O(tmp_i_i_fu_241_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_241_p2_carry_i_3
       (.I0(min_read_reg_284[2]),
        .I1(tmp_9_reg_327[2]),
        .I2(tmp_9_reg_327[3]),
        .I3(min_read_reg_284[3]),
        .O(tmp_i_i_fu_241_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    tmp_i_i_fu_241_p2_carry_i_4
       (.I0(min_read_reg_284[0]),
        .I1(tmp_9_reg_327[0]),
        .I2(tmp_9_reg_327[1]),
        .I3(min_read_reg_284[1]),
        .O(tmp_i_i_fu_241_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_241_p2_carry_i_5
       (.I0(min_read_reg_284[6]),
        .I1(tmp_9_reg_327[6]),
        .I2(min_read_reg_284[7]),
        .I3(tmp_9_reg_327[7]),
        .O(tmp_i_i_fu_241_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_241_p2_carry_i_6
       (.I0(min_read_reg_284[4]),
        .I1(tmp_9_reg_327[4]),
        .I2(min_read_reg_284[5]),
        .I3(tmp_9_reg_327[5]),
        .O(tmp_i_i_fu_241_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_241_p2_carry_i_7
       (.I0(min_read_reg_284[2]),
        .I1(tmp_9_reg_327[2]),
        .I2(min_read_reg_284[3]),
        .I3(tmp_9_reg_327[3]),
        .O(tmp_i_i_fu_241_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    tmp_i_i_fu_241_p2_carry_i_8
       (.I0(min_read_reg_284[0]),
        .I1(tmp_9_reg_327[0]),
        .I2(min_read_reg_284[1]),
        .I3(tmp_9_reg_327[1]),
        .O(tmp_i_i_fu_241_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \tmp_i_i_reg_348[0]_i_1 
       (.I0(tmp_i_i_fu_241_p2),
        .I1(tmp_1_i_i_fu_237_p2),
        .I2(\ap_reg_pp0_iter1_exitcond_i_i_i_reg_318_reg_n_0_[0] ),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_i_i_reg_348),
        .O(\tmp_i_i_reg_348[0]_i_1_n_0 ));
  FDRE \tmp_i_i_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_i_reg_348[0]_i_1_n_0 ),
        .Q(tmp_i_i_reg_348),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [0]),
        .Q(tmp_reg_339[0]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [1]),
        .Q(tmp_reg_339[1]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [2]),
        .Q(tmp_reg_339[2]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [3]),
        .Q(tmp_reg_339[3]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [4]),
        .Q(tmp_reg_339[4]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [5]),
        .Q(tmp_reg_339[5]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [6]),
        .Q(tmp_reg_339[6]),
        .R(1'b0));
  FDRE \tmp_reg_339_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_339_reg[0]_0 ),
        .D(\SRL_SIG_reg[1][7]_1 [7]),
        .Q(tmp_reg_339[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo
   (stream_out_TVALID,
    mOutPtr110_out,
    Mat2AXIvideo_U0_img_cols_V_read,
    Q,
    Mat2AXIvideo_U0_ap_ready,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TDATA,
    SS,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_start,
    start_once_reg_reg,
    start_for_Mat2AXIvideo_U0_full_n,
    stream_out_TREADY,
    img3_rows_V_c_empty_n,
    img3_cols_V_c_empty_n,
    img3_data_stream_1_s_empty_n,
    img3_data_stream_2_s_empty_n,
    img3_data_stream_0_s_empty_n,
    out,
    \int_height_reg[11] ,
    D);
  output stream_out_TVALID;
  output mOutPtr110_out;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output [0:0]Q;
  output Mat2AXIvideo_U0_ap_ready;
  output Mat2AXIvideo_U0_img_data_stream_2_V_read;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [23:0]stream_out_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_start;
  input start_once_reg_reg;
  input start_for_Mat2AXIvideo_U0_full_n;
  input stream_out_TREADY;
  input img3_rows_V_c_empty_n;
  input img3_cols_V_c_empty_n;
  input img3_data_stream_1_s_empty_n;
  input img3_data_stream_2_s_empty_n;
  input img3_data_stream_0_s_empty_n;
  input [11:0]out;
  input [11:0]\int_height_reg[11] ;
  input [23:0]D;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_A;
  wire \AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ;
  wire [23:0]AXI_video_strm_V_data_V_1_payload_B;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state[1]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [23:0]D;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_110011__2;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_reg_pp0_iter1_exitcond_i_reg_280;
  wire \ap_reg_pp0_iter1_exitcond_i_reg_280[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire axi_last_V_fu_224_p2;
  wire axi_last_V_fu_224_p2_carry_i_1_n_0;
  wire axi_last_V_fu_224_p2_carry_i_2_n_0;
  wire axi_last_V_fu_224_p2_carry_i_3_n_0;
  wire axi_last_V_fu_224_p2_carry_i_4_n_0;
  wire axi_last_V_fu_224_p2_carry_n_1;
  wire axi_last_V_fu_224_p2_carry_n_2;
  wire axi_last_V_fu_224_p2_carry_n_3;
  wire axi_last_V_reg_289;
  wire \axi_last_V_reg_289[0]_i_1_n_0 ;
  wire exitcond1_i_fu_198_p2;
  wire \exitcond1_i_fu_198_p2_inferred__0/i__carry_n_1 ;
  wire \exitcond1_i_fu_198_p2_inferred__0/i__carry_n_2 ;
  wire \exitcond1_i_fu_198_p2_inferred__0/i__carry_n_3 ;
  wire exitcond_i_fu_213_p2_carry_i_1_n_0;
  wire exitcond_i_fu_213_p2_carry_i_2_n_0;
  wire exitcond_i_fu_213_p2_carry_i_3_n_0;
  wire exitcond_i_fu_213_p2_carry_i_4_n_0;
  wire exitcond_i_fu_213_p2_carry_n_1;
  wire exitcond_i_fu_213_p2_carry_n_2;
  wire exitcond_i_fu_213_p2_carry_n_3;
  wire \exitcond_i_reg_280[0]_i_1_n_0 ;
  wire \exitcond_i_reg_280_reg_n_0_[0] ;
  wire [10:0]i_V_fu_203_p2;
  wire [10:0]i_V_reg_275;
  wire i_V_reg_2750;
  wire \i_V_reg_275[10]_i_3_n_0 ;
  wire \i_V_reg_275[10]_i_4_n_0 ;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_2__0_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_4__0_n_0;
  wire img3_cols_V_c_empty_n;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_2_s_empty_n;
  wire img3_rows_V_c_empty_n;
  wire [11:0]\int_height_reg[11] ;
  wire [10:0]j_V_fu_218_p2;
  wire mOutPtr110_out;
  wire [11:0]out;
  wire [11:0]r_V_fu_183_p2;
  wire [11:0]r_V_reg_266;
  wire \r_V_reg_266[11]_i_2_n_0 ;
  wire \r_V_reg_266[11]_i_3_n_0 ;
  wire \r_V_reg_266[11]_i_4_n_0 ;
  wire \r_V_reg_266[4]_i_2_n_0 ;
  wire \r_V_reg_266[4]_i_3_n_0 ;
  wire \r_V_reg_266[4]_i_4_n_0 ;
  wire \r_V_reg_266[4]_i_5_n_0 ;
  wire \r_V_reg_266[8]_i_2_n_0 ;
  wire \r_V_reg_266[8]_i_3_n_0 ;
  wire \r_V_reg_266[8]_i_4_n_0 ;
  wire \r_V_reg_266[8]_i_5_n_0 ;
  wire \r_V_reg_266_reg[11]_i_1_n_2 ;
  wire \r_V_reg_266_reg[11]_i_1_n_3 ;
  wire \r_V_reg_266_reg[4]_i_1_n_0 ;
  wire \r_V_reg_266_reg[4]_i_1_n_1 ;
  wire \r_V_reg_266_reg[4]_i_1_n_2 ;
  wire \r_V_reg_266_reg[4]_i_1_n_3 ;
  wire \r_V_reg_266_reg[8]_i_1_n_0 ;
  wire \r_V_reg_266_reg[8]_i_1_n_1 ;
  wire \r_V_reg_266_reg[8]_i_1_n_2 ;
  wire \r_V_reg_266_reg[8]_i_1_n_3 ;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg_reg;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire t_V_1_reg_164;
  wire t_V_1_reg_1640;
  wire \t_V_1_reg_164[10]_i_4_n_0 ;
  wire [10:0]t_V_1_reg_164_reg__0;
  wire [10:0]t_V_reg_153;
  wire [11:0]tmp_1_reg_261;
  wire [11:0]tmp_reg_256;
  wire tmp_user_V_fu_90;
  wire \tmp_user_V_fu_90[0]_i_1_n_0 ;
  wire [3:0]NLW_axi_last_V_fu_224_p2_carry_O_UNCONNECTED;
  wire [3:0]\NLW_exitcond1_i_fu_198_p2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:0]NLW_exitcond_i_fu_213_p2_carry_O_UNCONNECTED;
  wire [3:2]\NLW_r_V_reg_266_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_V_reg_266_reg[11]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\AXI_video_strm_V_data_V_1_payload_A[23]_i_1_n_0 ),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_1_sel_wr),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[0]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[10]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[11]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[12]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[13]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[14]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[15]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[16]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[17]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[18]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[19]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[1]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[20]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[21]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[22]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[23]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[2]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[3]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[4]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[5]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[6]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[7]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[8]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_1_load_B),
        .D(D[9]),
        .Q(AXI_video_strm_V_data_V_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(stream_out_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .O(\AXI_video_strm_V_data_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(stream_out_TVALID),
        .I2(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_280_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Mat2AXIvideo_U0_img_data_stream_2_V_read));
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(stream_out_TVALID),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(\AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(stream_out_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(\AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(\AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_289),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_289),
        .I1(AXI_video_strm_V_last_V_1_sel_wr),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(stream_out_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_last_V_1_ack_in),
        .O(\AXI_video_strm_V_last_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(\AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[1]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_90),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_90),
        .I1(AXI_video_strm_V_user_V_1_sel_wr),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(stream_out_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(stream_out_TREADY),
        .I4(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hDFCF)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(stream_out_TREADY),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\AXI_video_strm_V_user_V_1_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[1]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Mat2AXIvideo_U0_img_cols_V_read),
        .I1(Q),
        .I2(i_V_reg_2750),
        .I3(exitcond1_i_fu_198_p2),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFFF222)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(i_V_reg_2750),
        .I2(Q),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(exitcond1_i_fu_198_p2),
        .I1(i_V_reg_2750),
        .I2(ap_CS_fsm_state2),
        .I3(\ap_CS_fsm[2]_i_2_n_0 ),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00000F08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_block_pp0_stage0_subdone),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0022002000200020)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'hFF04)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_reg_pp0_iter1_exitcond_i_reg_280),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_block_pp0_stage0_110011__2),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h1333333300000000)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(img3_data_stream_1_s_empty_n),
        .I1(\exitcond_i_reg_280_reg_n_0_[0] ),
        .I2(img3_data_stream_2_s_empty_n),
        .I3(AXI_video_strm_V_data_V_1_ack_in),
        .I4(img3_data_stream_0_s_empty_n),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(ap_block_pp0_stage0_110011__2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter0_i_2__1_n_0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(i_V_reg_2750),
        .I1(exitcond1_i_fu_198_p2),
        .O(ap_enable_reg_pp0_iter0_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(exitcond1_i_fu_198_p2),
        .I4(i_V_reg_2750),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \ap_reg_pp0_iter1_exitcond_i_reg_280[0]_i_1 
       (.I0(\exitcond_i_reg_280_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_reg_pp0_iter1_exitcond_i_reg_280),
        .O(\ap_reg_pp0_iter1_exitcond_i_reg_280[0]_i_1_n_0 ));
  FDRE \ap_reg_pp0_iter1_exitcond_i_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_reg_pp0_iter1_exitcond_i_reg_280[0]_i_1_n_0 ),
        .Q(ap_reg_pp0_iter1_exitcond_i_reg_280),
        .R(1'b0));
  CARRY4 axi_last_V_fu_224_p2_carry
       (.CI(1'b0),
        .CO({axi_last_V_fu_224_p2,axi_last_V_fu_224_p2_carry_n_1,axi_last_V_fu_224_p2_carry_n_2,axi_last_V_fu_224_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_axi_last_V_fu_224_p2_carry_O_UNCONNECTED[3:0]),
        .S({axi_last_V_fu_224_p2_carry_i_1_n_0,axi_last_V_fu_224_p2_carry_i_2_n_0,axi_last_V_fu_224_p2_carry_i_3_n_0,axi_last_V_fu_224_p2_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    axi_last_V_fu_224_p2_carry_i_1
       (.I0(t_V_1_reg_164_reg__0[9]),
        .I1(r_V_reg_266[9]),
        .I2(r_V_reg_266[11]),
        .I3(r_V_reg_266[10]),
        .I4(t_V_1_reg_164_reg__0[10]),
        .O(axi_last_V_fu_224_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_224_p2_carry_i_2
       (.I0(t_V_1_reg_164_reg__0[6]),
        .I1(r_V_reg_266[6]),
        .I2(r_V_reg_266[8]),
        .I3(t_V_1_reg_164_reg__0[8]),
        .I4(r_V_reg_266[7]),
        .I5(t_V_1_reg_164_reg__0[7]),
        .O(axi_last_V_fu_224_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_224_p2_carry_i_3
       (.I0(t_V_1_reg_164_reg__0[3]),
        .I1(r_V_reg_266[3]),
        .I2(r_V_reg_266[5]),
        .I3(t_V_1_reg_164_reg__0[5]),
        .I4(r_V_reg_266[4]),
        .I5(t_V_1_reg_164_reg__0[4]),
        .O(axi_last_V_fu_224_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    axi_last_V_fu_224_p2_carry_i_4
       (.I0(t_V_1_reg_164_reg__0[0]),
        .I1(r_V_reg_266[0]),
        .I2(r_V_reg_266[2]),
        .I3(t_V_1_reg_164_reg__0[2]),
        .I4(r_V_reg_266[1]),
        .I5(t_V_1_reg_164_reg__0[1]),
        .O(axi_last_V_fu_224_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \axi_last_V_reg_289[0]_i_1 
       (.I0(axi_last_V_fu_224_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(axi_last_V_reg_289),
        .O(\axi_last_V_reg_289[0]_i_1_n_0 ));
  FDRE \axi_last_V_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_289[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_289),
        .R(1'b0));
  CARRY4 \exitcond1_i_fu_198_p2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({exitcond1_i_fu_198_p2,\exitcond1_i_fu_198_p2_inferred__0/i__carry_n_1 ,\exitcond1_i_fu_198_p2_inferred__0/i__carry_n_2 ,\exitcond1_i_fu_198_p2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond1_i_fu_198_p2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_1__0_n_0,i__carry_i_2__0_n_0,i__carry_i_3__0_n_0,i__carry_i_4__0_n_0}));
  CARRY4 exitcond_i_fu_213_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,exitcond_i_fu_213_p2_carry_n_1,exitcond_i_fu_213_p2_carry_n_2,exitcond_i_fu_213_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_exitcond_i_fu_213_p2_carry_O_UNCONNECTED[3:0]),
        .S({exitcond_i_fu_213_p2_carry_i_1_n_0,exitcond_i_fu_213_p2_carry_i_2_n_0,exitcond_i_fu_213_p2_carry_i_3_n_0,exitcond_i_fu_213_p2_carry_i_4_n_0}));
  LUT5 #(
    .INIT(32'h09000009)) 
    exitcond_i_fu_213_p2_carry_i_1
       (.I0(t_V_1_reg_164_reg__0[9]),
        .I1(tmp_1_reg_261[9]),
        .I2(tmp_1_reg_261[11]),
        .I3(tmp_1_reg_261[10]),
        .I4(t_V_1_reg_164_reg__0[10]),
        .O(exitcond_i_fu_213_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_213_p2_carry_i_2
       (.I0(t_V_1_reg_164_reg__0[6]),
        .I1(tmp_1_reg_261[6]),
        .I2(tmp_1_reg_261[8]),
        .I3(t_V_1_reg_164_reg__0[8]),
        .I4(tmp_1_reg_261[7]),
        .I5(t_V_1_reg_164_reg__0[7]),
        .O(exitcond_i_fu_213_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_213_p2_carry_i_3
       (.I0(t_V_1_reg_164_reg__0[3]),
        .I1(tmp_1_reg_261[3]),
        .I2(tmp_1_reg_261[5]),
        .I3(t_V_1_reg_164_reg__0[5]),
        .I4(tmp_1_reg_261[4]),
        .I5(t_V_1_reg_164_reg__0[4]),
        .O(exitcond_i_fu_213_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    exitcond_i_fu_213_p2_carry_i_4
       (.I0(t_V_1_reg_164_reg__0[0]),
        .I1(tmp_1_reg_261[0]),
        .I2(tmp_1_reg_261[2]),
        .I3(t_V_1_reg_164_reg__0[2]),
        .I4(tmp_1_reg_261[1]),
        .I5(t_V_1_reg_164_reg__0[1]),
        .O(exitcond_i_fu_213_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_280[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_280_reg_n_0_[0] ),
        .O(\exitcond_i_reg_280[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_280[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_280_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_275[0]_i_1 
       (.I0(t_V_reg_153[0]),
        .O(i_V_fu_203_p2[0]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \i_V_reg_275[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\i_V_reg_275[10]_i_3_n_0 ),
        .I2(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I4(AXI_video_strm_V_data_V_1_ack_in),
        .O(i_V_reg_2750));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_275[10]_i_2 
       (.I0(t_V_reg_153[8]),
        .I1(t_V_reg_153[6]),
        .I2(\i_V_reg_275[10]_i_4_n_0 ),
        .I3(t_V_reg_153[7]),
        .I4(t_V_reg_153[9]),
        .I5(t_V_reg_153[10]),
        .O(i_V_fu_203_p2[10]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \i_V_reg_275[10]_i_3 
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(\i_V_reg_275[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_275[10]_i_4 
       (.I0(t_V_reg_153[5]),
        .I1(t_V_reg_153[3]),
        .I2(t_V_reg_153[1]),
        .I3(t_V_reg_153[0]),
        .I4(t_V_reg_153[2]),
        .I5(t_V_reg_153[4]),
        .O(\i_V_reg_275[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_275[1]_i_1 
       (.I0(t_V_reg_153[0]),
        .I1(t_V_reg_153[1]),
        .O(i_V_fu_203_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_275[2]_i_1 
       (.I0(t_V_reg_153[0]),
        .I1(t_V_reg_153[1]),
        .I2(t_V_reg_153[2]),
        .O(i_V_fu_203_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_275[3]_i_1 
       (.I0(t_V_reg_153[1]),
        .I1(t_V_reg_153[0]),
        .I2(t_V_reg_153[2]),
        .I3(t_V_reg_153[3]),
        .O(i_V_fu_203_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_275[4]_i_1 
       (.I0(t_V_reg_153[2]),
        .I1(t_V_reg_153[0]),
        .I2(t_V_reg_153[1]),
        .I3(t_V_reg_153[3]),
        .I4(t_V_reg_153[4]),
        .O(i_V_fu_203_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_275[5]_i_1 
       (.I0(t_V_reg_153[3]),
        .I1(t_V_reg_153[1]),
        .I2(t_V_reg_153[0]),
        .I3(t_V_reg_153[2]),
        .I4(t_V_reg_153[4]),
        .I5(t_V_reg_153[5]),
        .O(i_V_fu_203_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_275[6]_i_1 
       (.I0(\i_V_reg_275[10]_i_4_n_0 ),
        .I1(t_V_reg_153[6]),
        .O(i_V_fu_203_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_275[7]_i_1 
       (.I0(\i_V_reg_275[10]_i_4_n_0 ),
        .I1(t_V_reg_153[6]),
        .I2(t_V_reg_153[7]),
        .O(i_V_fu_203_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_275[8]_i_1 
       (.I0(t_V_reg_153[6]),
        .I1(\i_V_reg_275[10]_i_4_n_0 ),
        .I2(t_V_reg_153[7]),
        .I3(t_V_reg_153[8]),
        .O(i_V_fu_203_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_275[9]_i_1 
       (.I0(t_V_reg_153[7]),
        .I1(\i_V_reg_275[10]_i_4_n_0 ),
        .I2(t_V_reg_153[6]),
        .I3(t_V_reg_153[8]),
        .I4(t_V_reg_153[9]),
        .O(i_V_fu_203_p2[9]));
  FDRE \i_V_reg_275_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[0]),
        .Q(i_V_reg_275[0]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[10]),
        .Q(i_V_reg_275[10]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[1]),
        .Q(i_V_reg_275[1]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[2]),
        .Q(i_V_reg_275[2]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[3]),
        .Q(i_V_reg_275[3]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[4]),
        .Q(i_V_reg_275[4]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[5]),
        .Q(i_V_reg_275[5]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[6]),
        .Q(i_V_reg_275[6]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[7]),
        .Q(i_V_reg_275[7]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[8]),
        .Q(i_V_reg_275[8]),
        .R(1'b0));
  FDRE \i_V_reg_275_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_2750),
        .D(i_V_fu_203_p2[9]),
        .Q(i_V_reg_275[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h09000009)) 
    i__carry_i_1__0
       (.I0(t_V_reg_153[9]),
        .I1(tmp_reg_256[9]),
        .I2(tmp_reg_256[11]),
        .I3(tmp_reg_256[10]),
        .I4(t_V_reg_153[10]),
        .O(i__carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(t_V_reg_153[6]),
        .I1(tmp_reg_256[6]),
        .I2(tmp_reg_256[8]),
        .I3(t_V_reg_153[8]),
        .I4(tmp_reg_256[7]),
        .I5(t_V_reg_153[7]),
        .O(i__carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(t_V_reg_153[3]),
        .I1(tmp_reg_256[3]),
        .I2(tmp_reg_256[5]),
        .I3(t_V_reg_153[5]),
        .I4(tmp_reg_256[4]),
        .I5(t_V_reg_153[4]),
        .O(i__carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4__0
       (.I0(t_V_reg_153[0]),
        .I1(tmp_reg_256[0]),
        .I2(tmp_reg_256[2]),
        .I3(t_V_reg_153[2]),
        .I4(tmp_reg_256[1]),
        .I5(t_V_reg_153[1]),
        .O(i__carry_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[3]_i_3 
       (.I0(i_V_reg_2750),
        .I1(exitcond1_i_fu_198_p2),
        .O(Mat2AXIvideo_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_4 
       (.I0(exitcond1_i_fu_198_p2),
        .I1(i_V_reg_2750),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(start_once_reg_reg),
        .I4(start_for_Mat2AXIvideo_U0_full_n),
        .O(mOutPtr110_out));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[0]_i_1 
       (.I0(out[0]),
        .O(r_V_fu_183_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[11]_i_2 
       (.I0(out[11]),
        .O(\r_V_reg_266[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[11]_i_3 
       (.I0(out[10]),
        .O(\r_V_reg_266[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[11]_i_4 
       (.I0(out[9]),
        .O(\r_V_reg_266[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[4]_i_2 
       (.I0(out[4]),
        .O(\r_V_reg_266[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[4]_i_3 
       (.I0(out[3]),
        .O(\r_V_reg_266[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[4]_i_4 
       (.I0(out[2]),
        .O(\r_V_reg_266[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[4]_i_5 
       (.I0(out[1]),
        .O(\r_V_reg_266[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[8]_i_2 
       (.I0(out[8]),
        .O(\r_V_reg_266[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[8]_i_3 
       (.I0(out[7]),
        .O(\r_V_reg_266[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[8]_i_4 
       (.I0(out[6]),
        .O(\r_V_reg_266[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \r_V_reg_266[8]_i_5 
       (.I0(out[5]),
        .O(\r_V_reg_266[8]_i_5_n_0 ));
  FDRE \r_V_reg_266_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[0]),
        .Q(r_V_reg_266[0]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[10]),
        .Q(r_V_reg_266[10]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[11]),
        .Q(r_V_reg_266[11]),
        .R(1'b0));
  CARRY4 \r_V_reg_266_reg[11]_i_1 
       (.CI(\r_V_reg_266_reg[8]_i_1_n_0 ),
        .CO({\NLW_r_V_reg_266_reg[11]_i_1_CO_UNCONNECTED [3:2],\r_V_reg_266_reg[11]_i_1_n_2 ,\r_V_reg_266_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[10:9]}),
        .O({\NLW_r_V_reg_266_reg[11]_i_1_O_UNCONNECTED [3],r_V_fu_183_p2[11:9]}),
        .S({1'b0,\r_V_reg_266[11]_i_2_n_0 ,\r_V_reg_266[11]_i_3_n_0 ,\r_V_reg_266[11]_i_4_n_0 }));
  FDRE \r_V_reg_266_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[1]),
        .Q(r_V_reg_266[1]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[2]),
        .Q(r_V_reg_266[2]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[3]),
        .Q(r_V_reg_266[3]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[4]),
        .Q(r_V_reg_266[4]),
        .R(1'b0));
  CARRY4 \r_V_reg_266_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\r_V_reg_266_reg[4]_i_1_n_0 ,\r_V_reg_266_reg[4]_i_1_n_1 ,\r_V_reg_266_reg[4]_i_1_n_2 ,\r_V_reg_266_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(r_V_fu_183_p2[4:1]),
        .S({\r_V_reg_266[4]_i_2_n_0 ,\r_V_reg_266[4]_i_3_n_0 ,\r_V_reg_266[4]_i_4_n_0 ,\r_V_reg_266[4]_i_5_n_0 }));
  FDRE \r_V_reg_266_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[5]),
        .Q(r_V_reg_266[5]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[6]),
        .Q(r_V_reg_266[6]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[7]),
        .Q(r_V_reg_266[7]),
        .R(1'b0));
  FDRE \r_V_reg_266_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[8]),
        .Q(r_V_reg_266[8]),
        .R(1'b0));
  CARRY4 \r_V_reg_266_reg[8]_i_1 
       (.CI(\r_V_reg_266_reg[4]_i_1_n_0 ),
        .CO({\r_V_reg_266_reg[8]_i_1_n_0 ,\r_V_reg_266_reg[8]_i_1_n_1 ,\r_V_reg_266_reg[8]_i_1_n_2 ,\r_V_reg_266_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(r_V_fu_183_p2[8:5]),
        .S({\r_V_reg_266[8]_i_2_n_0 ,\r_V_reg_266[8]_i_3_n_0 ,\r_V_reg_266[8]_i_4_n_0 ,\r_V_reg_266[8]_i_5_n_0 }));
  FDRE \r_V_reg_266_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(r_V_fu_183_p2[9]),
        .Q(r_V_reg_266[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[10]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[10]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[11]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[11]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[12]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[12]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[13]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[13]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[14]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[14]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[15]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[15]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[16]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[17]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[17]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[18]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[18]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[19]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[19]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[1]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[20]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[20]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[21]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[21]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[22]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[22]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[23]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[23]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[2]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[3]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[3]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[4]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[4]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[5]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[5]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[6]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[6]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[7]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[7]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[8]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \stream_out_TDATA[9]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[9]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(stream_out_TDATA[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(stream_out_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \stream_out_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(stream_out_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_164[0]_i_1 
       (.I0(t_V_1_reg_164_reg__0[0]),
        .O(j_V_fu_218_p2[0]));
  LUT6 #(
    .INIT(64'h0000FDFF00000000)) 
    \t_V_1_reg_164[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(exitcond1_i_fu_198_p2),
        .I5(i_V_reg_2750),
        .O(t_V_1_reg_164));
  LUT4 #(
    .INIT(16'h0200)) 
    \t_V_1_reg_164[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_1_reg_1640));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_164[10]_i_3 
       (.I0(t_V_1_reg_164_reg__0[8]),
        .I1(t_V_1_reg_164_reg__0[6]),
        .I2(\t_V_1_reg_164[10]_i_4_n_0 ),
        .I3(t_V_1_reg_164_reg__0[7]),
        .I4(t_V_1_reg_164_reg__0[9]),
        .I5(t_V_1_reg_164_reg__0[10]),
        .O(j_V_fu_218_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \t_V_1_reg_164[10]_i_4 
       (.I0(t_V_1_reg_164_reg__0[5]),
        .I1(t_V_1_reg_164_reg__0[3]),
        .I2(t_V_1_reg_164_reg__0[1]),
        .I3(t_V_1_reg_164_reg__0[0]),
        .I4(t_V_1_reg_164_reg__0[2]),
        .I5(t_V_1_reg_164_reg__0[4]),
        .O(\t_V_1_reg_164[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_164[1]_i_1 
       (.I0(t_V_1_reg_164_reg__0[0]),
        .I1(t_V_1_reg_164_reg__0[1]),
        .O(j_V_fu_218_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_1_reg_164[2]_i_1 
       (.I0(t_V_1_reg_164_reg__0[0]),
        .I1(t_V_1_reg_164_reg__0[1]),
        .I2(t_V_1_reg_164_reg__0[2]),
        .O(j_V_fu_218_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_1_reg_164[3]_i_1 
       (.I0(t_V_1_reg_164_reg__0[1]),
        .I1(t_V_1_reg_164_reg__0[0]),
        .I2(t_V_1_reg_164_reg__0[2]),
        .I3(t_V_1_reg_164_reg__0[3]),
        .O(j_V_fu_218_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_1_reg_164[4]_i_1 
       (.I0(t_V_1_reg_164_reg__0[2]),
        .I1(t_V_1_reg_164_reg__0[0]),
        .I2(t_V_1_reg_164_reg__0[1]),
        .I3(t_V_1_reg_164_reg__0[3]),
        .I4(t_V_1_reg_164_reg__0[4]),
        .O(j_V_fu_218_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \t_V_1_reg_164[5]_i_1 
       (.I0(t_V_1_reg_164_reg__0[3]),
        .I1(t_V_1_reg_164_reg__0[1]),
        .I2(t_V_1_reg_164_reg__0[0]),
        .I3(t_V_1_reg_164_reg__0[2]),
        .I4(t_V_1_reg_164_reg__0[4]),
        .I5(t_V_1_reg_164_reg__0[5]),
        .O(j_V_fu_218_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \t_V_1_reg_164[6]_i_1 
       (.I0(\t_V_1_reg_164[10]_i_4_n_0 ),
        .I1(t_V_1_reg_164_reg__0[6]),
        .O(j_V_fu_218_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \t_V_1_reg_164[7]_i_1 
       (.I0(\t_V_1_reg_164[10]_i_4_n_0 ),
        .I1(t_V_1_reg_164_reg__0[6]),
        .I2(t_V_1_reg_164_reg__0[7]),
        .O(j_V_fu_218_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \t_V_1_reg_164[8]_i_1 
       (.I0(t_V_1_reg_164_reg__0[6]),
        .I1(\t_V_1_reg_164[10]_i_4_n_0 ),
        .I2(t_V_1_reg_164_reg__0[7]),
        .I3(t_V_1_reg_164_reg__0[8]),
        .O(j_V_fu_218_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \t_V_1_reg_164[9]_i_1 
       (.I0(t_V_1_reg_164_reg__0[7]),
        .I1(\t_V_1_reg_164[10]_i_4_n_0 ),
        .I2(t_V_1_reg_164_reg__0[6]),
        .I3(t_V_1_reg_164_reg__0[8]),
        .I4(t_V_1_reg_164_reg__0[9]),
        .O(j_V_fu_218_p2[9]));
  FDRE \t_V_1_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[0]),
        .Q(t_V_1_reg_164_reg__0[0]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[10]),
        .Q(t_V_1_reg_164_reg__0[10]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[1]),
        .Q(t_V_1_reg_164_reg__0[1]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[2]),
        .Q(t_V_1_reg_164_reg__0[2]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[3]),
        .Q(t_V_1_reg_164_reg__0[3]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[4]),
        .Q(t_V_1_reg_164_reg__0[4]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[5]),
        .Q(t_V_1_reg_164_reg__0[5]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[6]),
        .Q(t_V_1_reg_164_reg__0[6]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[7]),
        .Q(t_V_1_reg_164_reg__0[7]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[8]),
        .Q(t_V_1_reg_164_reg__0[8]),
        .R(t_V_1_reg_164));
  FDRE \t_V_1_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_1640),
        .D(j_V_fu_218_p2[9]),
        .Q(t_V_1_reg_164_reg__0[9]),
        .R(t_V_1_reg_164));
  FDRE \t_V_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[0]),
        .Q(t_V_reg_153[0]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[10]),
        .Q(t_V_reg_153[10]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[1]),
        .Q(t_V_reg_153[1]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[2]),
        .Q(t_V_reg_153[2]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[3]),
        .Q(t_V_reg_153[3]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[4]),
        .Q(t_V_reg_153[4]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[5]),
        .Q(t_V_reg_153[5]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[6]),
        .Q(t_V_reg_153[6]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[7]),
        .Q(t_V_reg_153[7]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[8]),
        .Q(t_V_reg_153[8]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \t_V_reg_153_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_275[9]),
        .Q(t_V_reg_153[9]),
        .R(Mat2AXIvideo_U0_img_cols_V_read));
  LUT4 #(
    .INIT(16'h8000)) 
    \tmp_1_reg_261[11]_i_1 
       (.I0(Q),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(img3_rows_V_c_empty_n),
        .I3(img3_cols_V_c_empty_n),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \tmp_1_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[0]),
        .Q(tmp_1_reg_261[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[10]),
        .Q(tmp_1_reg_261[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[11]),
        .Q(tmp_1_reg_261[11]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[1]),
        .Q(tmp_1_reg_261[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[2]),
        .Q(tmp_1_reg_261[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[3]),
        .Q(tmp_1_reg_261[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[4]),
        .Q(tmp_1_reg_261[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[5]),
        .Q(tmp_1_reg_261[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[6]),
        .Q(tmp_1_reg_261[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[7]),
        .Q(tmp_1_reg_261[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[8]),
        .Q(tmp_1_reg_261[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(out[9]),
        .Q(tmp_1_reg_261[9]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [0]),
        .Q(tmp_reg_256[0]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [10]),
        .Q(tmp_reg_256[10]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [11]),
        .Q(tmp_reg_256[11]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [1]),
        .Q(tmp_reg_256[1]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [2]),
        .Q(tmp_reg_256[2]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [3]),
        .Q(tmp_reg_256[3]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [4]),
        .Q(tmp_reg_256[4]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [5]),
        .Q(tmp_reg_256[5]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [6]),
        .Q(tmp_reg_256[6]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [7]),
        .Q(tmp_reg_256[7]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [8]),
        .Q(tmp_reg_256[8]),
        .R(1'b0));
  FDRE \tmp_reg_256_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\int_height_reg[11] [9]),
        .Q(tmp_reg_256[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \tmp_user_V_fu_90[0]_i_1 
       (.I0(tmp_user_V_fu_90),
        .I1(Q),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(img3_rows_V_c_empty_n),
        .I4(img3_cols_V_c_empty_n),
        .I5(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\tmp_user_V_fu_90[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_90[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_90),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_hls_contrast_stretch_0_0,hls_contrast_stretch,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "hls_contrast_stretch,Vivado 2018.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TVALID,
    stream_out_TREADY,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [5:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [5:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 133333344, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:stream_in:stream_out, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 133333344, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TVALID" *) input stream_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TREADY" *) output stream_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDATA" *) input [23:0]stream_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TKEEP" *) input [2:0]stream_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TSTRB" *) input [2:0]stream_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TUSER" *) input [0:0]stream_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TLAST" *) input [0:0]stream_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TID" *) input [0:0]stream_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 133333344, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1" *) input [0:0]stream_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TVALID" *) output stream_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TREADY" *) input stream_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDATA" *) output [23:0]stream_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TKEEP" *) output [2:0]stream_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TSTRB" *) output [2:0]stream_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TUSER" *) output [0:0]stream_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TLAST" *) output [0:0]stream_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TID" *) output [0:0]stream_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 stream_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME stream_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 133333344, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK1" *) output [0:0]stream_out_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TDEST;
  wire [0:0]stream_in_TID;
  wire [2:0]stream_in_TKEEP;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [2:0]stream_in_TSTRB;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TDEST;
  wire [0:0]stream_out_TID;
  wire [2:0]stream_out_TKEEP;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [2:0]stream_out_TSTRB;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stretch inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TDEST(stream_in_TDEST),
        .stream_in_TID(stream_in_TID),
        .stream_in_TKEEP(stream_in_TKEEP),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TSTRB(stream_in_TSTRB),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TDEST(stream_out_TDEST),
        .stream_out_TID(stream_out_TID),
        .stream_out_TKEEP(stream_out_TKEEP),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TSTRB(stream_out_TSTRB),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A
   (p_cols_assign_cast_lo_full_n,
    p_cols_assign_cast_lo_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Loop_loop_height_pro_U0_tmp_3_cast_loc_read,
    internal_full_n_reg_1,
    \int_width_reg[11] ,
    SS);
  output p_cols_assign_cast_lo_full_n;
  output p_cols_assign_cast_lo_empty_n;
  output [11:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  input internal_full_n_reg_1;
  input [11:0]\int_width_reg[11] ;
  input [0:0]SS;

  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [11:0]\int_width_reg[11] ;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__22_n_0;
  wire internal_full_n_i_3__7_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [11:0]out;
  wire p_cols_assign_cast_lo_empty_n;
  wire p_cols_assign_cast_lo_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A_shiftReg_19 U_fifo_w12_d3_A_ram
       (.ap_clk(ap_clk),
        .\int_width_reg[11] (\int_width_reg[11] ),
        .internal_full_n_reg(p_cols_assign_cast_lo_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_cols_assign_cast_lo_empty_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__7_n_0),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(p_cols_assign_cast_lo_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n_i_2__22_n_0),
        .I1(internal_full_n_i_3__7_n_0),
        .I2(mOutPtr[1]),
        .I3(p_cols_assign_cast_lo_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__17_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__22
       (.I0(p_cols_assign_cast_lo_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(p_cols_assign_cast_lo_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__7
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__0
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(p_cols_assign_cast_lo_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(p_cols_assign_cast_lo_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(p_cols_assign_cast_lo_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(p_cols_assign_cast_lo_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(p_cols_assign_cast_lo_full_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(p_cols_assign_cast_lo_full_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(p_cols_assign_cast_lo_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(p_cols_assign_cast_lo_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w12_d3_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A_17
   (p_rows_assign_cast_lo_full_n,
    p_rows_assign_cast_lo_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Loop_loop_height_pro_U0_tmp_3_cast_loc_read,
    internal_full_n_reg_1,
    Q,
    SS);
  output p_rows_assign_cast_lo_full_n;
  output p_rows_assign_cast_lo_empty_n;
  output [11:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  input internal_full_n_reg_1;
  input [11:0]Q;
  input [0:0]SS;

  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire [11:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n_i_1__18_n_0;
  wire internal_full_n_i_2__23_n_0;
  wire internal_full_n_i_3__8_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [11:0]out;
  wire p_rows_assign_cast_lo_empty_n;
  wire p_rows_assign_cast_lo_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A_shiftReg U_fifo_w12_d3_A_ram
       (.Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(p_rows_assign_cast_lo_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(p_rows_assign_cast_lo_empty_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__8_n_0),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(p_rows_assign_cast_lo_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n_i_2__23_n_0),
        .I1(internal_full_n_i_3__8_n_0),
        .I2(mOutPtr[1]),
        .I3(p_rows_assign_cast_lo_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__18_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__23
       (.I0(p_rows_assign_cast_lo_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(p_rows_assign_cast_lo_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__8
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__1
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(p_rows_assign_cast_lo_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(p_rows_assign_cast_lo_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(p_rows_assign_cast_lo_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(p_rows_assign_cast_lo_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(p_rows_assign_cast_lo_full_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(p_rows_assign_cast_lo_full_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(p_rows_assign_cast_lo_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(p_rows_assign_cast_lo_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    Q,
    ap_clk);
  output [11:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [11:0]Q;
  input ap_clk;

  wire [11:0]Q;
  wire ap_clk;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_rows_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Q[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w12_d3_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A_shiftReg_19
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    \int_width_reg[11] ,
    ap_clk);
  output [11:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [11:0]\int_width_reg[11] ;
  input ap_clk;

  wire ap_clk;
  wire [11:0]\int_width_reg[11] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\p_cols_assign_cast_lo_U/U_fifo_w12_d3_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[11] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A
   (img0_cols_V_c84_full_n,
    img0_cols_V_c84_empty_n,
    \p_src_cols_V_read_reg_673_reg[15] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_1_U0_p_src_cols_V_read,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    img0_rows_V_c83_empty_n,
    CvtColor_1_U0_ap_start,
    Q,
    SS,
    D);
  output img0_cols_V_c84_full_n;
  output img0_cols_V_c84_empty_n;
  output [15:0]\p_src_cols_V_read_reg_673_reg[15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_1_U0_p_src_cols_V_read;
  input AXIvideo2Mat_U0_img_cols_V_out_write;
  input img0_rows_V_c83_empty_n;
  input CvtColor_1_U0_ap_start;
  input [0:0]Q;
  input [0:0]SS;
  input [15:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_cols_V_c84_empty_n;
  wire img0_cols_V_c84_full_n;
  wire img0_rows_V_c83_empty_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_i_2__27_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [15:0]\p_src_cols_V_read_reg_673_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_37 U_fifo_w16_d1_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img0_cols_V_c84_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_src_cols_V_read_reg_673_reg[15] (\p_src_cols_V_read_reg_673_reg[15] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img0_cols_V_c84_empty_n),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(img0_cols_V_c84_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_i_2__27_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img0_cols_V_c84_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__27
       (.I0(img0_cols_V_c84_empty_n),
        .I1(Q),
        .I2(CvtColor_1_U0_ap_start),
        .I3(img0_rows_V_c83_empty_n),
        .I4(img0_cols_V_c84_full_n),
        .I5(AXIvideo2Mat_U0_img_cols_V_out_write),
        .O(internal_full_n_i_2__27_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__5
       (.I0(img0_rows_V_c83_empty_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(img0_cols_V_c84_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I5(img0_cols_V_c84_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(img0_cols_V_c84_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__5 
       (.I0(img0_cols_V_c84_empty_n),
        .I1(CvtColor_1_U0_p_src_cols_V_read),
        .I2(img0_cols_V_c84_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I2(img0_cols_V_c84_full_n),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .I4(img0_cols_V_c84_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_0
   (img0_cols_V_c_full_n,
    img0_cols_V_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    internal_full_n_reg_1,
    SS,
    in);
  output img0_cols_V_c_full_n;
  output img0_cols_V_c_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input AXIvideo2Mat_U0_img_cols_V_out_write;
  input internal_full_n_reg_1;
  input [0:0]SS;
  input [15:0]in;

  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire [15:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_cols_V_c_empty_n;
  wire img0_cols_V_c_full_n;
  wire [15:0]in;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_i_2__21_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_36 U_fifo_w16_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(img0_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img0_cols_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(img0_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n_i_2__21_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img0_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__21
       (.I0(img0_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I2(img0_cols_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__3
       (.I0(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I1(img0_cols_V_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(img0_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(img0_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(img0_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I2(img0_cols_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_1),
        .I2(img0_cols_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I4(img0_cols_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_3
   (img0_rows_V_c83_full_n,
    img0_rows_V_c83_empty_n,
    \p_src_rows_V_read_reg_678_reg[15] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    CvtColor_1_U0_p_src_cols_V_read,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    img0_cols_V_c84_empty_n,
    CvtColor_1_U0_ap_start,
    Q,
    SS,
    D);
  output img0_rows_V_c83_full_n;
  output img0_rows_V_c83_empty_n;
  output [15:0]\p_src_rows_V_read_reg_678_reg[15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input CvtColor_1_U0_p_src_cols_V_read;
  input AXIvideo2Mat_U0_img_cols_V_out_write;
  input img0_cols_V_c84_empty_n;
  input CvtColor_1_U0_ap_start;
  input [0:0]Q;
  input [0:0]SS;
  input [15:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_cols_V_c84_empty_n;
  wire img0_rows_V_c83_empty_n;
  wire img0_rows_V_c83_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_full_n_i_1__21_n_0;
  wire internal_full_n_i_2__26_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [15:0]\p_src_rows_V_read_reg_678_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_32 U_fifo_w16_d1_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(D),
        .ap_clk(ap_clk),
        .internal_full_n_reg(img0_rows_V_c83_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_src_rows_V_read_reg_678_reg[15] (\p_src_rows_V_read_reg_678_reg[15] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img0_rows_V_c83_empty_n),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(img0_rows_V_c83_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n_i_2__26_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img0_rows_V_c83_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__21_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__26
       (.I0(img0_rows_V_c83_empty_n),
        .I1(Q),
        .I2(CvtColor_1_U0_ap_start),
        .I3(img0_cols_V_c84_empty_n),
        .I4(img0_rows_V_c83_full_n),
        .I5(AXIvideo2Mat_U0_img_cols_V_out_write),
        .O(internal_full_n_i_2__26_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__4
       (.I0(img0_cols_V_c84_empty_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(img0_rows_V_c83_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I5(img0_rows_V_c83_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(img0_rows_V_c83_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(img0_rows_V_c83_empty_n),
        .I1(CvtColor_1_U0_p_src_cols_V_read),
        .I2(img0_rows_V_c83_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I2(img0_rows_V_c83_full_n),
        .I3(CvtColor_1_U0_p_src_cols_V_read),
        .I4(img0_rows_V_c83_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_4
   (img0_rows_V_c_full_n,
    img0_rows_V_c_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    internal_full_n_reg_1,
    SS,
    in);
  output img0_rows_V_c_full_n;
  output img0_rows_V_c_empty_n;
  output [15:0]D;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input AXIvideo2Mat_U0_img_cols_V_out_write;
  input internal_full_n_reg_1;
  input [0:0]SS;
  input [15:0]in;

  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire [15:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_rows_V_c_empty_n;
  wire img0_rows_V_c_full_n;
  wire [15:0]in;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n_i_1__11_n_0;
  wire internal_full_n_i_2__20_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg U_fifo_w16_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(img0_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(img0_rows_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(img0_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n_i_2__20_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img0_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__20
       (.I0(img0_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I2(img0_rows_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__2
       (.I0(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I1(img0_rows_V_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(img0_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(img0_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img0_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I2(img0_rows_V_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_1),
        .I2(img0_rows_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_out_write),
        .I4(img0_rows_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    in,
    ap_clk);
  output [15:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [15:0]in;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_403[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_32
   (\p_src_rows_V_read_reg_678_reg[15] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    D,
    ap_clk);
  output [15:0]\p_src_rows_V_read_reg_678_reg[15] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_cols_V_out_write;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]\p_src_rows_V_read_reg_678_reg[15] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_rows_V_read_reg_678[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_rows_V_read_reg_678_reg[15] [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_36
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    in,
    ap_clk);
  output [15:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [15:0]in;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(in[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[11]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_43_reg_408[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_shiftReg_37
   (\p_src_cols_V_read_reg_673_reg[15] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    internal_full_n_reg,
    AXIvideo2Mat_U0_img_cols_V_out_write,
    D,
    ap_clk);
  output [15:0]\p_src_cols_V_read_reg_673_reg[15] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input internal_full_n_reg;
  input AXIvideo2Mat_U0_img_cols_V_out_write;
  input [15:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [15:0]\p_src_cols_V_read_reg_673_reg[15] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat_U0_img_cols_V_out_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_cols_V_read_reg_673[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\p_src_cols_V_read_reg_673_reg[15] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A
   (img2_cols_V_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    out,
    ap_clk,
    internal_full_n_reg_0,
    img2_rows_V_c_empty_n,
    CvtColor_U0_ap_start,
    Q,
    ap_rst_n,
    CvtColor_U0_p_src_cols_V_read,
    img2_rows_V_c_full_n,
    img3_cols_V_c_full_n,
    img3_rows_V_c_full_n,
    \int_width_reg[15] ,
    SS);
  output img2_cols_V_c_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output [15:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input img2_rows_V_c_empty_n;
  input CvtColor_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input CvtColor_U0_p_src_cols_V_read;
  input img2_rows_V_c_full_n;
  input img3_cols_V_c_full_n;
  input img3_rows_V_c_full_n;
  input [15:0]\int_width_reg[15] ;
  input [0:0]SS;

  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img2_cols_V_c_empty_n;
  wire img2_cols_V_c_full_n;
  wire img2_rows_V_c_empty_n;
  wire img2_rows_V_c_full_n;
  wire img3_cols_V_c_full_n;
  wire img3_rows_V_c_full_n;
  wire [15:0]\int_width_reg[15] ;
  wire internal_empty_n__2;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n__2;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire [15:0]out;

  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_7 
       (.I0(img2_cols_V_c_full_n),
        .I1(img2_rows_V_c_full_n),
        .I2(img3_cols_V_c_full_n),
        .I3(img3_rows_V_c_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_28 U_fifo_w16_d4_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .img2_cols_V_c_full_n(img2_cols_V_c_full_n),
        .\int_width_reg[15] (\int_width_reg[15] ),
        .internal_full_n_reg(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(img2_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img2_cols_V_c_empty_n),
        .I4(CvtColor_U0_p_src_cols_V_read),
        .I5(internal_empty_n__2),
        .O(internal_empty_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n__2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(img2_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n__2),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_cols_V_read),
        .I3(img2_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img2_cols_V_c_full_n),
        .O(internal_full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n__2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(img2_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__1 
       (.I0(internal_full_n_reg_0),
        .I1(img2_cols_V_c_full_n),
        .I2(img2_rows_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .I4(Q),
        .I5(img2_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(img2_rows_V_c_empty_n),
        .I1(CvtColor_U0_ap_start),
        .I2(Q),
        .I3(img2_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img2_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d4_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_11
   (img2_rows_V_c_full_n,
    img2_rows_V_c_empty_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    img2_cols_V_c_empty_n,
    CvtColor_U0_ap_start,
    Q,
    ap_rst_n,
    CvtColor_U0_p_src_cols_V_read,
    \int_height_reg[15] ,
    SS);
  output img2_rows_V_c_full_n;
  output img2_rows_V_c_empty_n;
  output [15:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input img2_cols_V_c_empty_n;
  input CvtColor_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input CvtColor_U0_p_src_cols_V_read;
  input [15:0]\int_height_reg[15] ;
  input [0:0]SS;

  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img2_cols_V_c_empty_n;
  wire img2_rows_V_c_empty_n;
  wire img2_rows_V_c_full_n;
  wire [15:0]\int_height_reg[15] ;
  wire internal_empty_n__2;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n__2;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [15:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg U_fifo_w16_d4_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .\int_height_reg[15] (\int_height_reg[15] ),
        .internal_full_n_reg(img2_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(img2_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img2_rows_V_c_empty_n),
        .I4(CvtColor_U0_p_src_cols_V_read),
        .I5(internal_empty_n__2),
        .O(internal_empty_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n__2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(img2_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n__2),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_cols_V_read),
        .I3(img2_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img2_rows_V_c_full_n),
        .O(internal_full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n__2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(img2_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(img2_rows_V_c_full_n),
        .I2(img2_cols_V_c_empty_n),
        .I3(CvtColor_U0_ap_start),
        .I4(Q),
        .I5(img2_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(img2_cols_V_c_empty_n),
        .I1(CvtColor_U0_ap_start),
        .I2(Q),
        .I3(img2_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img2_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    \int_height_reg[15] ,
    ap_clk);
  output [15:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [15:0]\int_height_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [15:0]\int_height_reg[15] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_rows_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_height_reg[15] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d4_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_shiftReg_28
   (out,
    img2_cols_V_c_full_n,
    internal_full_n_reg,
    Q,
    \int_width_reg[15] ,
    ap_clk);
  output [15:0]out;
  input img2_cols_V_c_full_n;
  input internal_full_n_reg;
  input [3:0]Q;
  input [15:0]\int_width_reg[15] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire img2_cols_V_c_full_n;
  wire [15:0]\int_width_reg[15] ;
  wire internal_full_n_reg;
  wire [15:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(img2_cols_V_c_full_n),
        .I1(internal_full_n_reg),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\img2_cols_V_c_U/U_fifo_w16_d4_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\int_width_reg[15] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A
   (img3_cols_V_c_full_n,
    img3_cols_V_c_empty_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    img3_rows_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    Q,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    in,
    SS);
  output img3_cols_V_c_full_n;
  output img3_cols_V_c_empty_n;
  output [11:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input img3_rows_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input [11:0]in;
  input [0:0]SS;

  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img3_cols_V_c_empty_n;
  wire img3_cols_V_c_full_n;
  wire img3_rows_V_c_empty_n;
  wire [11:0]in;
  wire internal_empty_n__2;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n__2;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [11:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_24 U_fifo_w16_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(img3_cols_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(img3_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img3_cols_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_empty_n__2),
        .O(internal_empty_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n__2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(img3_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n__2),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(img3_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img3_cols_V_c_full_n),
        .O(internal_full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n__2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(img3_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__3 
       (.I0(internal_full_n_reg_0),
        .I1(img3_cols_V_c_full_n),
        .I2(img3_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Q),
        .I5(img3_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__3 
       (.I0(img3_rows_V_c_empty_n),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(Q),
        .I3(img3_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img3_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d5_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_15
   (img3_rows_V_c_full_n,
    img3_rows_V_c_empty_n,
    out,
    ap_clk,
    internal_full_n_reg_0,
    img3_cols_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    Q,
    ap_rst_n,
    Mat2AXIvideo_U0_img_cols_V_read,
    in,
    SS);
  output img3_rows_V_c_full_n;
  output img3_rows_V_c_empty_n;
  output [11:0]out;
  input ap_clk;
  input internal_full_n_reg_0;
  input img3_cols_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input [11:0]in;
  input [0:0]SS;

  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img3_cols_V_c_empty_n;
  wire img3_rows_V_c_empty_n;
  wire img3_rows_V_c_full_n;
  wire [11:0]in;
  wire internal_empty_n__2;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n__2;
  wire internal_full_n_i_1__15_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire [11:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg U_fifo_w16_d5_A_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(img3_rows_V_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_0),
        .out(out));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(img3_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(img3_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_empty_n__2),
        .O(internal_empty_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n__2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(img3_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n__2),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(img3_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img3_rows_V_c_full_n),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n__2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(img3_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__2 
       (.I0(internal_full_n_reg_0),
        .I1(img3_rows_V_c_full_n),
        .I2(img3_cols_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Q),
        .I5(img3_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__2 
       (.I0(img3_cols_V_c_empty_n),
        .I1(Mat2AXIvideo_U0_ap_start),
        .I2(Q),
        .I3(img3_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(img3_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [11:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [11:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [11:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [11:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_rows_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d5_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_shiftReg_24
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    Q,
    in,
    ap_clk);
  output [11:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [3:0]Q;
  input [11:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [11:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [11:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\img3_cols_V_c_U/U_fifo_w16_d5_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A
   (img0_data_stream_0_s_full_n,
    img0_data_stream_0_s_empty_n,
    \tmp_23_reg_701_reg[7] ,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_src_data_stream_2_V_read,
    \exitcond_i_reg_442_reg[0] ,
    SS,
    D);
  output img0_data_stream_0_s_full_n;
  output img0_data_stream_0_s_empty_n;
  output [7:0]\tmp_23_reg_701_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_data_stream_2_V_read;
  input \exitcond_i_reg_442_reg[0] ;
  input [0:0]SS;
  input [7:0]D;

  wire CvtColor_1_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_i_reg_442_reg[0] ;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_23_reg_701_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_35 U_fifo_w8_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_442_reg[0] (\exitcond_i_reg_442_reg[0] ),
        .internal_full_n_reg(img0_data_stream_0_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_23_reg_701_reg[7] (\tmp_23_reg_701_reg[7] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(img0_data_stream_0_s_full_n),
        .I2(\exitcond_i_reg_442_reg[0] ),
        .I3(img0_data_stream_0_s_empty_n),
        .I4(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n__0),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(img0_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1
       (.I0(internal_full_n__0),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I3(img0_data_stream_0_s_empty_n),
        .I4(\exitcond_i_reg_442_reg[0] ),
        .I5(img0_data_stream_0_s_full_n),
        .O(internal_full_n_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(img0_data_stream_0_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__1 
       (.I0(img0_data_stream_0_s_empty_n),
        .I1(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I2(img0_data_stream_0_s_full_n),
        .I3(\exitcond_i_reg_442_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\exitcond_i_reg_442_reg[0] ),
        .I2(img0_data_stream_0_s_full_n),
        .I3(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I4(img0_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_1
   (img0_data_stream_1_s_full_n,
    img0_data_stream_1_s_empty_n,
    \tmp_24_reg_707_reg[7] ,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_src_data_stream_2_V_read,
    \exitcond_i_reg_442_reg[0] ,
    SS,
    D);
  output img0_data_stream_1_s_full_n;
  output img0_data_stream_1_s_empty_n;
  output [7:0]\tmp_24_reg_707_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_data_stream_2_V_read;
  input \exitcond_i_reg_442_reg[0] ;
  input [0:0]SS;
  input [7:0]D;

  wire CvtColor_1_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire \exitcond_i_reg_442_reg[0] ;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\tmp_24_reg_707_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_34 U_fifo_w8_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\exitcond_i_reg_442_reg[0] (\exitcond_i_reg_442_reg[0] ),
        .internal_full_n_reg(img0_data_stream_1_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_24_reg_707_reg[7] (\tmp_24_reg_707_reg[7] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(img0_data_stream_1_s_full_n),
        .I2(\exitcond_i_reg_442_reg[0] ),
        .I3(img0_data_stream_1_s_empty_n),
        .I4(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n__0),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img0_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n__0),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I3(img0_data_stream_1_s_empty_n),
        .I4(\exitcond_i_reg_442_reg[0] ),
        .I5(img0_data_stream_1_s_full_n),
        .O(internal_full_n_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img0_data_stream_1_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__2 
       (.I0(img0_data_stream_1_s_empty_n),
        .I1(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I2(img0_data_stream_1_s_full_n),
        .I3(\exitcond_i_reg_442_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\exitcond_i_reg_442_reg[0] ),
        .I2(img0_data_stream_1_s_full_n),
        .I3(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I4(img0_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_10
   (img2_data_stream_2_s_full_n,
    img2_data_stream_2_s_empty_n,
    p,
    ap_clk,
    ap_rst_n,
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ,
    CvtColor_U0_p_src_data_stream_2_V_read,
    SS,
    E,
    D);
  output img2_data_stream_2_s_full_n;
  output img2_data_stream_2_s_empty_n;
  output [7:0]p;
  input ap_clk;
  input ap_rst_n;
  input \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  input CvtColor_U0_p_src_data_stream_2_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  wire ap_rst_n;
  wire img2_data_stream_2_s_empty_n;
  wire img2_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__25_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]p;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_25 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .p(p));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I2(img2_data_stream_2_s_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(img2_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n__0),
        .I1(img2_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(img2_data_stream_2_s_empty_n),
        .I5(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .O(internal_full_n_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(img2_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__11 
       (.I0(img2_data_stream_2_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_2_V_read),
        .I2(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I2(CvtColor_U0_p_src_data_stream_2_V_read),
        .I3(img2_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_12
   (img3_data_stream_0_s_full_n,
    img3_data_stream_0_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    SS,
    \p_Val2_33_reg_926_reg[7] );
  output img3_data_stream_0_s_full_n;
  output img3_data_stream_0_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input [0:0]SS;
  input [7:0]\p_Val2_33_reg_926_reg[7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_Val2_33_reg_926_reg[7] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_23 U_fifo_w8_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_33_reg_926_reg[7] (\p_Val2_33_reg_926_reg[7] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(img3_data_stream_0_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(img3_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n__0),
        .I1(img3_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(img3_data_stream_0_s_empty_n),
        .O(internal_full_n_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(img3_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__12 
       (.I0(img3_data_stream_0_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(img3_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_13
   (img3_data_stream_1_s_full_n,
    img3_data_stream_1_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    SS,
    \ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] );
  output img3_data_stream_1_s_full_n;
  output img3_data_stream_1_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input [0:0]SS;
  input [7:0]\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire [7:0]\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] ;
  wire ap_rst_n;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_22 U_fifo_w8_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] (\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(img3_data_stream_1_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(img3_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n__0),
        .I1(img3_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(img3_data_stream_1_s_empty_n),
        .O(internal_full_n_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(img3_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__13 
       (.I0(img3_data_stream_1_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(img3_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_14
   (img3_data_stream_2_s_full_n,
    img3_data_stream_2_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    shiftReg_ce,
    SS,
    \p_Val2_s_reg_949_reg[7] );
  output img3_data_stream_2_s_full_n;
  output img3_data_stream_2_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input shiftReg_ce;
  input [0:0]SS;
  input [7:0]\p_Val2_s_reg_949_reg[7] ;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img3_data_stream_2_s_empty_n;
  wire img3_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [7:0]\p_Val2_s_reg_949_reg[7] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg U_fifo_w8_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_s_reg_949_reg[7] (\p_Val2_s_reg_949_reg[7] ),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(img3_data_stream_2_s_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(img3_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCF4FFFCF4F4FCFCF)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n__0),
        .I1(img3_data_stream_2_s_full_n),
        .I2(ap_rst_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(shiftReg_ce),
        .I5(img3_data_stream_2_s_empty_n),
        .O(internal_full_n_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(img3_data_stream_2_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__14 
       (.I0(img3_data_stream_2_s_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(img3_data_stream_2_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2
   (img0_data_stream_2_s_full_n,
    img0_data_stream_2_s_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_src_data_stream_2_V_read,
    \exitcond_i_reg_442_reg[0] ,
    SS,
    \axi_data_V_1_i_reg_234_reg[23] );
  output img0_data_stream_2_s_full_n;
  output img0_data_stream_2_s_empty_n;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_data_stream_2_V_read;
  input \exitcond_i_reg_442_reg[0] ;
  input [0:0]SS;
  input [7:0]\axi_data_V_1_i_reg_234_reg[23] ;

  wire CvtColor_1_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]\axi_data_V_1_i_reg_234_reg[23] ;
  wire \exitcond_i_reg_442_reg[0] ;
  wire img0_data_stream_2_s_empty_n;
  wire img0_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_33 U_fifo_w8_d1_A_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\axi_data_V_1_i_reg_234_reg[23] (\axi_data_V_1_i_reg_234_reg[23] ),
        .\exitcond_i_reg_442_reg[0] (\exitcond_i_reg_442_reg[0] ),
        .internal_full_n_reg(img0_data_stream_2_s_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(img0_data_stream_2_s_full_n),
        .I2(\exitcond_i_reg_442_reg[0] ),
        .I3(img0_data_stream_2_s_empty_n),
        .I4(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I5(internal_full_n__0),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(img0_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n__0),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I3(img0_data_stream_2_s_empty_n),
        .I4(\exitcond_i_reg_442_reg[0] ),
        .I5(img0_data_stream_2_s_full_n),
        .O(internal_full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(img0_data_stream_2_s_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__3 
       (.I0(img0_data_stream_2_s_empty_n),
        .I1(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I2(img0_data_stream_2_s_full_n),
        .I3(\exitcond_i_reg_442_reg[0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\exitcond_i_reg_442_reg[0] ),
        .I2(img0_data_stream_2_s_full_n),
        .I3(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .I4(img0_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_5
   (\tmp_9_reg_327_reg[7] ,
    img1_data_stream_0_s_full_n,
    img1_data_stream_0_s_empty_n,
    \tmp_9_reg_327_reg[7]_0 ,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ,
    \exitcond_i_i_i_reg_318_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    Loop_loop_height_pro_U0_img1_data_stream_2_V_read,
    E,
    D);
  output \tmp_9_reg_327_reg[7] ;
  output img1_data_stream_0_s_full_n;
  output img1_data_stream_0_s_empty_n;
  output [7:0]\tmp_9_reg_327_reg[7]_0 ;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  input \exitcond_i_i_i_reg_318_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  wire ap_rst_n;
  wire \exitcond_i_i_i_reg_318_reg[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_9_reg_327_reg[7] ;
  wire [7:0]\tmp_9_reg_327_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_31 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\tmp_9_reg_327_reg[7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_9_reg_327_reg[7] (\tmp_9_reg_327_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I2(img1_data_stream_0_s_empty_n),
        .I3(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\tmp_9_reg_327_reg[7] ),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(img1_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__4
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\tmp_9_reg_327_reg[7] ),
        .I3(img1_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(img1_data_stream_0_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\tmp_9_reg_327_reg[7] ),
        .I1(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I2(\exitcond_i_i_i_reg_318_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(img1_data_stream_0_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\tmp_9_reg_327_reg[7] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_6
   (\tmp_8_reg_334_reg[7] ,
    img1_data_stream_1_s_full_n,
    img1_data_stream_1_s_empty_n,
    \tmp_8_reg_334_reg[7]_0 ,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ,
    \exitcond_i_i_i_reg_318_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    Loop_loop_height_pro_U0_img1_data_stream_2_V_read,
    E,
    D);
  output \tmp_8_reg_334_reg[7] ;
  output img1_data_stream_1_s_full_n;
  output img1_data_stream_1_s_empty_n;
  output [7:0]\tmp_8_reg_334_reg[7]_0 ;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  input \exitcond_i_i_i_reg_318_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  wire ap_rst_n;
  wire \exitcond_i_i_i_reg_318_reg[0] ;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_8_reg_334_reg[7] ;
  wire [7:0]\tmp_8_reg_334_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_30 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\tmp_8_reg_334_reg[7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_8_reg_334_reg[7] (\tmp_8_reg_334_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I2(img1_data_stream_1_s_empty_n),
        .I3(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\tmp_8_reg_334_reg[7] ),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(img1_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__3
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\tmp_8_reg_334_reg[7] ),
        .I3(img1_data_stream_1_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(img1_data_stream_1_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\tmp_8_reg_334_reg[7] ),
        .I1(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I2(\exitcond_i_i_i_reg_318_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(img1_data_stream_1_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\tmp_8_reg_334_reg[7] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_7
   (\tmp_reg_339_reg[7] ,
    img1_data_stream_2_s_full_n,
    img1_data_stream_2_s_empty_n,
    \tmp_reg_339_reg[7]_0 ,
    SS,
    ap_clk,
    internal_empty_n_reg_0,
    \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ,
    \exitcond_i_i_i_reg_318_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    internal_empty_n_reg_1,
    ap_rst_n,
    mOutPtr110_out,
    Loop_loop_height_pro_U0_img1_data_stream_2_V_read,
    E,
    D);
  output \tmp_reg_339_reg[7] ;
  output img1_data_stream_2_s_full_n;
  output img1_data_stream_2_s_empty_n;
  output [7:0]\tmp_reg_339_reg[7]_0 ;
  input [0:0]SS;
  input ap_clk;
  input internal_empty_n_reg_0;
  input \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  input \exitcond_i_i_i_reg_318_reg[0] ;
  input ap_enable_reg_pp0_iter1_reg;
  input internal_empty_n_reg_1;
  input ap_rst_n;
  input mOutPtr110_out;
  input Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [0:0]E;
  wire Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire \ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ;
  wire ap_rst_n;
  wire \exitcond_i_i_i_reg_318_reg[0] ;
  wire img1_data_stream_2_s_empty_n;
  wire img1_data_stream_2_s_full_n;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__2_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire \tmp_reg_339_reg[7] ;
  wire [7:0]\tmp_reg_339_reg[7]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_29 U_fifo_w8_d1_A_ram
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\tmp_reg_339_reg[7] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_reg_339_reg[7] (\tmp_reg_339_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I2(img1_data_stream_2_s_empty_n),
        .I3(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\tmp_reg_339_reg[7] ),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(img1_data_stream_2_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__2
       (.I0(internal_empty_n_reg_1),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\tmp_reg_339_reg[7] ),
        .I3(img1_data_stream_2_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(img1_data_stream_2_s_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\tmp_reg_339_reg[7] ),
        .I1(\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] ),
        .I2(\exitcond_i_i_i_reg_318_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(img1_data_stream_2_s_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_reg_0),
        .Q(\tmp_reg_339_reg[7] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_8
   (img2_data_stream_0_s_full_n,
    img2_data_stream_0_s_empty_n,
    C,
    ap_clk,
    ap_rst_n,
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ,
    CvtColor_U0_p_src_data_stream_2_V_read,
    SS,
    E,
    D);
  output img2_data_stream_0_s_full_n;
  output img2_data_stream_0_s_empty_n;
  output [7:0]C;
  input ap_clk;
  input ap_rst_n;
  input \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  input CvtColor_U0_p_src_data_stream_2_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]C;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  wire ap_rst_n;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__23_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_27 U_fifo_w8_d1_A_ram
       (.C(C),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__23
       (.I0(ap_rst_n),
        .I1(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I2(img2_data_stream_0_s_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(img2_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__23
       (.I0(internal_full_n__0),
        .I1(img2_data_stream_0_s_full_n),
        .I2(ap_rst_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(img2_data_stream_0_s_empty_n),
        .I5(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .O(internal_full_n_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(img2_data_stream_0_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__9 
       (.I0(img2_data_stream_0_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_2_V_read),
        .I2(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I2(CvtColor_U0_p_src_data_stream_2_V_read),
        .I3(img2_data_stream_0_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_9
   (img2_data_stream_1_s_full_n,
    img2_data_stream_1_s_empty_n,
    B,
    ap_clk,
    ap_rst_n,
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ,
    CvtColor_U0_p_src_data_stream_2_V_read,
    SS,
    E,
    D);
  output img2_data_stream_1_s_full_n;
  output img2_data_stream_1_s_empty_n;
  output [7:0]B;
  input ap_clk;
  input ap_rst_n;
  input \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  input CvtColor_U0_p_src_data_stream_2_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]B;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire [7:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  wire ap_rst_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_1_s_full_n;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_full_n__0;
  wire internal_full_n_i_1__24_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_26 U_fifo_w8_d1_A_ram
       (.B(B),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__24
       (.I0(ap_rst_n),
        .I1(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I2(img2_data_stream_1_s_empty_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(img2_data_stream_1_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__24
       (.I0(internal_full_n__0),
        .I1(img2_data_stream_1_s_full_n),
        .I2(ap_rst_n),
        .I3(CvtColor_U0_p_src_data_stream_2_V_read),
        .I4(img2_data_stream_1_s_empty_n),
        .I5(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .O(internal_full_n_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n__0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(img2_data_stream_1_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__10 
       (.I0(img2_data_stream_1_s_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_2_V_read),
        .I2(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I2(CvtColor_U0_p_src_data_stream_2_V_read),
        .I3(img2_data_stream_1_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \p_Val2_s_reg_949_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\p_Val2_s_reg_949_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_Val2_s_reg_949_reg[7] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_s_reg_949_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_22
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_23
   (D,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    shiftReg_ce,
    \p_Val2_33_reg_926_reg[7] ,
    ap_clk);
  output [7:0]D;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input shiftReg_ce;
  input [7:0]\p_Val2_33_reg_926_reg[7] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\p_Val2_33_reg_926_reg[7] ;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\p_Val2_33_reg_926_reg[7] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_25
   (p,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]p;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3353)) 
    tmp2_reg_829_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp2_reg_829_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(p[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_26
   (B,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]B;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3353)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_27
   (C,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]C;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]C;
  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_10
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_11
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_12
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_13
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_14
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_15
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_16
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_17
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(C[0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_29
   (\tmp_reg_339_reg[7] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]\tmp_reg_339_reg[7] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\tmp_reg_339_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_339[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_reg_339_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_30
   (\tmp_8_reg_334_reg[7] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]\tmp_8_reg_334_reg[7] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\tmp_8_reg_334_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_8_reg_334[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_8_reg_334_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_31
   (\tmp_9_reg_327_reg[7] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    E,
    D,
    ap_clk);
  output [7:0]\tmp_9_reg_327_reg[7] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]\tmp_9_reg_327_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_9_reg_327[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_9_reg_327_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_33
   (D,
    internal_full_n_reg,
    \exitcond_i_reg_442_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \axi_data_V_1_i_reg_234_reg[23] ,
    ap_clk);
  output [7:0]D;
  input internal_full_n_reg;
  input \exitcond_i_reg_442_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]\axi_data_V_1_i_reg_234_reg[23] ;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]\axi_data_V_1_i_reg_234_reg[23] ;
  wire \exitcond_i_reg_442_reg[0] ;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(\exitcond_i_reg_442_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\axi_data_V_1_i_reg_234_reg[23] [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_11
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_Val2_2_reg_723_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_34
   (\tmp_24_reg_707_reg[7] ,
    internal_full_n_reg,
    \exitcond_i_reg_442_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]\tmp_24_reg_707_reg[7] ;
  input internal_full_n_reg;
  input \exitcond_i_reg_442_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \exitcond_i_reg_442_reg[0] ;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_24_reg_707_reg[7] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(\exitcond_i_reg_442_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_24_reg_707[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_24_reg_707_reg[7] [7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d1_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_shiftReg_35
   (\tmp_23_reg_701_reg[7] ,
    internal_full_n_reg,
    \exitcond_i_reg_442_reg[0] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    D,
    ap_clk);
  output [7:0]\tmp_23_reg_701_reg[7] ;
  input internal_full_n_reg;
  input \exitcond_i_reg_442_reg[0] ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \exitcond_i_reg_442_reg[0] ;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire [7:0]\tmp_23_reg_701_reg[7] ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(internal_full_n_reg),
        .I1(\exitcond_i_reg_442_reg[0] ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_23_reg_701[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(\tmp_23_reg_701_reg[7] [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A
   (max_c_full_n,
    ap_NS_fsm3__1,
    S,
    out,
    \tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Loop_loop_height_pro_U0_tmp_3_cast_loc_read,
    internal_full_n_reg_1,
    Loop_loop_height_pro_U0_ap_start,
    min_c_empty_n,
    tmp_3_cast_loc_c_empty_n,
    p_rows_assign_cast_lo_empty_n,
    p_cols_assign_cast_lo_empty_n,
    \int_min_reg[7] ,
    in,
    SS);
  output max_c_full_n;
  output ap_NS_fsm3__1;
  output [3:0]S;
  output [7:0]out;
  output [3:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  input internal_full_n_reg_1;
  input Loop_loop_height_pro_U0_ap_start;
  input min_c_empty_n;
  input tmp_3_cast_loc_c_empty_n;
  input p_rows_assign_cast_lo_empty_n;
  input p_cols_assign_cast_lo_empty_n;
  input [7:0]\int_min_reg[7] ;
  input [7:0]in;
  input [0:0]SS;

  wire Loop_loop_height_pro_U0_ap_start;
  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire [3:0]S;
  wire [0:0]SS;
  wire ap_NS_fsm3__1;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in;
  wire [7:0]\int_min_reg[7] ;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire internal_full_n_i_2__25_n_0;
  wire internal_full_n_i_3__10_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire max_c_empty_n;
  wire max_c_full_n;
  wire min_c_empty_n;
  wire [7:0]out;
  wire p_cols_assign_cast_lo_empty_n;
  wire p_rows_assign_cast_lo_empty_n;
  wire tmp_3_cast_loc_c_empty_n;
  wire [3:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_shiftReg_21 U_fifo_w8_d3_A_ram
       (.S(S),
        .ap_clk(ap_clk),
        .in(in),
        .\int_min_reg[7] (\int_min_reg[7] ),
        .internal_full_n_reg(max_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .out(out),
        .\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] (\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \extLd_reg_299[7]_i_2 
       (.I0(max_c_empty_n),
        .I1(Loop_loop_height_pro_U0_ap_start),
        .I2(min_c_empty_n),
        .I3(tmp_3_cast_loc_c_empty_n),
        .I4(p_rows_assign_cast_lo_empty_n),
        .I5(p_cols_assign_cast_lo_empty_n),
        .O(ap_NS_fsm3__1));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(max_c_empty_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__10_n_0),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(max_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n_i_2__25_n_0),
        .I1(internal_full_n_i_3__10_n_0),
        .I2(mOutPtr[1]),
        .I3(max_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__20_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__25
       (.I0(max_c_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(max_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__3
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(max_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(max_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(max_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(max_c_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(max_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(max_c_full_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(max_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(max_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d3_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_16
   (min_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[2]_1 ,
    \mOutPtr_reg[2]_2 ,
    \mOutPtr_reg[2]_3 ,
    out,
    ap_clk,
    ap_rst_n,
    Loop_loop_height_pro_U0_tmp_3_cast_loc_read,
    p_cols_assign_cast_lo_full_n,
    internal_full_n_reg_0,
    tmp_3_cast_loc_c_full_n,
    p_rows_assign_cast_lo_full_n,
    internal_full_n_reg_1,
    img0_rows_V_c_full_n,
    img0_cols_V_c_full_n,
    max_c_full_n,
    in,
    SS);
  output min_c_empty_n;
  output \mOutPtr_reg[1]_0 ;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output \mOutPtr_reg[2]_0 ;
  output \mOutPtr_reg[2]_1 ;
  output \mOutPtr_reg[2]_2 ;
  output \mOutPtr_reg[2]_3 ;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  input p_cols_assign_cast_lo_full_n;
  input internal_full_n_reg_0;
  input tmp_3_cast_loc_c_full_n;
  input p_rows_assign_cast_lo_full_n;
  input internal_full_n_reg_1;
  input img0_rows_V_c_full_n;
  input img0_cols_V_c_full_n;
  input max_c_full_n;
  input [7:0]in;
  input [0:0]SS;

  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire img0_cols_V_c_full_n;
  wire img0_rows_V_c_full_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__10_n_0;
  wire internal_full_n_i_2__19_n_0;
  wire internal_full_n_i_3__6_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_2__1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire \mOutPtr_reg[2]_1 ;
  wire \mOutPtr_reg[2]_2 ;
  wire \mOutPtr_reg[2]_3 ;
  wire max_c_full_n;
  wire min_c_empty_n;
  wire min_c_full_n;
  wire [7:0]out;
  wire p_cols_assign_cast_lo_full_n;
  wire p_rows_assign_cast_lo_full_n;
  wire tmp_3_cast_loc_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_shiftReg_20 U_fifo_w8_d3_A_ram
       (.ap_clk(ap_clk),
        .img0_cols_V_c_full_n(img0_cols_V_c_full_n),
        .img0_rows_V_c_full_n(img0_rows_V_c_full_n),
        .in(in),
        .internal_full_n_reg(internal_full_n_reg_0),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .max_c_full_n(max_c_full_n),
        .min_c_full_n(min_c_full_n),
        .out(out),
        .p_cols_assign_cast_lo_full_n(p_cols_assign_cast_lo_full_n),
        .p_rows_assign_cast_lo_full_n(p_rows_assign_cast_lo_full_n),
        .tmp_3_cast_loc_c_full_n(tmp_3_cast_loc_c_full_n));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(\mOutPtr[2]_i_2__1_n_0 ),
        .I2(min_c_empty_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__6_n_0),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__8
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(img0_rows_V_c_full_n),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__9
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(img0_cols_V_c_full_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(min_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n_i_2__19_n_0),
        .I1(internal_full_n_i_3__6_n_0),
        .I2(mOutPtr[1]),
        .I3(min_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__19
       (.I0(min_c_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(min_c_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__6
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(min_c_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(min_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(min_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(min_c_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(min_c_full_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(min_c_full_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(min_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr[2]_i_2__1_n_0 ),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(min_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(min_c_full_n),
        .O(\mOutPtr[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__2 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(p_cols_assign_cast_lo_full_n),
        .O(\mOutPtr_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__3 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(p_rows_assign_cast_lo_full_n),
        .O(\mOutPtr_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(tmp_3_cast_loc_c_full_n),
        .O(\mOutPtr_reg[2]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__5 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(max_c_full_n),
        .O(\mOutPtr_reg[2]_3 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d3_A" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_18
   (tmp_3_cast_loc_c_full_n,
    tmp_3_cast_loc_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    Loop_loop_height_pro_U0_tmp_3_cast_loc_read,
    internal_full_n_reg_1,
    in,
    SS);
  output tmp_3_cast_loc_c_full_n;
  output tmp_3_cast_loc_c_empty_n;
  output [7:0]out;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  input internal_full_n_reg_1;
  input [7:0]in;
  input [0:0]SS;

  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n_i_1__19_n_0;
  wire internal_full_n_i_2__24_n_0;
  wire internal_full_n_i_3__9_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire [7:0]out;
  wire tmp_3_cast_loc_c_empty_n;
  wire tmp_3_cast_loc_c_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_shiftReg U_fifo_w8_d3_A_ram
       (.ap_clk(ap_clk),
        .in(in),
        .internal_full_n_reg(tmp_3_cast_loc_c_full_n),
        .internal_full_n_reg_0(internal_full_n_reg_1),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(tmp_3_cast_loc_c_empty_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__9_n_0),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(tmp_3_cast_loc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n_i_2__24_n_0),
        .I1(internal_full_n_i_3__9_n_0),
        .I2(mOutPtr[1]),
        .I3(tmp_3_cast_loc_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__19_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__24
       (.I0(tmp_3_cast_loc_c_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(tmp_3_cast_loc_c_full_n),
        .I3(internal_full_n_reg_1),
        .O(internal_full_n_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__2
       (.I0(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I1(tmp_3_cast_loc_c_empty_n),
        .I2(internal_full_n_reg_1),
        .I3(tmp_3_cast_loc_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(tmp_3_cast_loc_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(tmp_3_cast_loc_c_empty_n),
        .I1(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I2(tmp_3_cast_loc_c_full_n),
        .I3(internal_full_n_reg_1),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_1),
        .I2(tmp_3_cast_loc_c_full_n),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(tmp_3_cast_loc_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_reg_0),
        .I3(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .I4(tmp_3_cast_loc_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_shiftReg
   (out,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    in,
    ap_clk);
  output [7:0]out;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [7:0]in;
  input ap_clk;

  wire ap_clk;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\tmp_3_cast_loc_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d3_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_shiftReg_20
   (\mOutPtr_reg[1] ,
    out,
    min_c_full_n,
    p_cols_assign_cast_lo_full_n,
    internal_full_n_reg,
    tmp_3_cast_loc_c_full_n,
    p_rows_assign_cast_lo_full_n,
    internal_full_n_reg_0,
    mOutPtr,
    img0_rows_V_c_full_n,
    img0_cols_V_c_full_n,
    max_c_full_n,
    in,
    ap_clk);
  output \mOutPtr_reg[1] ;
  output [7:0]out;
  input min_c_full_n;
  input p_cols_assign_cast_lo_full_n;
  input internal_full_n_reg;
  input tmp_3_cast_loc_c_full_n;
  input p_rows_assign_cast_lo_full_n;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input img0_rows_V_c_full_n;
  input img0_cols_V_c_full_n;
  input max_c_full_n;
  input [7:0]in;
  input ap_clk;

  wire \SRL_SIG_reg[3][0]_srl4_i_5_n_0 ;
  wire ap_clk;
  wire img0_cols_V_c_full_n;
  wire img0_rows_V_c_full_n;
  wire [7:0]in;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr_reg[1] ;
  wire max_c_full_n;
  wire min_c_full_n;
  wire [7:0]out;
  wire p_cols_assign_cast_lo_full_n;
  wire p_rows_assign_cast_lo_full_n;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire tmp_3_cast_loc_c_full_n;

  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(min_c_full_n),
        .I1(\mOutPtr_reg[1] ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(\SRL_SIG_reg[3][0]_srl4_i_5_n_0 ),
        .I1(p_cols_assign_cast_lo_full_n),
        .I2(internal_full_n_reg),
        .I3(tmp_3_cast_loc_c_full_n),
        .I4(p_rows_assign_cast_lo_full_n),
        .I5(internal_full_n_reg_0),
        .O(\mOutPtr_reg[1] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(min_c_full_n),
        .I1(img0_rows_V_c_full_n),
        .I2(img0_cols_V_c_full_n),
        .I3(max_c_full_n),
        .O(\SRL_SIG_reg[3][0]_srl4_i_5_n_0 ));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\min_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d3_A_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_shiftReg_21
   (S,
    out,
    \tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    mOutPtr,
    \int_min_reg[7] ,
    in,
    ap_clk);
  output [3:0]S;
  output [7:0]out;
  output [3:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ;
  input internal_full_n_reg;
  input internal_full_n_reg_0;
  input [2:0]mOutPtr;
  input [7:0]\int_min_reg[7] ;
  input [7:0]in;
  input ap_clk;

  wire [3:0]S;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]\int_min_reg[7] ;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [3:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ;

  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(internal_full_n_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__3 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\max_c_U/U_fifo_w8_d3_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry__0_i_1
       (.I0(out[7]),
        .I1(\int_min_reg[7] [7]),
        .O(\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry__0_i_2
       (.I0(out[6]),
        .I1(\int_min_reg[7] [6]),
        .O(\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry__0_i_3
       (.I0(out[5]),
        .I1(\int_min_reg[7] [5]),
        .O(\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry__0_i_4
       (.I0(out[4]),
        .I1(\int_min_reg[7] [4]),
        .O(\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry_i_1
       (.I0(out[3]),
        .I1(\int_min_reg[7] [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry_i_2
       (.I0(out[2]),
        .I1(\int_min_reg[7] [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry_i_3
       (.I0(out[1]),
        .I1(\int_min_reg[7] [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_8_tr_i_i_fu_197_p2_carry_i_4
       (.I0(out[0]),
        .I1(\int_min_reg[7] [0]),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strebkb
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  wire [7:0]Q;
  wire [28:0]out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strebkb_DSP48_0 hls_contrast_strebkb_DSP48_0_U
       (.Q(Q),
        .out(out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strebkb_DSP48_0
   (out,
    Q);
  output [28:0]out;
  input [7:0]Q;

  (* RTL_KEEP = "true" *) wire [7:0]Q;
  wire in00_n_76;
  (* RTL_KEEP = "true" *) wire [28:0]out;
  (* RTL_KEEP = "true" *) wire [21:0]p_0_in;
  wire NLW_in00_CARRYCASCOUT_UNCONNECTED;
  wire NLW_in00_MULTSIGNOUT_UNCONNECTED;
  wire NLW_in00_OVERFLOW_UNCONNECTED;
  wire NLW_in00_PATTERNBDETECT_UNCONNECTED;
  wire NLW_in00_PATTERNDETECT_UNCONNECTED;
  wire NLW_in00_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_in00_ACOUT_UNCONNECTED;
  wire [17:0]NLW_in00_BCOUT_UNCONNECTED;
  wire [3:0]NLW_in00_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_in00_P_UNCONNECTED;
  wire [47:0]NLW_in00_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(p_0_in[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b1),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_0_in[12]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    in00
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_in00_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_in00_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_in00_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_in00_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_in00_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_in00_OVERFLOW_UNCONNECTED),
        .P({NLW_in00_P_UNCONNECTED[47:30],in00_n_76,out}),
        .PATTERNBDETECT(NLW_in00_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_in00_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_in00_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_in00_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stredEe
   (P,
    ap_block_pp0_stage0_subdone2_in,
    \r_V_1_reg_728_reg[29] ,
    ap_clk,
    Q,
    p_Val2_2_reg_723_reg,
    ap_block_pp0_stage0_subdone,
    ap_reg_pp0_iter3_tmp_36_i_reg_692,
    ap_enable_reg_pp0_iter4,
    tmp_10_fu_248_p3);
  output [8:0]P;
  output ap_block_pp0_stage0_subdone2_in;
  output \r_V_1_reg_728_reg[29] ;
  input ap_clk;
  input [7:0]Q;
  input [28:0]p_Val2_2_reg_723_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_reg_pp0_iter3_tmp_36_i_reg_692;
  input ap_enable_reg_pp0_iter4;
  input tmp_10_fu_248_p3;

  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_tmp_36_i_reg_692;
  wire [28:0]p_Val2_2_reg_723_reg;
  wire \r_V_1_reg_728_reg[29] ;
  wire tmp_10_fu_248_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stredEe_DSP48_2 hls_contrast_stredEe_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_reg_pp0_iter3_tmp_36_i_reg_692(ap_reg_pp0_iter3_tmp_36_i_reg_692),
        .p_Val2_2_reg_723_reg(p_Val2_2_reg_723_reg),
        .\r_V_1_reg_728_reg[29] (\r_V_1_reg_728_reg[29] ),
        .tmp_10_fu_248_p3(tmp_10_fu_248_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stredEe_DSP48_2
   (P,
    ap_block_pp0_stage0_subdone2_in,
    \r_V_1_reg_728_reg[29] ,
    ap_clk,
    Q,
    p_Val2_2_reg_723_reg,
    ap_block_pp0_stage0_subdone,
    ap_reg_pp0_iter3_tmp_36_i_reg_692,
    ap_enable_reg_pp0_iter4,
    tmp_10_fu_248_p3);
  output [8:0]P;
  output ap_block_pp0_stage0_subdone2_in;
  output \r_V_1_reg_728_reg[29] ;
  input ap_clk;
  input [7:0]Q;
  input [28:0]p_Val2_2_reg_723_reg;
  input ap_block_pp0_stage0_subdone;
  input ap_reg_pp0_iter3_tmp_36_i_reg_692;
  input ap_enable_reg_pp0_iter4;
  input tmp_10_fu_248_p3;

  wire [8:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire ap_reg_pp0_iter3_tmp_36_i_reg_692;
  wire [28:0]p_Val2_2_reg_723_reg;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_1_reg_728_reg[29] ;
  wire tmp_10_fu_248_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \ap_reg_pp0_iter2_tmp_36_i_reg_692[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone2_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_Val2_2_reg_723_reg}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone2_in),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_1_reg_728[29]_i_1 
       (.I0(ap_reg_pp0_iter3_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(tmp_10_fu_248_p3),
        .O(\r_V_1_reg_728_reg[29] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    ap_block_pp0_stage0_110011,
    S,
    \r_V_2_reg_758_reg[29] ,
    p,
    ap_clk,
    B,
    ap_enable_reg_pp0_iter8_reg,
    img1_data_stream_2_s_full_n,
    ap_reg_pp0_iter7_tmp_36_i_reg_692,
    img1_data_stream_1_s_full_n,
    img1_data_stream_0_s_full_n,
    img0_data_stream_0_s_empty_n,
    img0_data_stream_1_s_empty_n,
    tmp_36_i_reg_692,
    img0_data_stream_2_s_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_pp0_iter4_tmp_36_i_reg_692,
    ap_reg_pp0_iter4_tmp_23_reg_701,
    \p_Val2_4_reg_733_reg[7] ,
    Q,
    tmp_reg_738,
    ap_reg_pp0_iter5_tmp_36_i_reg_692,
    ap_enable_reg_pp0_iter6,
    tmp_14_fu_383_p3,
    p_1_out,
    \r_V_1_reg_728_reg[29] );
  output [10:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone;
  output ap_block_pp0_stage0_110011;
  output [3:0]S;
  output \r_V_2_reg_758_reg[29] ;
  output [3:0]p;
  input ap_clk;
  input [8:0]B;
  input ap_enable_reg_pp0_iter8_reg;
  input img1_data_stream_2_s_full_n;
  input ap_reg_pp0_iter7_tmp_36_i_reg_692;
  input img1_data_stream_1_s_full_n;
  input img1_data_stream_0_s_full_n;
  input img0_data_stream_0_s_empty_n;
  input img0_data_stream_1_s_empty_n;
  input tmp_36_i_reg_692;
  input img0_data_stream_2_s_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_pp0_iter4_tmp_36_i_reg_692;
  input [7:0]ap_reg_pp0_iter4_tmp_23_reg_701;
  input \p_Val2_4_reg_733_reg[7] ;
  input [2:0]Q;
  input tmp_reg_738;
  input ap_reg_pp0_iter5_tmp_36_i_reg_692;
  input ap_enable_reg_pp0_iter6;
  input tmp_14_fu_383_p3;
  input [3:0]p_1_out;
  input \r_V_1_reg_728_reg[29] ;

  wire [8:0]B;
  wire [0:0]E;
  wire [10:0]P;
  wire [2:0]Q;
  wire [3:0]S;
  wire ap_block_pp0_stage0_110011;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter8_reg;
  wire [7:0]ap_reg_pp0_iter4_tmp_23_reg_701;
  wire ap_reg_pp0_iter4_tmp_36_i_reg_692;
  wire ap_reg_pp0_iter5_tmp_36_i_reg_692;
  wire ap_reg_pp0_iter7_tmp_36_i_reg_692;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_2_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_full_n;
  wire [3:0]p;
  wire [3:0]p_1_out;
  wire \p_Val2_4_reg_733_reg[7] ;
  wire \r_V_1_reg_728_reg[29] ;
  wire \r_V_2_reg_758_reg[29] ;
  wire tmp_14_fu_383_p3;
  wire tmp_36_i_reg_692;
  wire tmp_reg_738;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg_DSP48_3_41 hls_contrast_streeOg_DSP48_3_U
       (.B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp0_stage0_110011(ap_block_pp0_stage0_110011),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter8_reg(ap_enable_reg_pp0_iter8_reg),
        .ap_reg_pp0_iter4_tmp_23_reg_701(ap_reg_pp0_iter4_tmp_23_reg_701),
        .ap_reg_pp0_iter4_tmp_36_i_reg_692(ap_reg_pp0_iter4_tmp_36_i_reg_692),
        .ap_reg_pp0_iter5_tmp_36_i_reg_692(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .ap_reg_pp0_iter7_tmp_36_i_reg_692(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .p_0(p),
        .p_1_out(p_1_out),
        .\p_Val2_4_reg_733_reg[7] (\p_Val2_4_reg_733_reg[7] ),
        .\r_V_1_reg_728_reg[29] (\r_V_1_reg_728_reg[29] ),
        .\r_V_2_reg_758_reg[29] (\r_V_2_reg_758_reg[29] ),
        .tmp_14_fu_383_p3(tmp_14_fu_383_p3),
        .tmp_36_i_reg_692(tmp_36_i_reg_692),
        .tmp_reg_738(tmp_reg_738));
endmodule

(* ORIG_REF_NAME = "hls_contrast_streeOg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg_40
   (P,
    p,
    \p_Val2_20_reg_743_reg[6] ,
    S,
    \p_Val2_20_reg_743_reg[0] ,
    \r_V_3_reg_786_reg[29] ,
    p_1_out,
    p_0,
    E,
    ap_clk,
    B,
    tmp_10_fu_248_p3,
    Q,
    ap_reg_pp0_iter4_tmp_25_reg_712,
    tmp_reg_738,
    ap_reg_pp0_iter5_tmp_36_i_reg_692,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter6,
    tmp_18_fu_447_p3);
  output [10:0]P;
  output p;
  output \p_Val2_20_reg_743_reg[6] ;
  output [3:0]S;
  output \p_Val2_20_reg_743_reg[0] ;
  output \r_V_3_reg_786_reg[29] ;
  output [3:0]p_1_out;
  output [3:0]p_0;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;
  input tmp_10_fu_248_p3;
  input [7:0]Q;
  input [7:0]ap_reg_pp0_iter4_tmp_25_reg_712;
  input tmp_reg_738;
  input ap_reg_pp0_iter5_tmp_36_i_reg_692;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter6;
  input tmp_18_fu_447_p3;

  wire [8:0]B;
  wire [0:0]E;
  wire [10:0]P;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [7:0]ap_reg_pp0_iter4_tmp_25_reg_712;
  wire ap_reg_pp0_iter5_tmp_36_i_reg_692;
  wire p;
  wire [3:0]p_0;
  wire [3:0]p_1_out;
  wire \p_Val2_20_reg_743_reg[0] ;
  wire \p_Val2_20_reg_743_reg[6] ;
  wire \r_V_3_reg_786_reg[29] ;
  wire tmp_10_fu_248_p3;
  wire tmp_18_fu_447_p3;
  wire tmp_reg_738;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg_DSP48_3 hls_contrast_streeOg_DSP48_3_U
       (.B(B),
        .E(E),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_reg_pp0_iter4_tmp_25_reg_712(ap_reg_pp0_iter4_tmp_25_reg_712),
        .ap_reg_pp0_iter5_tmp_36_i_reg_692(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .p_0(p),
        .p_1(p_0),
        .p_1_out(p_1_out),
        .\p_Val2_20_reg_743_reg[0] (\p_Val2_20_reg_743_reg[0] ),
        .\p_Val2_20_reg_743_reg[6] (\p_Val2_20_reg_743_reg[6] ),
        .\r_V_3_reg_786_reg[29] (\r_V_3_reg_786_reg[29] ),
        .tmp_10_fu_248_p3(tmp_10_fu_248_p3),
        .tmp_18_fu_447_p3(tmp_18_fu_447_p3),
        .tmp_reg_738(tmp_reg_738));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg_DSP48_3
   (P,
    p_0,
    \p_Val2_20_reg_743_reg[6] ,
    S,
    \p_Val2_20_reg_743_reg[0] ,
    \r_V_3_reg_786_reg[29] ,
    p_1_out,
    p_1,
    E,
    ap_clk,
    B,
    tmp_10_fu_248_p3,
    Q,
    ap_reg_pp0_iter4_tmp_25_reg_712,
    tmp_reg_738,
    ap_reg_pp0_iter5_tmp_36_i_reg_692,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter6,
    tmp_18_fu_447_p3);
  output [10:0]P;
  output p_0;
  output \p_Val2_20_reg_743_reg[6] ;
  output [3:0]S;
  output \p_Val2_20_reg_743_reg[0] ;
  output \r_V_3_reg_786_reg[29] ;
  output [3:0]p_1_out;
  output [3:0]p_1;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;
  input tmp_10_fu_248_p3;
  input [7:0]Q;
  input [7:0]ap_reg_pp0_iter4_tmp_25_reg_712;
  input tmp_reg_738;
  input ap_reg_pp0_iter5_tmp_36_i_reg_692;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter6;
  input tmp_18_fu_447_p3;

  wire [8:0]B;
  wire [0:0]E;
  wire [10:0]P;
  wire [7:0]Q;
  wire [3:0]S;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter6;
  wire [7:0]ap_reg_pp0_iter4_tmp_25_reg_712;
  wire ap_reg_pp0_iter5_tmp_36_i_reg_692;
  wire p_0;
  wire [3:0]p_1;
  wire [3:0]p_1_out;
  wire \p_Val2_20_reg_743_reg[0] ;
  wire \p_Val2_20_reg_743_reg[6] ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_3_reg_786_reg[29] ;
  wire tmp_10_fu_248_p3;
  wire tmp_18_fu_447_p3;
  wire tmp_reg_738;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4111111111111111)) 
    i_op_assign_5_fu_295_p2_carry__0_i_5
       (.I0(tmp_10_fu_248_p3),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Q[6]),
        .I5(\p_Val2_20_reg_743_reg[6] ),
        .O(p_0));
  LUT6 #(
    .INIT(64'h700D0D0D0D0D0D0D)) 
    i_op_assign_5_fu_295_p2_carry__0_i_6
       (.I0(tmp_10_fu_248_p3),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\p_Val2_20_reg_743_reg[6] ),
        .O(p_1_out[3]));
  LUT6 #(
    .INIT(64'h7D0000F500F500F5)) 
    i_op_assign_5_fu_295_p2_carry__0_i_7
       (.I0(tmp_10_fu_248_p3),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(Q[5]),
        .I4(\p_Val2_20_reg_743_reg[6] ),
        .I5(Q[4]),
        .O(p_1_out[2]));
  LUT6 #(
    .INIT(64'h7FD500000000FF55)) 
    i_op_assign_5_fu_295_p2_carry__0_i_8
       (.I0(tmp_10_fu_248_p3),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(\p_Val2_20_reg_743_reg[6] ),
        .O(p_1_out[1]));
  LUT6 #(
    .INIT(64'h8222222222222222)) 
    i_op_assign_5_fu_295_p2_carry_i_5
       (.I0(\p_Val2_20_reg_743_reg[0] ),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(tmp_reg_738),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(p_1_out[0]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_6_fu_304_p2_carry__0_i_1
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[7]),
        .I1(p_0),
        .O(p_1[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_6_fu_304_p2_carry__0_i_2
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[6]),
        .I1(p_1_out[3]),
        .O(p_1[2]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_6_fu_304_p2_carry__0_i_3
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[5]),
        .I1(p_1_out[2]),
        .O(p_1[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_6_fu_304_p2_carry__0_i_4
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[4]),
        .I1(p_1_out[1]),
        .O(p_1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_6_fu_304_p2_carry_i_1
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[3]),
        .I1(p_1_out[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h6AAA9555AAAAAAAA)) 
    i_op_assign_6_fu_304_p2_carry_i_2
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[2]),
        .I1(Q[1]),
        .I2(tmp_reg_738),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\p_Val2_20_reg_743_reg[0] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h6A95AAAA)) 
    i_op_assign_6_fu_304_p2_carry_i_3
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[1]),
        .I1(Q[0]),
        .I2(tmp_reg_738),
        .I3(Q[1]),
        .I4(\p_Val2_20_reg_743_reg[0] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6AA6)) 
    i_op_assign_6_fu_304_p2_carry_i_4
       (.I0(ap_reg_pp0_iter4_tmp_25_reg_712[0]),
        .I1(\p_Val2_20_reg_743_reg[0] ),
        .I2(Q[0]),
        .I3(tmp_reg_738),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h6AAAAAAAFFFFFFFF)) 
    \p_Val2_20_reg_743[3]_i_2 
       (.I0(Q[7]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(\p_Val2_20_reg_743_reg[6] ),
        .I5(tmp_10_fu_248_p3),
        .O(\p_Val2_20_reg_743_reg[0] ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \p_Val2_20_reg_743[7]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(tmp_reg_738),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\p_Val2_20_reg_743_reg[6] ));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_3_reg_786[29]_i_1 
       (.I0(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(tmp_18_fu_447_p3),
        .O(\r_V_3_reg_786_reg[29] ));
endmodule

(* ORIG_REF_NAME = "hls_contrast_streeOg_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streeOg_DSP48_3_41
   (P,
    E,
    ap_block_pp0_stage0_subdone,
    ap_block_pp0_stage0_110011,
    S,
    \r_V_2_reg_758_reg[29] ,
    p_0,
    ap_clk,
    B,
    ap_enable_reg_pp0_iter8_reg,
    img1_data_stream_2_s_full_n,
    ap_reg_pp0_iter7_tmp_36_i_reg_692,
    img1_data_stream_1_s_full_n,
    img1_data_stream_0_s_full_n,
    img0_data_stream_0_s_empty_n,
    img0_data_stream_1_s_empty_n,
    tmp_36_i_reg_692,
    img0_data_stream_2_s_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_pp0_iter4_tmp_36_i_reg_692,
    ap_reg_pp0_iter4_tmp_23_reg_701,
    \p_Val2_4_reg_733_reg[7] ,
    Q,
    tmp_reg_738,
    ap_reg_pp0_iter5_tmp_36_i_reg_692,
    ap_enable_reg_pp0_iter6,
    tmp_14_fu_383_p3,
    p_1_out,
    \r_V_1_reg_728_reg[29] );
  output [10:0]P;
  output [0:0]E;
  output ap_block_pp0_stage0_subdone;
  output ap_block_pp0_stage0_110011;
  output [3:0]S;
  output \r_V_2_reg_758_reg[29] ;
  output [3:0]p_0;
  input ap_clk;
  input [8:0]B;
  input ap_enable_reg_pp0_iter8_reg;
  input img1_data_stream_2_s_full_n;
  input ap_reg_pp0_iter7_tmp_36_i_reg_692;
  input img1_data_stream_1_s_full_n;
  input img1_data_stream_0_s_full_n;
  input img0_data_stream_0_s_empty_n;
  input img0_data_stream_1_s_empty_n;
  input tmp_36_i_reg_692;
  input img0_data_stream_2_s_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_pp0_iter4_tmp_36_i_reg_692;
  input [7:0]ap_reg_pp0_iter4_tmp_23_reg_701;
  input \p_Val2_4_reg_733_reg[7] ;
  input [2:0]Q;
  input tmp_reg_738;
  input ap_reg_pp0_iter5_tmp_36_i_reg_692;
  input ap_enable_reg_pp0_iter6;
  input tmp_14_fu_383_p3;
  input [3:0]p_1_out;
  input \r_V_1_reg_728_reg[29] ;

  wire [8:0]B;
  wire [0:0]E;
  wire [10:0]P;
  wire [2:0]Q;
  wire [3:0]S;
  wire ap_block_pp0_stage0_110011;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter8_reg;
  wire [7:0]ap_reg_pp0_iter4_tmp_23_reg_701;
  wire ap_reg_pp0_iter4_tmp_36_i_reg_692;
  wire ap_reg_pp0_iter5_tmp_36_i_reg_692;
  wire ap_reg_pp0_iter7_tmp_36_i_reg_692;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_2_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_full_n;
  wire [3:0]p_0;
  wire [3:0]p_1_out;
  wire \p_Val2_4_reg_733_reg[7] ;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_1_reg_728_reg[29] ;
  wire \r_V_2_reg_758_reg[29] ;
  wire tmp_14_fu_383_p3;
  wire tmp_36_i_reg_692;
  wire tmp_reg_738;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF20A0A0A0)) 
    \ap_reg_pp0_iter2_tmp_36_i_reg_692[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter8_reg),
        .I1(img1_data_stream_2_s_full_n),
        .I2(ap_reg_pp0_iter7_tmp_36_i_reg_692),
        .I3(img1_data_stream_1_s_full_n),
        .I4(img1_data_stream_0_s_full_n),
        .I5(ap_block_pp0_stage0_110011),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h70F00000)) 
    \ap_reg_pp0_iter2_tmp_36_i_reg_692[0]_i_3 
       (.I0(img0_data_stream_0_s_empty_n),
        .I1(img0_data_stream_1_s_empty_n),
        .I2(tmp_36_i_reg_692),
        .I3(img0_data_stream_2_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_110011));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_5_fu_295_p2_carry__0_i_1
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[7]),
        .I1(\r_V_1_reg_728_reg[29] ),
        .O(p_0[3]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_5_fu_295_p2_carry__0_i_2
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[6]),
        .I1(p_1_out[3]),
        .O(p_0[2]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_5_fu_295_p2_carry__0_i_3
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[5]),
        .I1(p_1_out[2]),
        .O(p_0[1]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_5_fu_295_p2_carry__0_i_4
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[4]),
        .I1(p_1_out[1]),
        .O(p_0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    i_op_assign_5_fu_295_p2_carry_i_1
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[3]),
        .I1(p_1_out[0]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h6AAA9555AAAAAAAA)) 
    i_op_assign_5_fu_295_p2_carry_i_2
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[2]),
        .I1(Q[1]),
        .I2(tmp_reg_738),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\p_Val2_4_reg_733_reg[7] ),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h6A95AAAA)) 
    i_op_assign_5_fu_295_p2_carry_i_3
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[1]),
        .I1(Q[0]),
        .I2(tmp_reg_738),
        .I3(Q[1]),
        .I4(\p_Val2_4_reg_733_reg[7] ),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6AA6)) 
    i_op_assign_5_fu_295_p2_carry_i_4
       (.I0(ap_reg_pp0_iter4_tmp_23_reg_701[0]),
        .I1(\p_Val2_4_reg_733_reg[7] ),
        .I2(Q[0]),
        .I3(tmp_reg_738),
        .O(S[0]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_20_reg_743[7]_i_1 
       (.I0(ap_reg_pp0_iter4_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_2_reg_758[29]_i_1 
       (.I0(ap_reg_pp0_iter5_tmp_36_i_reg_692),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter6),
        .I4(tmp_14_fu_383_p3),
        .O(\r_V_2_reg_758_reg[29] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strefYi
   (\loop[0].remd_tmp_reg[1][1] ,
    ap_block_pp0_stage0_110011__0,
    \loop[0].divisor_tmp_reg[1][8] ,
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ,
    ap_clk,
    p_0_in,
    ap_enable_reg_pp0_iter24_reg,
    img2_data_stream_0_s_full_n,
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ,
    img2_data_stream_1_s_full_n,
    img2_data_stream_2_s_full_n,
    ap_enable_reg_pp0_iter1_reg,
    img1_data_stream_0_s_empty_n,
    \exitcond_i_i_i_reg_318_reg[0] ,
    img1_data_stream_1_s_empty_n,
    img1_data_stream_2_s_empty_n,
    Q,
    \tmp_10_i_i_reg_352_reg[16] ,
    \tmp_8_tr_cast_i_i_ca_reg_304_reg[8] );
  output \loop[0].remd_tmp_reg[1][1] ;
  output ap_block_pp0_stage0_110011__0;
  output [7:0]\loop[0].divisor_tmp_reg[1][8] ;
  output [7:0]\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ;
  input ap_clk;
  input [7:0]p_0_in;
  input ap_enable_reg_pp0_iter24_reg;
  input img2_data_stream_0_s_full_n;
  input \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_2_s_full_n;
  input ap_enable_reg_pp0_iter1_reg;
  input img1_data_stream_0_s_empty_n;
  input \exitcond_i_i_i_reg_318_reg[0] ;
  input img1_data_stream_1_s_empty_n;
  input img1_data_stream_2_s_empty_n;
  input [0:0]Q;
  input [16:0]\tmp_10_i_i_reg_352_reg[16] ;
  input [8:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] ;

  wire [0:0]Q;
  wire ap_block_pp0_stage0_110011__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter24_reg;
  wire [7:0]\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  wire \exitcond_i_i_i_reg_318_reg[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire [7:0]\loop[0].divisor_tmp_reg[1][8] ;
  wire \loop[0].remd_tmp_reg[1][1] ;
  wire [7:0]p_0_in;
  wire [16:0]\tmp_10_i_i_reg_352_reg[16] ;
  wire [8:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strefYi_div hls_contrast_strefYi_div_U
       (.Q(Q),
        .ap_block_pp0_stage0_110011__0(ap_block_pp0_stage0_110011__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter24_reg(ap_enable_reg_pp0_iter24_reg),
        .\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] (\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ),
        .\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] (\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .\exitcond_i_i_i_reg_318_reg[0] (\exitcond_i_i_i_reg_318_reg[0] ),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .\loop[0].divisor_tmp_reg[1][8] (\loop[0].divisor_tmp_reg[1][8] ),
        .\loop[0].remd_tmp_reg[1][1] (\loop[0].remd_tmp_reg[1][1] ),
        .p_0_in(p_0_in),
        .\tmp_10_i_i_reg_352_reg[16] (\tmp_10_i_i_reg_352_reg[16] ),
        .\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] (\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strefYi_div
   (\loop[0].remd_tmp_reg[1][1] ,
    ap_block_pp0_stage0_110011__0,
    \loop[0].divisor_tmp_reg[1][8] ,
    \ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ,
    ap_clk,
    p_0_in,
    ap_enable_reg_pp0_iter24_reg,
    img2_data_stream_0_s_full_n,
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ,
    img2_data_stream_1_s_full_n,
    img2_data_stream_2_s_full_n,
    ap_enable_reg_pp0_iter1_reg,
    img1_data_stream_0_s_empty_n,
    \exitcond_i_i_i_reg_318_reg[0] ,
    img1_data_stream_1_s_empty_n,
    img1_data_stream_2_s_empty_n,
    Q,
    \tmp_10_i_i_reg_352_reg[16] ,
    \tmp_8_tr_cast_i_i_ca_reg_304_reg[8] );
  output \loop[0].remd_tmp_reg[1][1] ;
  output ap_block_pp0_stage0_110011__0;
  output [7:0]\loop[0].divisor_tmp_reg[1][8] ;
  output [7:0]\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ;
  input ap_clk;
  input [7:0]p_0_in;
  input ap_enable_reg_pp0_iter24_reg;
  input img2_data_stream_0_s_full_n;
  input \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_2_s_full_n;
  input ap_enable_reg_pp0_iter1_reg;
  input img1_data_stream_0_s_empty_n;
  input \exitcond_i_i_i_reg_318_reg[0] ;
  input img1_data_stream_1_s_empty_n;
  input img1_data_stream_2_s_empty_n;
  input [0:0]Q;
  input [16:0]\tmp_10_i_i_reg_352_reg[16] ;
  input [8:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] ;

  wire [0:0]Q;
  wire ap_block_pp0_stage0_110011__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter24_reg;
  wire [7:0]\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] ;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \dividend_tmp[0][16]_i_3_n_0 ;
  wire \dividend_tmp[0][16]_i_4_n_0 ;
  wire \dividend_tmp[0][16]_i_5_n_0 ;
  wire \dividend_tmp[0][16]_i_6_n_0 ;
  wire \dividend_tmp_reg[0][16]_i_2_n_1 ;
  wire \dividend_tmp_reg[0][16]_i_2_n_2 ;
  wire \dividend_tmp_reg[0][16]_i_2_n_3 ;
  wire [16:1]dividend_u0;
  wire \divisor0_reg_n_0_[0] ;
  wire \divisor0_reg_n_0_[1] ;
  wire \divisor0_reg_n_0_[2] ;
  wire \divisor0_reg_n_0_[3] ;
  wire \divisor0_reg_n_0_[4] ;
  wire \divisor0_reg_n_0_[5] ;
  wire \divisor0_reg_n_0_[6] ;
  wire \divisor0_reg_n_0_[7] ;
  wire \exitcond_i_i_i_reg_318_reg[0] ;
  wire hls_contrast_strefYi_div_u_0_n_11;
  wire hls_contrast_strefYi_div_u_0_n_12;
  wire hls_contrast_strefYi_div_u_0_n_13;
  wire hls_contrast_strefYi_div_u_0_n_14;
  wire hls_contrast_strefYi_div_u_0_n_15;
  wire hls_contrast_strefYi_div_u_0_n_16;
  wire hls_contrast_strefYi_div_u_0_n_17;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire [7:0]\loop[0].divisor_tmp_reg[1][8] ;
  wire \loop[0].remd_tmp_reg[1][1] ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_0 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_1 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_2 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_3 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_3_n_0 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_4_n_0 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_5_n_0 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_6_n_0 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_i_7_n_0 ;
  wire [0:0]\loop[16].dividend_tmp_reg[17]_1 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_1 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_2 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_3 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_3_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_4_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_5_n_0 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_i_6_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_1 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_2 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_3 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_3_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_4_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_5_n_0 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_i_6_n_0 ;
  wire [7:0]p_0_in;
  wire p_0_in_0;
  wire p_1_in;
  wire [16:0]\tmp_10_i_i_reg_352_reg[16] ;
  wire [8:0]\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] ;
  wire [3:3]\NLW_dividend_tmp_reg[0][16]_i_2_CO_UNCONNECTED ;

  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [16]),
        .Q(p_1_in),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_10_i_i_reg_352_reg[16] [9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][16]_i_3 
       (.I0(p_1_in),
        .O(\dividend_tmp[0][16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][16]_i_4 
       (.I0(\dividend0_reg_n_0_[15] ),
        .O(\dividend_tmp[0][16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][16]_i_5 
       (.I0(\dividend0_reg_n_0_[14] ),
        .O(\dividend_tmp[0][16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend_tmp[0][16]_i_6 
       (.I0(\dividend0_reg_n_0_[13] ),
        .O(\dividend_tmp[0][16]_i_6_n_0 ));
  CARRY4 \dividend_tmp_reg[0][16]_i_2 
       (.CI(\loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_0 ),
        .CO({\NLW_dividend_tmp_reg[0][16]_i_2_CO_UNCONNECTED [3],\dividend_tmp_reg[0][16]_i_2_n_1 ,\dividend_tmp_reg[0][16]_i_2_n_2 ,\dividend_tmp_reg[0][16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[16:13]),
        .S({\dividend_tmp[0][16]_i_3_n_0 ,\dividend_tmp[0][16]_i_4_n_0 ,\dividend_tmp[0][16]_i_5_n_0 ,\dividend_tmp[0][16]_i_6_n_0 }));
  FDRE \divisor0_reg[0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [0]),
        .Q(\divisor0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \divisor0_reg[1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [1]),
        .Q(\divisor0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \divisor0_reg[2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [2]),
        .Q(\divisor0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \divisor0_reg[3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [3]),
        .Q(\divisor0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \divisor0_reg[4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [4]),
        .Q(\divisor0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \divisor0_reg[5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [5]),
        .Q(\divisor0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \divisor0_reg[6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [6]),
        .Q(\divisor0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \divisor0_reg[7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [7]),
        .Q(\divisor0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \divisor0_reg[8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\tmp_8_tr_cast_i_i_ca_reg_304_reg[8] [8]),
        .Q(p_0_in_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strefYi_div_u hls_contrast_strefYi_div_u_0
       (.D({hls_contrast_strefYi_div_u_0_n_11,hls_contrast_strefYi_div_u_0_n_12,hls_contrast_strefYi_div_u_0_n_13,hls_contrast_strefYi_div_u_0_n_14,hls_contrast_strefYi_div_u_0_n_15,hls_contrast_strefYi_div_u_0_n_16,hls_contrast_strefYi_div_u_0_n_17}),
        .Q({p_1_in,\dividend0_reg_n_0_[15] ,\dividend0_reg_n_0_[14] ,\dividend0_reg_n_0_[13] ,\dividend0_reg_n_0_[12] ,\dividend0_reg_n_0_[11] ,\dividend0_reg_n_0_[10] ,\dividend0_reg_n_0_[9] ,\dividend0_reg_n_0_[8] ,\dividend0_reg_n_0_[7] ,\dividend0_reg_n_0_[6] ,\dividend0_reg_n_0_[5] ,\dividend0_reg_n_0_[4] ,\dividend0_reg_n_0_[3] ,\dividend0_reg_n_0_[2] ,\dividend0_reg_n_0_[1] ,\dividend0_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[2] (Q),
        .ap_block_pp0_stage0_110011__0(ap_block_pp0_stage0_110011__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter24_reg(ap_enable_reg_pp0_iter24_reg),
        .\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] (\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .dividend_u0(dividend_u0),
        .\divisor0_reg[8] ({p_0_in_0,\divisor0_reg_n_0_[7] ,\divisor0_reg_n_0_[6] ,\divisor0_reg_n_0_[5] ,\divisor0_reg_n_0_[4] ,\divisor0_reg_n_0_[3] ,\divisor0_reg_n_0_[2] ,\divisor0_reg_n_0_[1] ,\divisor0_reg_n_0_[0] }),
        .\exitcond_i_i_i_reg_318_reg[0] (\exitcond_i_i_i_reg_318_reg[0] ),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .\loop[0].divisor_tmp_reg[1][8]_0 (\loop[0].divisor_tmp_reg[1][8] ),
        .\loop[0].remd_tmp_reg[1][1]_0 (\loop[0].remd_tmp_reg[1][1] ),
        .p_0_in(p_0_in),
        .\quot_reg[0] (\loop[16].dividend_tmp_reg[17]_1 ));
  CARRY4 \loop[10].dividend_tmp_reg[11][15]_srl12_i_2 
       (.CI(1'b0),
        .CO({\loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_0 ,\loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_1 ,\loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_2 ,\loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_3 }),
        .CYINIT(\loop[10].dividend_tmp_reg[11][15]_srl12_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[4:1]),
        .S({\loop[10].dividend_tmp_reg[11][15]_srl12_i_4_n_0 ,\loop[10].dividend_tmp_reg[11][15]_srl12_i_5_n_0 ,\loop[10].dividend_tmp_reg[11][15]_srl12_i_6_n_0 ,\loop[10].dividend_tmp_reg[11][15]_srl12_i_7_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].dividend_tmp_reg[11][15]_srl12_i_3 
       (.I0(\dividend0_reg_n_0_[0] ),
        .O(\loop[10].dividend_tmp_reg[11][15]_srl12_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].dividend_tmp_reg[11][15]_srl12_i_4 
       (.I0(\dividend0_reg_n_0_[4] ),
        .O(\loop[10].dividend_tmp_reg[11][15]_srl12_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].dividend_tmp_reg[11][15]_srl12_i_5 
       (.I0(\dividend0_reg_n_0_[3] ),
        .O(\loop[10].dividend_tmp_reg[11][15]_srl12_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].dividend_tmp_reg[11][15]_srl12_i_6 
       (.I0(\dividend0_reg_n_0_[2] ),
        .O(\loop[10].dividend_tmp_reg[11][15]_srl12_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[10].dividend_tmp_reg[11][15]_srl12_i_7 
       (.I0(\dividend0_reg_n_0_[1] ),
        .O(\loop[10].dividend_tmp_reg[11][15]_srl12_i_7_n_0 ));
  CARRY4 \loop[2].dividend_tmp_reg[3][15]_srl4_i_2 
       (.CI(\loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_0 ),
        .CO({\loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_0 ,\loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_1 ,\loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_2 ,\loop[2].dividend_tmp_reg[3][15]_srl4_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[12:9]),
        .S({\loop[2].dividend_tmp_reg[3][15]_srl4_i_3_n_0 ,\loop[2].dividend_tmp_reg[3][15]_srl4_i_4_n_0 ,\loop[2].dividend_tmp_reg[3][15]_srl4_i_5_n_0 ,\loop[2].dividend_tmp_reg[3][15]_srl4_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].dividend_tmp_reg[3][15]_srl4_i_3 
       (.I0(\dividend0_reg_n_0_[12] ),
        .O(\loop[2].dividend_tmp_reg[3][15]_srl4_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].dividend_tmp_reg[3][15]_srl4_i_4 
       (.I0(\dividend0_reg_n_0_[11] ),
        .O(\loop[2].dividend_tmp_reg[3][15]_srl4_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].dividend_tmp_reg[3][15]_srl4_i_5 
       (.I0(\dividend0_reg_n_0_[10] ),
        .O(\loop[2].dividend_tmp_reg[3][15]_srl4_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[2].dividend_tmp_reg[3][15]_srl4_i_6 
       (.I0(\dividend0_reg_n_0_[9] ),
        .O(\loop[2].dividend_tmp_reg[3][15]_srl4_i_6_n_0 ));
  CARRY4 \loop[6].dividend_tmp_reg[7][15]_srl8_i_2 
       (.CI(\loop[10].dividend_tmp_reg[11][15]_srl12_i_2_n_0 ),
        .CO({\loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_0 ,\loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_1 ,\loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_2 ,\loop[6].dividend_tmp_reg[7][15]_srl8_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(dividend_u0[8:5]),
        .S({\loop[6].dividend_tmp_reg[7][15]_srl8_i_3_n_0 ,\loop[6].dividend_tmp_reg[7][15]_srl8_i_4_n_0 ,\loop[6].dividend_tmp_reg[7][15]_srl8_i_5_n_0 ,\loop[6].dividend_tmp_reg[7][15]_srl8_i_6_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].dividend_tmp_reg[7][15]_srl8_i_3 
       (.I0(\dividend0_reg_n_0_[8] ),
        .O(\loop[6].dividend_tmp_reg[7][15]_srl8_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].dividend_tmp_reg[7][15]_srl8_i_4 
       (.I0(\dividend0_reg_n_0_[7] ),
        .O(\loop[6].dividend_tmp_reg[7][15]_srl8_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].dividend_tmp_reg[7][15]_srl8_i_5 
       (.I0(\dividend0_reg_n_0_[6] ),
        .O(\loop[6].dividend_tmp_reg[7][15]_srl8_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loop[6].dividend_tmp_reg[7][15]_srl8_i_6 
       (.I0(\dividend0_reg_n_0_[5] ),
        .O(\loop[6].dividend_tmp_reg[7][15]_srl8_i_6_n_0 ));
  FDRE \quot_reg[0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(\loop[16].dividend_tmp_reg[17]_1 ),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [0]),
        .R(1'b0));
  FDRE \quot_reg[1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_17),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [1]),
        .R(1'b0));
  FDRE \quot_reg[2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_16),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [2]),
        .R(1'b0));
  FDRE \quot_reg[3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_15),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [3]),
        .R(1'b0));
  FDRE \quot_reg[4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_14),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [4]),
        .R(1'b0));
  FDRE \quot_reg[5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_13),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [5]),
        .R(1'b0));
  FDRE \quot_reg[6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_12),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [6]),
        .R(1'b0));
  FDRE \quot_reg[7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1] ),
        .D(hls_contrast_strefYi_div_u_0_n_11),
        .Q(\ap_phi_reg_pp0_iter24_tmp_2_reg_173_reg[7] [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_strefYi_div_u
   (\loop[0].remd_tmp_reg[1][1]_0 ,
    \quot_reg[0] ,
    ap_block_pp0_stage0_110011__0,
    \loop[0].divisor_tmp_reg[1][8]_0 ,
    D,
    ap_clk,
    Q,
    p_0_in,
    ap_enable_reg_pp0_iter24_reg,
    img2_data_stream_0_s_full_n,
    \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ,
    img2_data_stream_1_s_full_n,
    img2_data_stream_2_s_full_n,
    ap_enable_reg_pp0_iter1_reg,
    img1_data_stream_0_s_empty_n,
    \exitcond_i_i_i_reg_318_reg[0] ,
    img1_data_stream_1_s_empty_n,
    img1_data_stream_2_s_empty_n,
    \ap_CS_fsm_reg[2] ,
    \divisor0_reg[8] ,
    dividend_u0);
  output \loop[0].remd_tmp_reg[1][1]_0 ;
  output [0:0]\quot_reg[0] ;
  output ap_block_pp0_stage0_110011__0;
  output [7:0]\loop[0].divisor_tmp_reg[1][8]_0 ;
  output [6:0]D;
  input ap_clk;
  input [16:0]Q;
  input [7:0]p_0_in;
  input ap_enable_reg_pp0_iter24_reg;
  input img2_data_stream_0_s_full_n;
  input \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  input img2_data_stream_1_s_full_n;
  input img2_data_stream_2_s_full_n;
  input ap_enable_reg_pp0_iter1_reg;
  input img1_data_stream_0_s_empty_n;
  input \exitcond_i_i_i_reg_318_reg[0] ;
  input img1_data_stream_1_s_empty_n;
  input img1_data_stream_2_s_empty_n;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input [8:0]\divisor0_reg[8] ;
  input [15:0]dividend_u0;

  wire [6:0]D;
  wire [16:0]Q;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001123_out;
  wire ap_block_pp0_stage0_110011__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter24_reg;
  wire \ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ;
  wire \cal_tmp[0]_carry__0_n_0 ;
  wire \cal_tmp[0]_carry__0_n_1 ;
  wire \cal_tmp[0]_carry__0_n_2 ;
  wire \cal_tmp[0]_carry__0_n_3 ;
  wire \cal_tmp[0]_carry__0_n_4 ;
  wire \cal_tmp[0]_carry__0_n_5 ;
  wire \cal_tmp[0]_carry__0_n_6 ;
  wire \cal_tmp[0]_carry__0_n_7 ;
  wire \cal_tmp[0]_carry__1_n_2 ;
  wire \cal_tmp[0]_carry__1_n_7 ;
  wire \cal_tmp[0]_carry_i_4_n_0 ;
  wire \cal_tmp[0]_carry_n_0 ;
  wire \cal_tmp[0]_carry_n_1 ;
  wire \cal_tmp[0]_carry_n_2 ;
  wire \cal_tmp[0]_carry_n_3 ;
  wire \cal_tmp[0]_carry_n_4 ;
  wire \cal_tmp[0]_carry_n_5 ;
  wire \cal_tmp[0]_carry_n_6 ;
  wire \cal_tmp[0]_carry_n_7 ;
  wire [17:17]\cal_tmp[10]_36 ;
  wire \cal_tmp[10]_carry__0_i_1_n_0 ;
  wire \cal_tmp[10]_carry__0_i_2_n_0 ;
  wire \cal_tmp[10]_carry__0_i_3_n_0 ;
  wire \cal_tmp[10]_carry__0_i_4_n_0 ;
  wire \cal_tmp[10]_carry__0_n_0 ;
  wire \cal_tmp[10]_carry__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__1_i_1_n_0 ;
  wire \cal_tmp[10]_carry__1_i_2_n_0 ;
  wire \cal_tmp[10]_carry__1_i_3_n_0 ;
  wire \cal_tmp[10]_carry__1_i_4_n_0 ;
  wire \cal_tmp[10]_carry__1_n_0 ;
  wire \cal_tmp[10]_carry__1_n_1 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_5 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__2_i_1_n_0 ;
  wire \cal_tmp[10]_carry__2_i_2_n_0 ;
  wire \cal_tmp[10]_carry__2_i_3_n_0 ;
  wire \cal_tmp[10]_carry__2_i_4_n_0 ;
  wire \cal_tmp[10]_carry__2_n_0 ;
  wire \cal_tmp[10]_carry__2_n_1 ;
  wire \cal_tmp[10]_carry__2_n_2 ;
  wire \cal_tmp[10]_carry__2_n_3 ;
  wire \cal_tmp[10]_carry__2_n_4 ;
  wire \cal_tmp[10]_carry__2_n_5 ;
  wire \cal_tmp[10]_carry__2_n_6 ;
  wire \cal_tmp[10]_carry__2_n_7 ;
  wire \cal_tmp[10]_carry__3_i_1_n_0 ;
  wire \cal_tmp[10]_carry__3_n_3 ;
  wire \cal_tmp[10]_carry_i_1_n_0 ;
  wire \cal_tmp[10]_carry_i_2_n_0 ;
  wire \cal_tmp[10]_carry_i_3_n_0 ;
  wire \cal_tmp[10]_carry_i_4_n_0 ;
  wire \cal_tmp[10]_carry_n_0 ;
  wire \cal_tmp[10]_carry_n_1 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire [17:17]\cal_tmp[11]_37 ;
  wire \cal_tmp[11]_carry__0_i_1_n_0 ;
  wire \cal_tmp[11]_carry__0_i_2_n_0 ;
  wire \cal_tmp[11]_carry__0_i_3_n_0 ;
  wire \cal_tmp[11]_carry__0_i_4_n_0 ;
  wire \cal_tmp[11]_carry__0_n_0 ;
  wire \cal_tmp[11]_carry__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__1_i_1_n_0 ;
  wire \cal_tmp[11]_carry__1_i_2_n_0 ;
  wire \cal_tmp[11]_carry__1_i_3_n_0 ;
  wire \cal_tmp[11]_carry__1_i_4_n_0 ;
  wire \cal_tmp[11]_carry__1_n_0 ;
  wire \cal_tmp[11]_carry__1_n_1 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__2_i_1_n_0 ;
  wire \cal_tmp[11]_carry__2_i_2_n_0 ;
  wire \cal_tmp[11]_carry__2_i_3_n_0 ;
  wire \cal_tmp[11]_carry__2_i_4_n_0 ;
  wire \cal_tmp[11]_carry__2_n_0 ;
  wire \cal_tmp[11]_carry__2_n_1 ;
  wire \cal_tmp[11]_carry__2_n_2 ;
  wire \cal_tmp[11]_carry__2_n_3 ;
  wire \cal_tmp[11]_carry__2_n_4 ;
  wire \cal_tmp[11]_carry__2_n_5 ;
  wire \cal_tmp[11]_carry__2_n_6 ;
  wire \cal_tmp[11]_carry__2_n_7 ;
  wire \cal_tmp[11]_carry__3_i_1_n_0 ;
  wire \cal_tmp[11]_carry__3_n_3 ;
  wire \cal_tmp[11]_carry_i_1_n_0 ;
  wire \cal_tmp[11]_carry_i_2_n_0 ;
  wire \cal_tmp[11]_carry_i_3_n_0 ;
  wire \cal_tmp[11]_carry_i_4_n_0 ;
  wire \cal_tmp[11]_carry_n_0 ;
  wire \cal_tmp[11]_carry_n_1 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire [17:17]\cal_tmp[12]_38 ;
  wire \cal_tmp[12]_carry__0_i_1_n_0 ;
  wire \cal_tmp[12]_carry__0_i_2_n_0 ;
  wire \cal_tmp[12]_carry__0_i_3_n_0 ;
  wire \cal_tmp[12]_carry__0_i_4_n_0 ;
  wire \cal_tmp[12]_carry__0_n_0 ;
  wire \cal_tmp[12]_carry__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__1_i_1_n_0 ;
  wire \cal_tmp[12]_carry__1_i_2_n_0 ;
  wire \cal_tmp[12]_carry__1_i_3_n_0 ;
  wire \cal_tmp[12]_carry__1_i_4_n_0 ;
  wire \cal_tmp[12]_carry__1_n_0 ;
  wire \cal_tmp[12]_carry__1_n_1 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__2_i_1_n_0 ;
  wire \cal_tmp[12]_carry__2_i_2_n_0 ;
  wire \cal_tmp[12]_carry__2_i_3_n_0 ;
  wire \cal_tmp[12]_carry__2_i_4_n_0 ;
  wire \cal_tmp[12]_carry__2_n_0 ;
  wire \cal_tmp[12]_carry__2_n_1 ;
  wire \cal_tmp[12]_carry__2_n_2 ;
  wire \cal_tmp[12]_carry__2_n_3 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_5 ;
  wire \cal_tmp[12]_carry__2_n_6 ;
  wire \cal_tmp[12]_carry__2_n_7 ;
  wire \cal_tmp[12]_carry__3_i_1_n_0 ;
  wire \cal_tmp[12]_carry__3_n_3 ;
  wire \cal_tmp[12]_carry_i_1_n_0 ;
  wire \cal_tmp[12]_carry_i_2_n_0 ;
  wire \cal_tmp[12]_carry_i_3_n_0 ;
  wire \cal_tmp[12]_carry_i_4_n_0 ;
  wire \cal_tmp[12]_carry_n_0 ;
  wire \cal_tmp[12]_carry_n_1 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire [17:17]\cal_tmp[13]_39 ;
  wire \cal_tmp[13]_carry__0_i_1_n_0 ;
  wire \cal_tmp[13]_carry__0_i_2_n_0 ;
  wire \cal_tmp[13]_carry__0_i_3_n_0 ;
  wire \cal_tmp[13]_carry__0_i_4_n_0 ;
  wire \cal_tmp[13]_carry__0_n_0 ;
  wire \cal_tmp[13]_carry__0_n_1 ;
  wire \cal_tmp[13]_carry__0_n_2 ;
  wire \cal_tmp[13]_carry__0_n_3 ;
  wire \cal_tmp[13]_carry__0_n_4 ;
  wire \cal_tmp[13]_carry__0_n_5 ;
  wire \cal_tmp[13]_carry__0_n_6 ;
  wire \cal_tmp[13]_carry__0_n_7 ;
  wire \cal_tmp[13]_carry__1_i_1_n_0 ;
  wire \cal_tmp[13]_carry__1_i_2_n_0 ;
  wire \cal_tmp[13]_carry__1_i_3_n_0 ;
  wire \cal_tmp[13]_carry__1_i_4_n_0 ;
  wire \cal_tmp[13]_carry__1_n_0 ;
  wire \cal_tmp[13]_carry__1_n_1 ;
  wire \cal_tmp[13]_carry__1_n_2 ;
  wire \cal_tmp[13]_carry__1_n_3 ;
  wire \cal_tmp[13]_carry__1_n_4 ;
  wire \cal_tmp[13]_carry__1_n_5 ;
  wire \cal_tmp[13]_carry__1_n_6 ;
  wire \cal_tmp[13]_carry__1_n_7 ;
  wire \cal_tmp[13]_carry__2_i_1_n_0 ;
  wire \cal_tmp[13]_carry__2_i_2_n_0 ;
  wire \cal_tmp[13]_carry__2_i_3_n_0 ;
  wire \cal_tmp[13]_carry__2_i_4_n_0 ;
  wire \cal_tmp[13]_carry__2_n_0 ;
  wire \cal_tmp[13]_carry__2_n_1 ;
  wire \cal_tmp[13]_carry__2_n_2 ;
  wire \cal_tmp[13]_carry__2_n_3 ;
  wire \cal_tmp[13]_carry__2_n_4 ;
  wire \cal_tmp[13]_carry__2_n_5 ;
  wire \cal_tmp[13]_carry__2_n_6 ;
  wire \cal_tmp[13]_carry__2_n_7 ;
  wire \cal_tmp[13]_carry__3_i_1_n_0 ;
  wire \cal_tmp[13]_carry__3_n_3 ;
  wire \cal_tmp[13]_carry_i_1_n_0 ;
  wire \cal_tmp[13]_carry_i_2_n_0 ;
  wire \cal_tmp[13]_carry_i_3_n_0 ;
  wire \cal_tmp[13]_carry_i_4_n_0 ;
  wire \cal_tmp[13]_carry_n_0 ;
  wire \cal_tmp[13]_carry_n_1 ;
  wire \cal_tmp[13]_carry_n_2 ;
  wire \cal_tmp[13]_carry_n_3 ;
  wire \cal_tmp[13]_carry_n_4 ;
  wire \cal_tmp[13]_carry_n_5 ;
  wire \cal_tmp[13]_carry_n_6 ;
  wire \cal_tmp[13]_carry_n_7 ;
  wire [17:17]\cal_tmp[14]_40 ;
  wire \cal_tmp[14]_carry__0_i_1_n_0 ;
  wire \cal_tmp[14]_carry__0_i_2_n_0 ;
  wire \cal_tmp[14]_carry__0_i_3_n_0 ;
  wire \cal_tmp[14]_carry__0_i_4_n_0 ;
  wire \cal_tmp[14]_carry__0_n_0 ;
  wire \cal_tmp[14]_carry__0_n_1 ;
  wire \cal_tmp[14]_carry__0_n_2 ;
  wire \cal_tmp[14]_carry__0_n_3 ;
  wire \cal_tmp[14]_carry__0_n_4 ;
  wire \cal_tmp[14]_carry__0_n_5 ;
  wire \cal_tmp[14]_carry__0_n_6 ;
  wire \cal_tmp[14]_carry__0_n_7 ;
  wire \cal_tmp[14]_carry__1_i_1_n_0 ;
  wire \cal_tmp[14]_carry__1_i_2_n_0 ;
  wire \cal_tmp[14]_carry__1_i_3_n_0 ;
  wire \cal_tmp[14]_carry__1_i_4_n_0 ;
  wire \cal_tmp[14]_carry__1_n_0 ;
  wire \cal_tmp[14]_carry__1_n_1 ;
  wire \cal_tmp[14]_carry__1_n_2 ;
  wire \cal_tmp[14]_carry__1_n_3 ;
  wire \cal_tmp[14]_carry__1_n_4 ;
  wire \cal_tmp[14]_carry__1_n_5 ;
  wire \cal_tmp[14]_carry__1_n_6 ;
  wire \cal_tmp[14]_carry__1_n_7 ;
  wire \cal_tmp[14]_carry__2_i_1_n_0 ;
  wire \cal_tmp[14]_carry__2_i_2_n_0 ;
  wire \cal_tmp[14]_carry__2_i_3_n_0 ;
  wire \cal_tmp[14]_carry__2_i_4_n_0 ;
  wire \cal_tmp[14]_carry__2_n_0 ;
  wire \cal_tmp[14]_carry__2_n_1 ;
  wire \cal_tmp[14]_carry__2_n_2 ;
  wire \cal_tmp[14]_carry__2_n_3 ;
  wire \cal_tmp[14]_carry__2_n_4 ;
  wire \cal_tmp[14]_carry__2_n_5 ;
  wire \cal_tmp[14]_carry__2_n_6 ;
  wire \cal_tmp[14]_carry__2_n_7 ;
  wire \cal_tmp[14]_carry__3_i_1_n_0 ;
  wire \cal_tmp[14]_carry__3_n_3 ;
  wire \cal_tmp[14]_carry_i_1_n_0 ;
  wire \cal_tmp[14]_carry_i_2_n_0 ;
  wire \cal_tmp[14]_carry_i_3_n_0 ;
  wire \cal_tmp[14]_carry_i_4_n_0 ;
  wire \cal_tmp[14]_carry_n_0 ;
  wire \cal_tmp[14]_carry_n_1 ;
  wire \cal_tmp[14]_carry_n_2 ;
  wire \cal_tmp[14]_carry_n_3 ;
  wire \cal_tmp[14]_carry_n_4 ;
  wire \cal_tmp[14]_carry_n_5 ;
  wire \cal_tmp[14]_carry_n_6 ;
  wire \cal_tmp[14]_carry_n_7 ;
  wire [17:17]\cal_tmp[15]_41 ;
  wire \cal_tmp[15]_carry__0_i_1_n_0 ;
  wire \cal_tmp[15]_carry__0_i_2_n_0 ;
  wire \cal_tmp[15]_carry__0_i_3_n_0 ;
  wire \cal_tmp[15]_carry__0_i_4_n_0 ;
  wire \cal_tmp[15]_carry__0_n_0 ;
  wire \cal_tmp[15]_carry__0_n_1 ;
  wire \cal_tmp[15]_carry__0_n_2 ;
  wire \cal_tmp[15]_carry__0_n_3 ;
  wire \cal_tmp[15]_carry__0_n_4 ;
  wire \cal_tmp[15]_carry__0_n_5 ;
  wire \cal_tmp[15]_carry__0_n_6 ;
  wire \cal_tmp[15]_carry__0_n_7 ;
  wire \cal_tmp[15]_carry__1_i_1_n_0 ;
  wire \cal_tmp[15]_carry__1_i_2_n_0 ;
  wire \cal_tmp[15]_carry__1_i_3_n_0 ;
  wire \cal_tmp[15]_carry__1_i_4_n_0 ;
  wire \cal_tmp[15]_carry__1_n_0 ;
  wire \cal_tmp[15]_carry__1_n_1 ;
  wire \cal_tmp[15]_carry__1_n_2 ;
  wire \cal_tmp[15]_carry__1_n_3 ;
  wire \cal_tmp[15]_carry__1_n_4 ;
  wire \cal_tmp[15]_carry__1_n_5 ;
  wire \cal_tmp[15]_carry__1_n_6 ;
  wire \cal_tmp[15]_carry__1_n_7 ;
  wire \cal_tmp[15]_carry__2_i_1_n_0 ;
  wire \cal_tmp[15]_carry__2_i_2_n_0 ;
  wire \cal_tmp[15]_carry__2_i_3_n_0 ;
  wire \cal_tmp[15]_carry__2_i_4_n_0 ;
  wire \cal_tmp[15]_carry__2_n_0 ;
  wire \cal_tmp[15]_carry__2_n_1 ;
  wire \cal_tmp[15]_carry__2_n_2 ;
  wire \cal_tmp[15]_carry__2_n_3 ;
  wire \cal_tmp[15]_carry__2_n_4 ;
  wire \cal_tmp[15]_carry__2_n_5 ;
  wire \cal_tmp[15]_carry__2_n_6 ;
  wire \cal_tmp[15]_carry__2_n_7 ;
  wire \cal_tmp[15]_carry__3_i_1_n_0 ;
  wire \cal_tmp[15]_carry__3_n_3 ;
  wire \cal_tmp[15]_carry_i_1_n_0 ;
  wire \cal_tmp[15]_carry_i_2_n_0 ;
  wire \cal_tmp[15]_carry_i_3_n_0 ;
  wire \cal_tmp[15]_carry_i_4_n_0 ;
  wire \cal_tmp[15]_carry_n_0 ;
  wire \cal_tmp[15]_carry_n_1 ;
  wire \cal_tmp[15]_carry_n_2 ;
  wire \cal_tmp[15]_carry_n_3 ;
  wire \cal_tmp[15]_carry_n_4 ;
  wire \cal_tmp[15]_carry_n_5 ;
  wire \cal_tmp[15]_carry_n_6 ;
  wire \cal_tmp[15]_carry_n_7 ;
  wire \cal_tmp[16]_carry__0_i_1_n_0 ;
  wire \cal_tmp[16]_carry__0_i_2_n_0 ;
  wire \cal_tmp[16]_carry__0_i_3_n_0 ;
  wire \cal_tmp[16]_carry__0_i_4_n_0 ;
  wire \cal_tmp[16]_carry__0_n_0 ;
  wire \cal_tmp[16]_carry__0_n_1 ;
  wire \cal_tmp[16]_carry__0_n_2 ;
  wire \cal_tmp[16]_carry__0_n_3 ;
  wire \cal_tmp[16]_carry__1_i_1_n_0 ;
  wire \cal_tmp[16]_carry__1_i_2_n_0 ;
  wire \cal_tmp[16]_carry__1_i_3_n_0 ;
  wire \cal_tmp[16]_carry__1_i_4_n_0 ;
  wire \cal_tmp[16]_carry__1_n_0 ;
  wire \cal_tmp[16]_carry__1_n_1 ;
  wire \cal_tmp[16]_carry__1_n_2 ;
  wire \cal_tmp[16]_carry__1_n_3 ;
  wire \cal_tmp[16]_carry__2_i_1_n_0 ;
  wire \cal_tmp[16]_carry__2_i_2_n_0 ;
  wire \cal_tmp[16]_carry__2_i_3_n_0 ;
  wire \cal_tmp[16]_carry__2_i_4_n_0 ;
  wire \cal_tmp[16]_carry__2_n_0 ;
  wire \cal_tmp[16]_carry__2_n_1 ;
  wire \cal_tmp[16]_carry__2_n_2 ;
  wire \cal_tmp[16]_carry__2_n_3 ;
  wire \cal_tmp[16]_carry__3_i_1_n_0 ;
  wire \cal_tmp[16]_carry__3_n_3 ;
  wire \cal_tmp[16]_carry_i_1_n_0 ;
  wire \cal_tmp[16]_carry_i_2_n_0 ;
  wire \cal_tmp[16]_carry_i_3_n_0 ;
  wire \cal_tmp[16]_carry_i_4_n_0 ;
  wire \cal_tmp[16]_carry_n_0 ;
  wire \cal_tmp[16]_carry_n_1 ;
  wire \cal_tmp[16]_carry_n_2 ;
  wire \cal_tmp[16]_carry_n_3 ;
  wire [17:17]\cal_tmp[1]_42 ;
  wire \cal_tmp[1]_carry__0_i_1_n_0 ;
  wire \cal_tmp[1]_carry__0_i_2_n_0 ;
  wire \cal_tmp[1]_carry__0_i_3_n_0 ;
  wire \cal_tmp[1]_carry__0_i_4_n_0 ;
  wire \cal_tmp[1]_carry__0_n_0 ;
  wire \cal_tmp[1]_carry__0_n_1 ;
  wire \cal_tmp[1]_carry__0_n_2 ;
  wire \cal_tmp[1]_carry__0_n_3 ;
  wire \cal_tmp[1]_carry__0_n_4 ;
  wire \cal_tmp[1]_carry__0_n_5 ;
  wire \cal_tmp[1]_carry__0_n_6 ;
  wire \cal_tmp[1]_carry__0_n_7 ;
  wire \cal_tmp[1]_carry__1_i_1_n_0 ;
  wire \cal_tmp[1]_carry__1_i_2_n_0 ;
  wire \cal_tmp[1]_carry__1_n_2 ;
  wire \cal_tmp[1]_carry__1_n_3 ;
  wire \cal_tmp[1]_carry__1_n_6 ;
  wire \cal_tmp[1]_carry__1_n_7 ;
  wire \cal_tmp[1]_carry_i_1_n_0 ;
  wire \cal_tmp[1]_carry_i_2_n_0 ;
  wire \cal_tmp[1]_carry_i_3_n_0 ;
  wire \cal_tmp[1]_carry_i_4_n_0 ;
  wire \cal_tmp[1]_carry_n_0 ;
  wire \cal_tmp[1]_carry_n_1 ;
  wire \cal_tmp[1]_carry_n_2 ;
  wire \cal_tmp[1]_carry_n_3 ;
  wire \cal_tmp[1]_carry_n_4 ;
  wire \cal_tmp[1]_carry_n_5 ;
  wire \cal_tmp[1]_carry_n_6 ;
  wire \cal_tmp[1]_carry_n_7 ;
  wire [17:17]\cal_tmp[2]_43 ;
  wire \cal_tmp[2]_carry__0_i_1_n_0 ;
  wire \cal_tmp[2]_carry__0_i_2_n_0 ;
  wire \cal_tmp[2]_carry__0_i_3_n_0 ;
  wire \cal_tmp[2]_carry__0_i_4_n_0 ;
  wire \cal_tmp[2]_carry__0_n_0 ;
  wire \cal_tmp[2]_carry__0_n_1 ;
  wire \cal_tmp[2]_carry__0_n_2 ;
  wire \cal_tmp[2]_carry__0_n_3 ;
  wire \cal_tmp[2]_carry__0_n_4 ;
  wire \cal_tmp[2]_carry__0_n_5 ;
  wire \cal_tmp[2]_carry__0_n_6 ;
  wire \cal_tmp[2]_carry__0_n_7 ;
  wire \cal_tmp[2]_carry__1_i_1_n_0 ;
  wire \cal_tmp[2]_carry__1_i_2_n_0 ;
  wire \cal_tmp[2]_carry__1_i_3_n_0 ;
  wire \cal_tmp[2]_carry__1_n_1 ;
  wire \cal_tmp[2]_carry__1_n_2 ;
  wire \cal_tmp[2]_carry__1_n_3 ;
  wire \cal_tmp[2]_carry__1_n_5 ;
  wire \cal_tmp[2]_carry__1_n_6 ;
  wire \cal_tmp[2]_carry__1_n_7 ;
  wire \cal_tmp[2]_carry_i_1_n_0 ;
  wire \cal_tmp[2]_carry_i_2_n_0 ;
  wire \cal_tmp[2]_carry_i_3_n_0 ;
  wire \cal_tmp[2]_carry_i_4_n_0 ;
  wire \cal_tmp[2]_carry_n_0 ;
  wire \cal_tmp[2]_carry_n_1 ;
  wire \cal_tmp[2]_carry_n_2 ;
  wire \cal_tmp[2]_carry_n_3 ;
  wire \cal_tmp[2]_carry_n_4 ;
  wire \cal_tmp[2]_carry_n_5 ;
  wire \cal_tmp[2]_carry_n_6 ;
  wire \cal_tmp[2]_carry_n_7 ;
  wire [17:17]\cal_tmp[3]_44 ;
  wire \cal_tmp[3]_carry__0_i_1_n_0 ;
  wire \cal_tmp[3]_carry__0_i_2_n_0 ;
  wire \cal_tmp[3]_carry__0_i_3_n_0 ;
  wire \cal_tmp[3]_carry__0_i_4_n_0 ;
  wire \cal_tmp[3]_carry__0_n_0 ;
  wire \cal_tmp[3]_carry__0_n_1 ;
  wire \cal_tmp[3]_carry__0_n_2 ;
  wire \cal_tmp[3]_carry__0_n_3 ;
  wire \cal_tmp[3]_carry__0_n_4 ;
  wire \cal_tmp[3]_carry__0_n_5 ;
  wire \cal_tmp[3]_carry__0_n_6 ;
  wire \cal_tmp[3]_carry__0_n_7 ;
  wire \cal_tmp[3]_carry__1_i_1_n_0 ;
  wire \cal_tmp[3]_carry__1_i_2_n_0 ;
  wire \cal_tmp[3]_carry__1_i_3_n_0 ;
  wire \cal_tmp[3]_carry__1_i_4_n_0 ;
  wire \cal_tmp[3]_carry__1_n_0 ;
  wire \cal_tmp[3]_carry__1_n_1 ;
  wire \cal_tmp[3]_carry__1_n_2 ;
  wire \cal_tmp[3]_carry__1_n_3 ;
  wire \cal_tmp[3]_carry__1_n_4 ;
  wire \cal_tmp[3]_carry__1_n_5 ;
  wire \cal_tmp[3]_carry__1_n_6 ;
  wire \cal_tmp[3]_carry__1_n_7 ;
  wire \cal_tmp[3]_carry_i_1_n_0 ;
  wire \cal_tmp[3]_carry_i_2_n_0 ;
  wire \cal_tmp[3]_carry_i_3_n_0 ;
  wire \cal_tmp[3]_carry_i_4_n_0 ;
  wire \cal_tmp[3]_carry_n_0 ;
  wire \cal_tmp[3]_carry_n_1 ;
  wire \cal_tmp[3]_carry_n_2 ;
  wire \cal_tmp[3]_carry_n_3 ;
  wire \cal_tmp[3]_carry_n_4 ;
  wire \cal_tmp[3]_carry_n_5 ;
  wire \cal_tmp[3]_carry_n_6 ;
  wire \cal_tmp[3]_carry_n_7 ;
  wire [17:17]\cal_tmp[4]_45 ;
  wire \cal_tmp[4]_carry__0_i_1_n_0 ;
  wire \cal_tmp[4]_carry__0_i_2_n_0 ;
  wire \cal_tmp[4]_carry__0_i_3_n_0 ;
  wire \cal_tmp[4]_carry__0_i_4_n_0 ;
  wire \cal_tmp[4]_carry__0_n_0 ;
  wire \cal_tmp[4]_carry__0_n_1 ;
  wire \cal_tmp[4]_carry__0_n_2 ;
  wire \cal_tmp[4]_carry__0_n_3 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_5 ;
  wire \cal_tmp[4]_carry__0_n_6 ;
  wire \cal_tmp[4]_carry__0_n_7 ;
  wire \cal_tmp[4]_carry__1_i_1_n_0 ;
  wire \cal_tmp[4]_carry__1_i_2_n_0 ;
  wire \cal_tmp[4]_carry__1_i_3_n_0 ;
  wire \cal_tmp[4]_carry__1_i_4_n_0 ;
  wire \cal_tmp[4]_carry__1_n_0 ;
  wire \cal_tmp[4]_carry__1_n_1 ;
  wire \cal_tmp[4]_carry__1_n_2 ;
  wire \cal_tmp[4]_carry__1_n_3 ;
  wire \cal_tmp[4]_carry__1_n_4 ;
  wire \cal_tmp[4]_carry__1_n_5 ;
  wire \cal_tmp[4]_carry__1_n_6 ;
  wire \cal_tmp[4]_carry__1_n_7 ;
  wire \cal_tmp[4]_carry__2_i_1_n_0 ;
  wire \cal_tmp[4]_carry__2_n_3 ;
  wire \cal_tmp[4]_carry__2_n_7 ;
  wire \cal_tmp[4]_carry_i_1_n_0 ;
  wire \cal_tmp[4]_carry_i_2_n_0 ;
  wire \cal_tmp[4]_carry_i_3_n_0 ;
  wire \cal_tmp[4]_carry_i_4_n_0 ;
  wire \cal_tmp[4]_carry_n_0 ;
  wire \cal_tmp[4]_carry_n_1 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire [17:17]\cal_tmp[5]_46 ;
  wire \cal_tmp[5]_carry__0_i_1_n_0 ;
  wire \cal_tmp[5]_carry__0_i_2_n_0 ;
  wire \cal_tmp[5]_carry__0_i_3_n_0 ;
  wire \cal_tmp[5]_carry__0_i_4_n_0 ;
  wire \cal_tmp[5]_carry__0_n_0 ;
  wire \cal_tmp[5]_carry__0_n_1 ;
  wire \cal_tmp[5]_carry__0_n_2 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_5 ;
  wire \cal_tmp[5]_carry__0_n_6 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__1_i_1_n_0 ;
  wire \cal_tmp[5]_carry__1_i_2_n_0 ;
  wire \cal_tmp[5]_carry__1_i_3_n_0 ;
  wire \cal_tmp[5]_carry__1_i_4_n_0 ;
  wire \cal_tmp[5]_carry__1_n_0 ;
  wire \cal_tmp[5]_carry__1_n_1 ;
  wire \cal_tmp[5]_carry__1_n_2 ;
  wire \cal_tmp[5]_carry__1_n_3 ;
  wire \cal_tmp[5]_carry__1_n_4 ;
  wire \cal_tmp[5]_carry__1_n_5 ;
  wire \cal_tmp[5]_carry__1_n_6 ;
  wire \cal_tmp[5]_carry__1_n_7 ;
  wire \cal_tmp[5]_carry__2_i_1_n_0 ;
  wire \cal_tmp[5]_carry__2_i_2_n_0 ;
  wire \cal_tmp[5]_carry__2_n_2 ;
  wire \cal_tmp[5]_carry__2_n_3 ;
  wire \cal_tmp[5]_carry__2_n_6 ;
  wire \cal_tmp[5]_carry__2_n_7 ;
  wire \cal_tmp[5]_carry_i_1_n_0 ;
  wire \cal_tmp[5]_carry_i_2_n_0 ;
  wire \cal_tmp[5]_carry_i_3_n_0 ;
  wire \cal_tmp[5]_carry_i_4_n_0 ;
  wire \cal_tmp[5]_carry_n_0 ;
  wire \cal_tmp[5]_carry_n_1 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire [17:17]\cal_tmp[6]_47 ;
  wire \cal_tmp[6]_carry__0_i_1_n_0 ;
  wire \cal_tmp[6]_carry__0_i_2_n_0 ;
  wire \cal_tmp[6]_carry__0_i_3_n_0 ;
  wire \cal_tmp[6]_carry__0_i_4_n_0 ;
  wire \cal_tmp[6]_carry__0_n_0 ;
  wire \cal_tmp[6]_carry__0_n_1 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_5 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__1_i_1_n_0 ;
  wire \cal_tmp[6]_carry__1_i_2_n_0 ;
  wire \cal_tmp[6]_carry__1_i_3_n_0 ;
  wire \cal_tmp[6]_carry__1_i_4_n_0 ;
  wire \cal_tmp[6]_carry__1_n_0 ;
  wire \cal_tmp[6]_carry__1_n_1 ;
  wire \cal_tmp[6]_carry__1_n_2 ;
  wire \cal_tmp[6]_carry__1_n_3 ;
  wire \cal_tmp[6]_carry__1_n_4 ;
  wire \cal_tmp[6]_carry__1_n_5 ;
  wire \cal_tmp[6]_carry__1_n_6 ;
  wire \cal_tmp[6]_carry__1_n_7 ;
  wire \cal_tmp[6]_carry__2_i_1_n_0 ;
  wire \cal_tmp[6]_carry__2_i_2_n_0 ;
  wire \cal_tmp[6]_carry__2_i_3_n_0 ;
  wire \cal_tmp[6]_carry__2_n_1 ;
  wire \cal_tmp[6]_carry__2_n_2 ;
  wire \cal_tmp[6]_carry__2_n_3 ;
  wire \cal_tmp[6]_carry__2_n_5 ;
  wire \cal_tmp[6]_carry__2_n_6 ;
  wire \cal_tmp[6]_carry__2_n_7 ;
  wire \cal_tmp[6]_carry_i_1_n_0 ;
  wire \cal_tmp[6]_carry_i_2_n_0 ;
  wire \cal_tmp[6]_carry_i_3_n_0 ;
  wire \cal_tmp[6]_carry_i_4_n_0 ;
  wire \cal_tmp[6]_carry_n_0 ;
  wire \cal_tmp[6]_carry_n_1 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire [17:17]\cal_tmp[7]_48 ;
  wire \cal_tmp[7]_carry__0_i_1_n_0 ;
  wire \cal_tmp[7]_carry__0_i_2_n_0 ;
  wire \cal_tmp[7]_carry__0_i_3_n_0 ;
  wire \cal_tmp[7]_carry__0_i_4_n_0 ;
  wire \cal_tmp[7]_carry__0_n_0 ;
  wire \cal_tmp[7]_carry__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__1_i_1_n_0 ;
  wire \cal_tmp[7]_carry__1_i_2_n_0 ;
  wire \cal_tmp[7]_carry__1_i_3_n_0 ;
  wire \cal_tmp[7]_carry__1_i_4_n_0 ;
  wire \cal_tmp[7]_carry__1_n_0 ;
  wire \cal_tmp[7]_carry__1_n_1 ;
  wire \cal_tmp[7]_carry__1_n_2 ;
  wire \cal_tmp[7]_carry__1_n_3 ;
  wire \cal_tmp[7]_carry__1_n_4 ;
  wire \cal_tmp[7]_carry__1_n_5 ;
  wire \cal_tmp[7]_carry__1_n_6 ;
  wire \cal_tmp[7]_carry__1_n_7 ;
  wire \cal_tmp[7]_carry__2_i_1_n_0 ;
  wire \cal_tmp[7]_carry__2_i_2_n_0 ;
  wire \cal_tmp[7]_carry__2_i_3_n_0 ;
  wire \cal_tmp[7]_carry__2_i_4_n_0 ;
  wire \cal_tmp[7]_carry__2_n_0 ;
  wire \cal_tmp[7]_carry__2_n_1 ;
  wire \cal_tmp[7]_carry__2_n_2 ;
  wire \cal_tmp[7]_carry__2_n_3 ;
  wire \cal_tmp[7]_carry__2_n_4 ;
  wire \cal_tmp[7]_carry__2_n_5 ;
  wire \cal_tmp[7]_carry__2_n_6 ;
  wire \cal_tmp[7]_carry__2_n_7 ;
  wire \cal_tmp[7]_carry_i_1_n_0 ;
  wire \cal_tmp[7]_carry_i_2_n_0 ;
  wire \cal_tmp[7]_carry_i_3_n_0 ;
  wire \cal_tmp[7]_carry_i_4_n_0 ;
  wire \cal_tmp[7]_carry_n_0 ;
  wire \cal_tmp[7]_carry_n_1 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire [17:17]\cal_tmp[8]_49 ;
  wire \cal_tmp[8]_carry__0_i_1_n_0 ;
  wire \cal_tmp[8]_carry__0_i_2_n_0 ;
  wire \cal_tmp[8]_carry__0_i_3_n_0 ;
  wire \cal_tmp[8]_carry__0_i_4_n_0 ;
  wire \cal_tmp[8]_carry__0_n_0 ;
  wire \cal_tmp[8]_carry__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__1_i_1_n_0 ;
  wire \cal_tmp[8]_carry__1_i_2_n_0 ;
  wire \cal_tmp[8]_carry__1_i_3_n_0 ;
  wire \cal_tmp[8]_carry__1_i_4_n_0 ;
  wire \cal_tmp[8]_carry__1_n_0 ;
  wire \cal_tmp[8]_carry__1_n_1 ;
  wire \cal_tmp[8]_carry__1_n_2 ;
  wire \cal_tmp[8]_carry__1_n_3 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_5 ;
  wire \cal_tmp[8]_carry__1_n_6 ;
  wire \cal_tmp[8]_carry__1_n_7 ;
  wire \cal_tmp[8]_carry__2_i_1_n_0 ;
  wire \cal_tmp[8]_carry__2_i_2_n_0 ;
  wire \cal_tmp[8]_carry__2_i_3_n_0 ;
  wire \cal_tmp[8]_carry__2_i_4_n_0 ;
  wire \cal_tmp[8]_carry__2_n_0 ;
  wire \cal_tmp[8]_carry__2_n_1 ;
  wire \cal_tmp[8]_carry__2_n_2 ;
  wire \cal_tmp[8]_carry__2_n_3 ;
  wire \cal_tmp[8]_carry__2_n_4 ;
  wire \cal_tmp[8]_carry__2_n_5 ;
  wire \cal_tmp[8]_carry__2_n_6 ;
  wire \cal_tmp[8]_carry__2_n_7 ;
  wire \cal_tmp[8]_carry__3_i_1_n_0 ;
  wire \cal_tmp[8]_carry__3_n_3 ;
  wire \cal_tmp[8]_carry_i_1_n_0 ;
  wire \cal_tmp[8]_carry_i_2_n_0 ;
  wire \cal_tmp[8]_carry_i_3_n_0 ;
  wire \cal_tmp[8]_carry_i_4_n_0 ;
  wire \cal_tmp[8]_carry_n_0 ;
  wire \cal_tmp[8]_carry_n_1 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire [17:17]\cal_tmp[9]_35 ;
  wire \cal_tmp[9]_carry__0_i_1_n_0 ;
  wire \cal_tmp[9]_carry__0_i_2_n_0 ;
  wire \cal_tmp[9]_carry__0_i_3_n_0 ;
  wire \cal_tmp[9]_carry__0_i_4_n_0 ;
  wire \cal_tmp[9]_carry__0_n_0 ;
  wire \cal_tmp[9]_carry__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__1_i_1_n_0 ;
  wire \cal_tmp[9]_carry__1_i_2_n_0 ;
  wire \cal_tmp[9]_carry__1_i_3_n_0 ;
  wire \cal_tmp[9]_carry__1_i_4_n_0 ;
  wire \cal_tmp[9]_carry__1_n_0 ;
  wire \cal_tmp[9]_carry__1_n_1 ;
  wire \cal_tmp[9]_carry__1_n_2 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_5 ;
  wire \cal_tmp[9]_carry__1_n_6 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__2_i_1_n_0 ;
  wire \cal_tmp[9]_carry__2_i_2_n_0 ;
  wire \cal_tmp[9]_carry__2_i_3_n_0 ;
  wire \cal_tmp[9]_carry__2_i_4_n_0 ;
  wire \cal_tmp[9]_carry__2_n_0 ;
  wire \cal_tmp[9]_carry__2_n_1 ;
  wire \cal_tmp[9]_carry__2_n_2 ;
  wire \cal_tmp[9]_carry__2_n_3 ;
  wire \cal_tmp[9]_carry__2_n_4 ;
  wire \cal_tmp[9]_carry__2_n_5 ;
  wire \cal_tmp[9]_carry__2_n_6 ;
  wire \cal_tmp[9]_carry__2_n_7 ;
  wire \cal_tmp[9]_carry__3_i_1_n_0 ;
  wire \cal_tmp[9]_carry__3_n_3 ;
  wire \cal_tmp[9]_carry_i_1_n_0 ;
  wire \cal_tmp[9]_carry_i_2_n_0 ;
  wire \cal_tmp[9]_carry_i_3_n_0 ;
  wire \cal_tmp[9]_carry_i_4_n_0 ;
  wire \cal_tmp[9]_carry_n_0 ;
  wire \cal_tmp[9]_carry_n_1 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \dividend_tmp_reg_n_0_[0][15] ;
  wire [16:1]dividend_u;
  wire [15:0]dividend_u0;
  wire [8:0]\divisor0_reg[8] ;
  wire \divisor_tmp[0][5]_i_2_n_0 ;
  wire \divisor_tmp[0][8]_i_2_n_0 ;
  wire [0:0]\divisor_tmp_reg[0]_2 ;
  wire [8:1]divisor_u;
  wire \exitcond_i_i_i_reg_318_reg[0] ;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_2_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_full_n;
  wire \loop[0].dividend_tmp_reg[1][15]_srl2_n_0 ;
  wire \loop[0].dividend_tmp_reg_n_0_[1][16] ;
  wire [7:0]\loop[0].divisor_tmp_reg[1][8]_0 ;
  wire [8:0]\loop[0].divisor_tmp_reg[1]_3 ;
  wire \loop[0].remd_tmp[1][0]_i_1_n_0 ;
  wire \loop[0].remd_tmp[1][8]_i_1_n_0 ;
  wire \loop[0].remd_tmp_reg[1][1]_0 ;
  wire [8:0]\loop[0].remd_tmp_reg[1]_4 ;
  wire \loop[10].dividend_tmp_reg[11][15]_srl12_n_0 ;
  wire \loop[10].dividend_tmp_reg_n_0_[11][0] ;
  wire \loop[10].dividend_tmp_reg_n_0_[11][16] ;
  wire [8:0]\loop[10].divisor_tmp_reg[11]_23 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][11]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][12]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][13]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][14]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][15]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_0 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_0 ;
  wire [15:0]\loop[10].remd_tmp_reg[11]_24 ;
  wire \loop[11].dividend_tmp_reg[12][15]_srl13_n_0 ;
  wire \loop[11].dividend_tmp_reg_n_0_[12][0] ;
  wire \loop[11].dividend_tmp_reg_n_0_[12][16] ;
  wire [8:0]\loop[11].divisor_tmp_reg[12]_25 ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][12]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][13]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][14]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][15]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_0 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_0 ;
  wire [15:0]\loop[11].remd_tmp_reg[12]_26 ;
  wire \loop[12].dividend_tmp_reg[13][15]_srl14_n_0 ;
  wire \loop[12].dividend_tmp_reg_n_0_[13][0] ;
  wire \loop[12].dividend_tmp_reg_n_0_[13][16] ;
  wire [8:0]\loop[12].divisor_tmp_reg[13]_27 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][13]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][14]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][15]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_0 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_0 ;
  wire [15:0]\loop[12].remd_tmp_reg[13]_28 ;
  wire \loop[13].dividend_tmp_reg[14][15]_srl15_n_0 ;
  wire \loop[13].dividend_tmp_reg_n_0_[14][0] ;
  wire \loop[13].dividend_tmp_reg_n_0_[14][16] ;
  wire [8:0]\loop[13].divisor_tmp_reg[14]_29 ;
  wire \loop[13].remd_tmp[14][0]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][10]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][11]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][12]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][13]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][14]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][15]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][1]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][2]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][3]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][4]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][5]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][6]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][7]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][8]_i_1_n_0 ;
  wire \loop[13].remd_tmp[14][9]_i_1_n_0 ;
  wire [15:0]\loop[13].remd_tmp_reg[14]_30 ;
  wire \loop[14].dividend_tmp_reg[15][15]_srl16_n_0 ;
  wire \loop[14].dividend_tmp_reg_n_0_[15][0] ;
  wire \loop[14].dividend_tmp_reg_n_0_[15][16] ;
  wire [8:0]\loop[14].divisor_tmp_reg[15]_31 ;
  wire \loop[14].remd_tmp[15][0]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][10]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][11]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][12]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][13]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][14]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][15]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][1]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][2]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][3]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][4]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][5]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][6]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][7]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][8]_i_1_n_0 ;
  wire \loop[14].remd_tmp[15][9]_i_1_n_0 ;
  wire [15:0]\loop[14].remd_tmp_reg[15]_32 ;
  wire \loop[15].dividend_tmp_reg[16][2]_srl2_n_0 ;
  wire \loop[15].dividend_tmp_reg[16][3]_srl3_n_0 ;
  wire \loop[15].dividend_tmp_reg[16][4]_srl4_n_0 ;
  wire \loop[15].dividend_tmp_reg[16][5]_srl5_n_0 ;
  wire \loop[15].dividend_tmp_reg[16][6]_srl6_n_0 ;
  wire \loop[15].dividend_tmp_reg_n_0_[16][0] ;
  wire \loop[15].dividend_tmp_reg_n_0_[16][16] ;
  wire \loop[15].dividend_tmp_reg_n_0_[16][1] ;
  wire [8:0]\loop[15].divisor_tmp_reg[16]_33 ;
  wire \loop[15].remd_tmp[16][0]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][10]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][11]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][12]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][13]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][14]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][15]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][1]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][2]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][3]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][4]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][5]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][6]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][7]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][8]_i_1_n_0 ;
  wire \loop[15].remd_tmp[16][9]_i_1_n_0 ;
  wire [15:0]\loop[15].remd_tmp_reg[16]_34 ;
  wire \loop[15].sign_tmp_reg[16][1]_srl17_n_0 ;
  wire [7:1]\loop[16].dividend_tmp_reg[17]_1 ;
  wire [1:1]\loop[16].sign_tmp_reg[17]_0 ;
  wire \loop[1].dividend_tmp_reg[2][15]_srl3_n_0 ;
  wire \loop[1].dividend_tmp_reg_n_0_[2][16] ;
  wire [8:0]\loop[1].divisor_tmp_reg[2]_5 ;
  wire \loop[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][1]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][2]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][3]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][4]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][5]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][6]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][7]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][8]_i_1_n_0 ;
  wire \loop[1].remd_tmp[2][9]_i_1_n_0 ;
  wire [9:0]\loop[1].remd_tmp_reg[2]_6 ;
  wire \loop[2].dividend_tmp_reg[3][15]_srl4_n_0 ;
  wire \loop[2].dividend_tmp_reg_n_0_[3][16] ;
  wire [8:0]\loop[2].divisor_tmp_reg[3]_7 ;
  wire \loop[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][10]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][2]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][3]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][4]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][5]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][6]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][7]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][8]_i_1_n_0 ;
  wire \loop[2].remd_tmp[3][9]_i_1_n_0 ;
  wire [10:0]\loop[2].remd_tmp_reg[3]_8 ;
  wire \loop[3].dividend_tmp_reg[4][15]_srl5_n_0 ;
  wire \loop[3].dividend_tmp_reg_n_0_[4][16] ;
  wire [8:0]\loop[3].divisor_tmp_reg[4]_9 ;
  wire \loop[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][10]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][11]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][3]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][4]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][5]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][6]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][7]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][8]_i_1_n_0 ;
  wire \loop[3].remd_tmp[4][9]_i_1_n_0 ;
  wire [11:0]\loop[3].remd_tmp_reg[4]_10 ;
  wire \loop[4].dividend_tmp_reg[5][15]_srl6_n_0 ;
  wire \loop[4].dividend_tmp_reg_n_0_[5][16] ;
  wire [8:0]\loop[4].divisor_tmp_reg[5]_11 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][10]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][11]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][12]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][4]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][5]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][6]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][7]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][8]_i_1_n_0 ;
  wire \loop[4].remd_tmp[5][9]_i_1_n_0 ;
  wire [12:0]\loop[4].remd_tmp_reg[5]_12 ;
  wire \loop[5].dividend_tmp_reg[6][15]_srl7_n_0 ;
  wire \loop[5].dividend_tmp_reg_n_0_[6][16] ;
  wire [8:0]\loop[5].divisor_tmp_reg[6]_13 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][10]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][11]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][12]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][13]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][6]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][7]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][8]_i_1_n_0 ;
  wire \loop[5].remd_tmp[6][9]_i_1_n_0 ;
  wire [13:0]\loop[5].remd_tmp_reg[6]_14 ;
  wire \loop[6].dividend_tmp_reg[7][15]_srl8_n_0 ;
  wire \loop[6].dividend_tmp_reg_n_0_[7][16] ;
  wire [8:0]\loop[6].divisor_tmp_reg[7]_15 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][10]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][11]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][12]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][13]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][14]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][7]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][8]_i_1_n_0 ;
  wire \loop[6].remd_tmp[7][9]_i_1_n_0 ;
  wire [14:0]\loop[6].remd_tmp_reg[7]_16 ;
  wire \loop[7].dividend_tmp_reg[8][15]_srl9_n_0 ;
  wire \loop[7].dividend_tmp_reg_n_0_[8][16] ;
  wire [8:0]\loop[7].divisor_tmp_reg[8]_17 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][10]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][11]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][12]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][13]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][14]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][15]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][8]_i_1_n_0 ;
  wire \loop[7].remd_tmp[8][9]_i_1_n_0 ;
  wire [15:0]\loop[7].remd_tmp_reg[8]_18 ;
  wire \loop[8].dividend_tmp_reg[9][15]_srl10_n_0 ;
  wire \loop[8].dividend_tmp_reg_n_0_[9][16] ;
  wire [8:0]\loop[8].divisor_tmp_reg[9]_19 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][10]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][11]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][12]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][13]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][14]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][15]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_0 ;
  wire \loop[8].remd_tmp[9][9]_i_1_n_0 ;
  wire [15:0]\loop[8].remd_tmp_reg[9]_20 ;
  wire \loop[9].dividend_tmp_reg[10][15]_srl11_n_0 ;
  wire \loop[9].dividend_tmp_reg_n_0_[10][0] ;
  wire \loop[9].dividend_tmp_reg_n_0_[10][16] ;
  wire [8:0]\loop[9].divisor_tmp_reg[10]_21 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][10]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][11]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][12]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][13]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][14]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][15]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_0 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_0 ;
  wire [15:0]\loop[9].remd_tmp_reg[10]_22 ;
  wire [7:0]p_0_in;
  wire p_1_in0;
  wire \quot[7]_i_2_n_0 ;
  wire [0:0]\quot_reg[0] ;
  wire [1:1]sign_i;
  wire [3:0]\NLW_cal_tmp[0]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[0]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[13]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[14]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[15]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry__0_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry__1_O_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[16]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[3]_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[3]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__2_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__3_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED ;
  wire \NLW_loop[15].sign_tmp_reg[16][1]_srl17_Q31_UNCONNECTED ;

  CARRY4 \cal_tmp[0]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[0]_carry_n_0 ,\cal_tmp[0]_carry_n_1 ,\cal_tmp[0]_carry_n_2 ,\cal_tmp[0]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,p_1_in0}),
        .O({\cal_tmp[0]_carry_n_4 ,\cal_tmp[0]_carry_n_5 ,\cal_tmp[0]_carry_n_6 ,\cal_tmp[0]_carry_n_7 }),
        .S({p_0_in[2:0],\cal_tmp[0]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[0]_carry__0 
       (.CI(\cal_tmp[0]_carry_n_0 ),
        .CO({\cal_tmp[0]_carry__0_n_0 ,\cal_tmp[0]_carry__0_n_1 ,\cal_tmp[0]_carry__0_n_2 ,\cal_tmp[0]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cal_tmp[0]_carry__0_n_4 ,\cal_tmp[0]_carry__0_n_5 ,\cal_tmp[0]_carry__0_n_6 ,\cal_tmp[0]_carry__0_n_7 }),
        .S(p_0_in[6:3]));
  CARRY4 \cal_tmp[0]_carry__1 
       (.CI(\cal_tmp[0]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[0]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[0]_carry__1_n_2 ,\NLW_cal_tmp[0]_carry__1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[0]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[0]_carry__1_n_7 }),
        .S({1'b0,1'b0,1'b1,p_0_in[7]}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[0]_carry_i_4 
       (.I0(p_1_in0),
        .I1(\divisor_tmp_reg[0]_2 ),
        .O(\cal_tmp[0]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_0 ,\cal_tmp[10]_carry_n_1 ,\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg[10]_22 [2:0],\loop[9].dividend_tmp_reg_n_0_[10][16] }),
        .O({\cal_tmp[10]_carry_n_4 ,\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 }),
        .S({\cal_tmp[10]_carry_i_1_n_0 ,\cal_tmp[10]_carry_i_2_n_0 ,\cal_tmp[10]_carry_i_3_n_0 ,\cal_tmp[10]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_0 ),
        .CO({\cal_tmp[10]_carry__0_n_0 ,\cal_tmp[10]_carry__0_n_1 ,\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_22 [6:3]),
        .O({\cal_tmp[10]_carry__0_n_4 ,\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_0 ,\cal_tmp[10]_carry__0_i_2_n_0 ,\cal_tmp[10]_carry__0_i_3_n_0 ,\cal_tmp[10]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [6]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [7]),
        .O(\cal_tmp[10]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [5]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [6]),
        .O(\cal_tmp[10]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [4]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [5]),
        .O(\cal_tmp[10]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__0_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [3]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [4]),
        .O(\cal_tmp[10]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_0 ),
        .CO({\cal_tmp[10]_carry__1_n_0 ,\cal_tmp[10]_carry__1_n_1 ,\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_22 [10:7]),
        .O({\cal_tmp[10]_carry__1_n_4 ,\cal_tmp[10]_carry__1_n_5 ,\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 }),
        .S({\cal_tmp[10]_carry__1_i_1_n_0 ,\cal_tmp[10]_carry__1_i_2_n_0 ,\cal_tmp[10]_carry__1_i_3_n_0 ,\cal_tmp[10]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [10]),
        .O(\cal_tmp[10]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [9]),
        .O(\cal_tmp[10]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [8]),
        .O(\cal_tmp[10]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry__1_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [7]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [8]),
        .O(\cal_tmp[10]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__2 
       (.CI(\cal_tmp[10]_carry__1_n_0 ),
        .CO({\cal_tmp[10]_carry__2_n_0 ,\cal_tmp[10]_carry__2_n_1 ,\cal_tmp[10]_carry__2_n_2 ,\cal_tmp[10]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[9].remd_tmp_reg[10]_22 [14:11]),
        .O({\cal_tmp[10]_carry__2_n_4 ,\cal_tmp[10]_carry__2_n_5 ,\cal_tmp[10]_carry__2_n_6 ,\cal_tmp[10]_carry__2_n_7 }),
        .S({\cal_tmp[10]_carry__2_i_1_n_0 ,\cal_tmp[10]_carry__2_i_2_n_0 ,\cal_tmp[10]_carry__2_i_3_n_0 ,\cal_tmp[10]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [14]),
        .O(\cal_tmp[10]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [13]),
        .O(\cal_tmp[10]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [12]),
        .O(\cal_tmp[10]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__2_i_4 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [11]),
        .O(\cal_tmp[10]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[10]_carry__3 
       (.CI(\cal_tmp[10]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[10]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[10]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[9].remd_tmp_reg[10]_22 [15]}),
        .O({\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[10]_36 ,\NLW_cal_tmp[10]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[10]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__3_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [15]),
        .O(\cal_tmp[10]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [2]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [3]),
        .O(\cal_tmp[10]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_2 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [1]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [2]),
        .O(\cal_tmp[10]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_3 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [0]),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [1]),
        .O(\cal_tmp[10]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[10]_carry_i_4 
       (.I0(\loop[9].dividend_tmp_reg_n_0_[10][16] ),
        .I1(\loop[9].divisor_tmp_reg[10]_21 [0]),
        .O(\cal_tmp[10]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_0 ,\cal_tmp[11]_carry_n_1 ,\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg[11]_24 [2:0],\loop[10].dividend_tmp_reg_n_0_[11][16] }),
        .O({\cal_tmp[11]_carry_n_4 ,\cal_tmp[11]_carry_n_5 ,\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 }),
        .S({\cal_tmp[11]_carry_i_1_n_0 ,\cal_tmp[11]_carry_i_2_n_0 ,\cal_tmp[11]_carry_i_3_n_0 ,\cal_tmp[11]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_0 ),
        .CO({\cal_tmp[11]_carry__0_n_0 ,\cal_tmp[11]_carry__0_n_1 ,\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_24 [6:3]),
        .O({\cal_tmp[11]_carry__0_n_4 ,\cal_tmp[11]_carry__0_n_5 ,\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_0 ,\cal_tmp[11]_carry__0_i_2_n_0 ,\cal_tmp[11]_carry__0_i_3_n_0 ,\cal_tmp[11]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [6]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [7]),
        .O(\cal_tmp[11]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [5]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [6]),
        .O(\cal_tmp[11]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [4]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [5]),
        .O(\cal_tmp[11]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__0_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [3]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [4]),
        .O(\cal_tmp[11]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_0 ),
        .CO({\cal_tmp[11]_carry__1_n_0 ,\cal_tmp[11]_carry__1_n_1 ,\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_24 [10:7]),
        .O({\cal_tmp[11]_carry__1_n_4 ,\cal_tmp[11]_carry__1_n_5 ,\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_0 ,\cal_tmp[11]_carry__1_i_2_n_0 ,\cal_tmp[11]_carry__1_i_3_n_0 ,\cal_tmp[11]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [10]),
        .O(\cal_tmp[11]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [9]),
        .O(\cal_tmp[11]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [8]),
        .O(\cal_tmp[11]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [7]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [8]),
        .O(\cal_tmp[11]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_0 ),
        .CO({\cal_tmp[11]_carry__2_n_0 ,\cal_tmp[11]_carry__2_n_1 ,\cal_tmp[11]_carry__2_n_2 ,\cal_tmp[11]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[10].remd_tmp_reg[11]_24 [14:11]),
        .O({\cal_tmp[11]_carry__2_n_4 ,\cal_tmp[11]_carry__2_n_5 ,\cal_tmp[11]_carry__2_n_6 ,\cal_tmp[11]_carry__2_n_7 }),
        .S({\cal_tmp[11]_carry__2_i_1_n_0 ,\cal_tmp[11]_carry__2_i_2_n_0 ,\cal_tmp[11]_carry__2_i_3_n_0 ,\cal_tmp[11]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [14]),
        .O(\cal_tmp[11]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [13]),
        .O(\cal_tmp[11]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [12]),
        .O(\cal_tmp[11]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__2_i_4 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [11]),
        .O(\cal_tmp[11]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[11]_carry__3 
       (.CI(\cal_tmp[11]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[11]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[11]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[10].remd_tmp_reg[11]_24 [15]}),
        .O({\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[11]_37 ,\NLW_cal_tmp[11]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[11]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__3_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [15]),
        .O(\cal_tmp[11]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [2]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [3]),
        .O(\cal_tmp[11]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_2 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [1]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [2]),
        .O(\cal_tmp[11]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_3 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [0]),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [1]),
        .O(\cal_tmp[11]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[11]_carry_i_4 
       (.I0(\loop[10].dividend_tmp_reg_n_0_[11][16] ),
        .I1(\loop[10].divisor_tmp_reg[11]_23 [0]),
        .O(\cal_tmp[11]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_0 ,\cal_tmp[12]_carry_n_1 ,\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[11].remd_tmp_reg[12]_26 [2:0],\loop[11].dividend_tmp_reg_n_0_[12][16] }),
        .O({\cal_tmp[12]_carry_n_4 ,\cal_tmp[12]_carry_n_5 ,\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 }),
        .S({\cal_tmp[12]_carry_i_1_n_0 ,\cal_tmp[12]_carry_i_2_n_0 ,\cal_tmp[12]_carry_i_3_n_0 ,\cal_tmp[12]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_0 ),
        .CO({\cal_tmp[12]_carry__0_n_0 ,\cal_tmp[12]_carry__0_n_1 ,\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_26 [6:3]),
        .O({\cal_tmp[12]_carry__0_n_4 ,\cal_tmp[12]_carry__0_n_5 ,\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_0 ,\cal_tmp[12]_carry__0_i_2_n_0 ,\cal_tmp[12]_carry__0_i_3_n_0 ,\cal_tmp[12]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [6]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [7]),
        .O(\cal_tmp[12]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [5]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [6]),
        .O(\cal_tmp[12]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [4]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [5]),
        .O(\cal_tmp[12]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__0_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [3]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [4]),
        .O(\cal_tmp[12]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_0 ),
        .CO({\cal_tmp[12]_carry__1_n_0 ,\cal_tmp[12]_carry__1_n_1 ,\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_26 [10:7]),
        .O({\cal_tmp[12]_carry__1_n_4 ,\cal_tmp[12]_carry__1_n_5 ,\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_0 ,\cal_tmp[12]_carry__1_i_2_n_0 ,\cal_tmp[12]_carry__1_i_3_n_0 ,\cal_tmp[12]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [10]),
        .O(\cal_tmp[12]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [9]),
        .O(\cal_tmp[12]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [8]),
        .O(\cal_tmp[12]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [7]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [8]),
        .O(\cal_tmp[12]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_0 ),
        .CO({\cal_tmp[12]_carry__2_n_0 ,\cal_tmp[12]_carry__2_n_1 ,\cal_tmp[12]_carry__2_n_2 ,\cal_tmp[12]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[11].remd_tmp_reg[12]_26 [14:11]),
        .O({\cal_tmp[12]_carry__2_n_4 ,\cal_tmp[12]_carry__2_n_5 ,\cal_tmp[12]_carry__2_n_6 ,\cal_tmp[12]_carry__2_n_7 }),
        .S({\cal_tmp[12]_carry__2_i_1_n_0 ,\cal_tmp[12]_carry__2_i_2_n_0 ,\cal_tmp[12]_carry__2_i_3_n_0 ,\cal_tmp[12]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [14]),
        .O(\cal_tmp[12]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [13]),
        .O(\cal_tmp[12]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [12]),
        .O(\cal_tmp[12]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_4 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [11]),
        .O(\cal_tmp[12]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[12]_carry__3 
       (.CI(\cal_tmp[12]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[12]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[12]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[11].remd_tmp_reg[12]_26 [15]}),
        .O({\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[12]_38 ,\NLW_cal_tmp[12]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[12]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__3_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [15]),
        .O(\cal_tmp[12]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [2]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [3]),
        .O(\cal_tmp[12]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_2 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [1]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [2]),
        .O(\cal_tmp[12]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_3 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [0]),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [1]),
        .O(\cal_tmp[12]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[12]_carry_i_4 
       (.I0(\loop[11].dividend_tmp_reg_n_0_[12][16] ),
        .I1(\loop[11].divisor_tmp_reg[12]_25 [0]),
        .O(\cal_tmp[12]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[13]_carry_n_0 ,\cal_tmp[13]_carry_n_1 ,\cal_tmp[13]_carry_n_2 ,\cal_tmp[13]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[12].remd_tmp_reg[13]_28 [2:0],\loop[12].dividend_tmp_reg_n_0_[13][16] }),
        .O({\cal_tmp[13]_carry_n_4 ,\cal_tmp[13]_carry_n_5 ,\cal_tmp[13]_carry_n_6 ,\cal_tmp[13]_carry_n_7 }),
        .S({\cal_tmp[13]_carry_i_1_n_0 ,\cal_tmp[13]_carry_i_2_n_0 ,\cal_tmp[13]_carry_i_3_n_0 ,\cal_tmp[13]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[13]_carry__0 
       (.CI(\cal_tmp[13]_carry_n_0 ),
        .CO({\cal_tmp[13]_carry__0_n_0 ,\cal_tmp[13]_carry__0_n_1 ,\cal_tmp[13]_carry__0_n_2 ,\cal_tmp[13]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_28 [6:3]),
        .O({\cal_tmp[13]_carry__0_n_4 ,\cal_tmp[13]_carry__0_n_5 ,\cal_tmp[13]_carry__0_n_6 ,\cal_tmp[13]_carry__0_n_7 }),
        .S({\cal_tmp[13]_carry__0_i_1_n_0 ,\cal_tmp[13]_carry__0_i_2_n_0 ,\cal_tmp[13]_carry__0_i_3_n_0 ,\cal_tmp[13]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [6]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [7]),
        .O(\cal_tmp[13]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [5]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [6]),
        .O(\cal_tmp[13]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [4]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [5]),
        .O(\cal_tmp[13]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__0_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [3]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [4]),
        .O(\cal_tmp[13]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__1 
       (.CI(\cal_tmp[13]_carry__0_n_0 ),
        .CO({\cal_tmp[13]_carry__1_n_0 ,\cal_tmp[13]_carry__1_n_1 ,\cal_tmp[13]_carry__1_n_2 ,\cal_tmp[13]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_28 [10:7]),
        .O({\cal_tmp[13]_carry__1_n_4 ,\cal_tmp[13]_carry__1_n_5 ,\cal_tmp[13]_carry__1_n_6 ,\cal_tmp[13]_carry__1_n_7 }),
        .S({\cal_tmp[13]_carry__1_i_1_n_0 ,\cal_tmp[13]_carry__1_i_2_n_0 ,\cal_tmp[13]_carry__1_i_3_n_0 ,\cal_tmp[13]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [10]),
        .O(\cal_tmp[13]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [9]),
        .O(\cal_tmp[13]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__1_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [8]),
        .O(\cal_tmp[13]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry__1_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [7]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [8]),
        .O(\cal_tmp[13]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__2 
       (.CI(\cal_tmp[13]_carry__1_n_0 ),
        .CO({\cal_tmp[13]_carry__2_n_0 ,\cal_tmp[13]_carry__2_n_1 ,\cal_tmp[13]_carry__2_n_2 ,\cal_tmp[13]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[12].remd_tmp_reg[13]_28 [14:11]),
        .O({\cal_tmp[13]_carry__2_n_4 ,\cal_tmp[13]_carry__2_n_5 ,\cal_tmp[13]_carry__2_n_6 ,\cal_tmp[13]_carry__2_n_7 }),
        .S({\cal_tmp[13]_carry__2_i_1_n_0 ,\cal_tmp[13]_carry__2_i_2_n_0 ,\cal_tmp[13]_carry__2_i_3_n_0 ,\cal_tmp[13]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [14]),
        .O(\cal_tmp[13]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [13]),
        .O(\cal_tmp[13]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [12]),
        .O(\cal_tmp[13]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__2_i_4 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [11]),
        .O(\cal_tmp[13]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[13]_carry__3 
       (.CI(\cal_tmp[13]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[13]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[13]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[12].remd_tmp_reg[13]_28 [15]}),
        .O({\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[13]_39 ,\NLW_cal_tmp[13]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[13]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[13]_carry__3_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [15]),
        .O(\cal_tmp[13]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [2]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [3]),
        .O(\cal_tmp[13]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_2 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [1]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [2]),
        .O(\cal_tmp[13]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_3 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [0]),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [1]),
        .O(\cal_tmp[13]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[13]_carry_i_4 
       (.I0(\loop[12].dividend_tmp_reg_n_0_[13][16] ),
        .I1(\loop[12].divisor_tmp_reg[13]_27 [0]),
        .O(\cal_tmp[13]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[14]_carry_n_0 ,\cal_tmp[14]_carry_n_1 ,\cal_tmp[14]_carry_n_2 ,\cal_tmp[14]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[13].remd_tmp_reg[14]_30 [2:0],\loop[13].dividend_tmp_reg_n_0_[14][16] }),
        .O({\cal_tmp[14]_carry_n_4 ,\cal_tmp[14]_carry_n_5 ,\cal_tmp[14]_carry_n_6 ,\cal_tmp[14]_carry_n_7 }),
        .S({\cal_tmp[14]_carry_i_1_n_0 ,\cal_tmp[14]_carry_i_2_n_0 ,\cal_tmp[14]_carry_i_3_n_0 ,\cal_tmp[14]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[14]_carry__0 
       (.CI(\cal_tmp[14]_carry_n_0 ),
        .CO({\cal_tmp[14]_carry__0_n_0 ,\cal_tmp[14]_carry__0_n_1 ,\cal_tmp[14]_carry__0_n_2 ,\cal_tmp[14]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_30 [6:3]),
        .O({\cal_tmp[14]_carry__0_n_4 ,\cal_tmp[14]_carry__0_n_5 ,\cal_tmp[14]_carry__0_n_6 ,\cal_tmp[14]_carry__0_n_7 }),
        .S({\cal_tmp[14]_carry__0_i_1_n_0 ,\cal_tmp[14]_carry__0_i_2_n_0 ,\cal_tmp[14]_carry__0_i_3_n_0 ,\cal_tmp[14]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [6]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [7]),
        .O(\cal_tmp[14]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [5]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [6]),
        .O(\cal_tmp[14]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [4]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [5]),
        .O(\cal_tmp[14]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__0_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [3]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [4]),
        .O(\cal_tmp[14]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__1 
       (.CI(\cal_tmp[14]_carry__0_n_0 ),
        .CO({\cal_tmp[14]_carry__1_n_0 ,\cal_tmp[14]_carry__1_n_1 ,\cal_tmp[14]_carry__1_n_2 ,\cal_tmp[14]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_30 [10:7]),
        .O({\cal_tmp[14]_carry__1_n_4 ,\cal_tmp[14]_carry__1_n_5 ,\cal_tmp[14]_carry__1_n_6 ,\cal_tmp[14]_carry__1_n_7 }),
        .S({\cal_tmp[14]_carry__1_i_1_n_0 ,\cal_tmp[14]_carry__1_i_2_n_0 ,\cal_tmp[14]_carry__1_i_3_n_0 ,\cal_tmp[14]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [10]),
        .O(\cal_tmp[14]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [9]),
        .O(\cal_tmp[14]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__1_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [8]),
        .O(\cal_tmp[14]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry__1_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [7]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [8]),
        .O(\cal_tmp[14]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__2 
       (.CI(\cal_tmp[14]_carry__1_n_0 ),
        .CO({\cal_tmp[14]_carry__2_n_0 ,\cal_tmp[14]_carry__2_n_1 ,\cal_tmp[14]_carry__2_n_2 ,\cal_tmp[14]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[13].remd_tmp_reg[14]_30 [14:11]),
        .O({\cal_tmp[14]_carry__2_n_4 ,\cal_tmp[14]_carry__2_n_5 ,\cal_tmp[14]_carry__2_n_6 ,\cal_tmp[14]_carry__2_n_7 }),
        .S({\cal_tmp[14]_carry__2_i_1_n_0 ,\cal_tmp[14]_carry__2_i_2_n_0 ,\cal_tmp[14]_carry__2_i_3_n_0 ,\cal_tmp[14]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [14]),
        .O(\cal_tmp[14]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [13]),
        .O(\cal_tmp[14]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [12]),
        .O(\cal_tmp[14]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__2_i_4 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [11]),
        .O(\cal_tmp[14]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[14]_carry__3 
       (.CI(\cal_tmp[14]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[14]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[14]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[13].remd_tmp_reg[14]_30 [15]}),
        .O({\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[14]_40 ,\NLW_cal_tmp[14]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[14]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[14]_carry__3_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [15]),
        .O(\cal_tmp[14]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [2]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [3]),
        .O(\cal_tmp[14]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_2 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [1]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [2]),
        .O(\cal_tmp[14]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_3 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [0]),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [1]),
        .O(\cal_tmp[14]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[14]_carry_i_4 
       (.I0(\loop[13].dividend_tmp_reg_n_0_[14][16] ),
        .I1(\loop[13].divisor_tmp_reg[14]_29 [0]),
        .O(\cal_tmp[14]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[15]_carry_n_0 ,\cal_tmp[15]_carry_n_1 ,\cal_tmp[15]_carry_n_2 ,\cal_tmp[15]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[14].remd_tmp_reg[15]_32 [2:0],\loop[14].dividend_tmp_reg_n_0_[15][16] }),
        .O({\cal_tmp[15]_carry_n_4 ,\cal_tmp[15]_carry_n_5 ,\cal_tmp[15]_carry_n_6 ,\cal_tmp[15]_carry_n_7 }),
        .S({\cal_tmp[15]_carry_i_1_n_0 ,\cal_tmp[15]_carry_i_2_n_0 ,\cal_tmp[15]_carry_i_3_n_0 ,\cal_tmp[15]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[15]_carry__0 
       (.CI(\cal_tmp[15]_carry_n_0 ),
        .CO({\cal_tmp[15]_carry__0_n_0 ,\cal_tmp[15]_carry__0_n_1 ,\cal_tmp[15]_carry__0_n_2 ,\cal_tmp[15]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_32 [6:3]),
        .O({\cal_tmp[15]_carry__0_n_4 ,\cal_tmp[15]_carry__0_n_5 ,\cal_tmp[15]_carry__0_n_6 ,\cal_tmp[15]_carry__0_n_7 }),
        .S({\cal_tmp[15]_carry__0_i_1_n_0 ,\cal_tmp[15]_carry__0_i_2_n_0 ,\cal_tmp[15]_carry__0_i_3_n_0 ,\cal_tmp[15]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [6]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [7]),
        .O(\cal_tmp[15]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [5]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [6]),
        .O(\cal_tmp[15]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [4]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [5]),
        .O(\cal_tmp[15]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__0_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [3]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [4]),
        .O(\cal_tmp[15]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__1 
       (.CI(\cal_tmp[15]_carry__0_n_0 ),
        .CO({\cal_tmp[15]_carry__1_n_0 ,\cal_tmp[15]_carry__1_n_1 ,\cal_tmp[15]_carry__1_n_2 ,\cal_tmp[15]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_32 [10:7]),
        .O({\cal_tmp[15]_carry__1_n_4 ,\cal_tmp[15]_carry__1_n_5 ,\cal_tmp[15]_carry__1_n_6 ,\cal_tmp[15]_carry__1_n_7 }),
        .S({\cal_tmp[15]_carry__1_i_1_n_0 ,\cal_tmp[15]_carry__1_i_2_n_0 ,\cal_tmp[15]_carry__1_i_3_n_0 ,\cal_tmp[15]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [10]),
        .O(\cal_tmp[15]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [9]),
        .O(\cal_tmp[15]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__1_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [8]),
        .O(\cal_tmp[15]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry__1_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [7]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [8]),
        .O(\cal_tmp[15]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__2 
       (.CI(\cal_tmp[15]_carry__1_n_0 ),
        .CO({\cal_tmp[15]_carry__2_n_0 ,\cal_tmp[15]_carry__2_n_1 ,\cal_tmp[15]_carry__2_n_2 ,\cal_tmp[15]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[14].remd_tmp_reg[15]_32 [14:11]),
        .O({\cal_tmp[15]_carry__2_n_4 ,\cal_tmp[15]_carry__2_n_5 ,\cal_tmp[15]_carry__2_n_6 ,\cal_tmp[15]_carry__2_n_7 }),
        .S({\cal_tmp[15]_carry__2_i_1_n_0 ,\cal_tmp[15]_carry__2_i_2_n_0 ,\cal_tmp[15]_carry__2_i_3_n_0 ,\cal_tmp[15]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [14]),
        .O(\cal_tmp[15]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [13]),
        .O(\cal_tmp[15]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [12]),
        .O(\cal_tmp[15]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__2_i_4 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [11]),
        .O(\cal_tmp[15]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[15]_carry__3 
       (.CI(\cal_tmp[15]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[15]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[15]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[14].remd_tmp_reg[15]_32 [15]}),
        .O({\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[15]_41 ,\NLW_cal_tmp[15]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[15]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[15]_carry__3_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [15]),
        .O(\cal_tmp[15]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [2]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [3]),
        .O(\cal_tmp[15]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_2 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [1]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [2]),
        .O(\cal_tmp[15]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_3 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [0]),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [1]),
        .O(\cal_tmp[15]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[15]_carry_i_4 
       (.I0(\loop[14].dividend_tmp_reg_n_0_[15][16] ),
        .I1(\loop[14].divisor_tmp_reg[15]_31 [0]),
        .O(\cal_tmp[15]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[16]_carry_n_0 ,\cal_tmp[16]_carry_n_1 ,\cal_tmp[16]_carry_n_2 ,\cal_tmp[16]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[15].remd_tmp_reg[16]_34 [2:0],\loop[15].dividend_tmp_reg_n_0_[16][16] }),
        .O(\NLW_cal_tmp[16]_carry_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[16]_carry_i_1_n_0 ,\cal_tmp[16]_carry_i_2_n_0 ,\cal_tmp[16]_carry_i_3_n_0 ,\cal_tmp[16]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[16]_carry__0 
       (.CI(\cal_tmp[16]_carry_n_0 ),
        .CO({\cal_tmp[16]_carry__0_n_0 ,\cal_tmp[16]_carry__0_n_1 ,\cal_tmp[16]_carry__0_n_2 ,\cal_tmp[16]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_34 [6:3]),
        .O(\NLW_cal_tmp[16]_carry__0_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[16]_carry__0_i_1_n_0 ,\cal_tmp[16]_carry__0_i_2_n_0 ,\cal_tmp[16]_carry__0_i_3_n_0 ,\cal_tmp[16]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [6]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [7]),
        .O(\cal_tmp[16]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [5]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [6]),
        .O(\cal_tmp[16]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [4]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [5]),
        .O(\cal_tmp[16]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__0_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [3]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [4]),
        .O(\cal_tmp[16]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__1 
       (.CI(\cal_tmp[16]_carry__0_n_0 ),
        .CO({\cal_tmp[16]_carry__1_n_0 ,\cal_tmp[16]_carry__1_n_1 ,\cal_tmp[16]_carry__1_n_2 ,\cal_tmp[16]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_34 [10:7]),
        .O(\NLW_cal_tmp[16]_carry__1_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[16]_carry__1_i_1_n_0 ,\cal_tmp[16]_carry__1_i_2_n_0 ,\cal_tmp[16]_carry__1_i_3_n_0 ,\cal_tmp[16]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [10]),
        .O(\cal_tmp[16]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [9]),
        .O(\cal_tmp[16]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__1_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [8]),
        .O(\cal_tmp[16]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry__1_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [7]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [8]),
        .O(\cal_tmp[16]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__2 
       (.CI(\cal_tmp[16]_carry__1_n_0 ),
        .CO({\cal_tmp[16]_carry__2_n_0 ,\cal_tmp[16]_carry__2_n_1 ,\cal_tmp[16]_carry__2_n_2 ,\cal_tmp[16]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[15].remd_tmp_reg[16]_34 [14:11]),
        .O(\NLW_cal_tmp[16]_carry__2_O_UNCONNECTED [3:0]),
        .S({\cal_tmp[16]_carry__2_i_1_n_0 ,\cal_tmp[16]_carry__2_i_2_n_0 ,\cal_tmp[16]_carry__2_i_3_n_0 ,\cal_tmp[16]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [14]),
        .O(\cal_tmp[16]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [13]),
        .O(\cal_tmp[16]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [12]),
        .O(\cal_tmp[16]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__2_i_4 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [11]),
        .O(\cal_tmp[16]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[16]_carry__3 
       (.CI(\cal_tmp[16]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[16]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[16]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[15].remd_tmp_reg[16]_34 [15]}),
        .O(\NLW_cal_tmp[16]_carry__3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cal_tmp[16]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[16]_carry__3_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [15]),
        .O(\cal_tmp[16]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_1 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [2]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [3]),
        .O(\cal_tmp[16]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_2 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [1]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [2]),
        .O(\cal_tmp[16]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_3 
       (.I0(\loop[15].remd_tmp_reg[16]_34 [0]),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [1]),
        .O(\cal_tmp[16]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[16]_carry_i_4 
       (.I0(\loop[15].dividend_tmp_reg_n_0_[16][16] ),
        .I1(\loop[15].divisor_tmp_reg[16]_33 [0]),
        .O(\cal_tmp[16]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[1]_carry_n_0 ,\cal_tmp[1]_carry_n_1 ,\cal_tmp[1]_carry_n_2 ,\cal_tmp[1]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[0].remd_tmp_reg[1]_4 [2:0],\loop[0].dividend_tmp_reg_n_0_[1][16] }),
        .O({\cal_tmp[1]_carry_n_4 ,\cal_tmp[1]_carry_n_5 ,\cal_tmp[1]_carry_n_6 ,\cal_tmp[1]_carry_n_7 }),
        .S({\cal_tmp[1]_carry_i_1_n_0 ,\cal_tmp[1]_carry_i_2_n_0 ,\cal_tmp[1]_carry_i_3_n_0 ,\cal_tmp[1]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[1]_carry__0 
       (.CI(\cal_tmp[1]_carry_n_0 ),
        .CO({\cal_tmp[1]_carry__0_n_0 ,\cal_tmp[1]_carry__0_n_1 ,\cal_tmp[1]_carry__0_n_2 ,\cal_tmp[1]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[0].remd_tmp_reg[1]_4 [6:3]),
        .O({\cal_tmp[1]_carry__0_n_4 ,\cal_tmp[1]_carry__0_n_5 ,\cal_tmp[1]_carry__0_n_6 ,\cal_tmp[1]_carry__0_n_7 }),
        .S({\cal_tmp[1]_carry__0_i_1_n_0 ,\cal_tmp[1]_carry__0_i_2_n_0 ,\cal_tmp[1]_carry__0_i_3_n_0 ,\cal_tmp[1]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [6]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [7]),
        .O(\cal_tmp[1]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [5]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [6]),
        .O(\cal_tmp[1]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [4]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [5]),
        .O(\cal_tmp[1]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__0_i_4 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [3]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [4]),
        .O(\cal_tmp[1]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[1]_carry__1 
       (.CI(\cal_tmp[1]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[1]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[1]_carry__1_n_2 ,\cal_tmp[1]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[0].remd_tmp_reg[1]_4 [8:7]}),
        .O({\NLW_cal_tmp[1]_carry__1_O_UNCONNECTED [3],\cal_tmp[1]_42 ,\cal_tmp[1]_carry__1_n_6 ,\cal_tmp[1]_carry__1_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[1]_carry__1_i_1_n_0 ,\cal_tmp[1]_carry__1_i_2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[1]_carry__1_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [8]),
        .O(\cal_tmp[1]_carry__1_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry__1_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [7]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [8]),
        .O(\cal_tmp[1]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [2]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [3]),
        .O(\cal_tmp[1]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_2 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [1]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [2]),
        .O(\cal_tmp[1]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_3 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [0]),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [1]),
        .O(\cal_tmp[1]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[1]_carry_i_4 
       (.I0(\loop[0].dividend_tmp_reg_n_0_[1][16] ),
        .I1(\loop[0].divisor_tmp_reg[1]_3 [0]),
        .O(\cal_tmp[1]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[2]_carry_n_0 ,\cal_tmp[2]_carry_n_1 ,\cal_tmp[2]_carry_n_2 ,\cal_tmp[2]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[1].remd_tmp_reg[2]_6 [2:0],\loop[1].dividend_tmp_reg_n_0_[2][16] }),
        .O({\cal_tmp[2]_carry_n_4 ,\cal_tmp[2]_carry_n_5 ,\cal_tmp[2]_carry_n_6 ,\cal_tmp[2]_carry_n_7 }),
        .S({\cal_tmp[2]_carry_i_1_n_0 ,\cal_tmp[2]_carry_i_2_n_0 ,\cal_tmp[2]_carry_i_3_n_0 ,\cal_tmp[2]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[2]_carry__0 
       (.CI(\cal_tmp[2]_carry_n_0 ),
        .CO({\cal_tmp[2]_carry__0_n_0 ,\cal_tmp[2]_carry__0_n_1 ,\cal_tmp[2]_carry__0_n_2 ,\cal_tmp[2]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[1].remd_tmp_reg[2]_6 [6:3]),
        .O({\cal_tmp[2]_carry__0_n_4 ,\cal_tmp[2]_carry__0_n_5 ,\cal_tmp[2]_carry__0_n_6 ,\cal_tmp[2]_carry__0_n_7 }),
        .S({\cal_tmp[2]_carry__0_i_1_n_0 ,\cal_tmp[2]_carry__0_i_2_n_0 ,\cal_tmp[2]_carry__0_i_3_n_0 ,\cal_tmp[2]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [6]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [7]),
        .O(\cal_tmp[2]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [5]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [6]),
        .O(\cal_tmp[2]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [4]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [5]),
        .O(\cal_tmp[2]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__0_i_4 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [3]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [4]),
        .O(\cal_tmp[2]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[2]_carry__1 
       (.CI(\cal_tmp[2]_carry__0_n_0 ),
        .CO({\NLW_cal_tmp[2]_carry__1_CO_UNCONNECTED [3],\cal_tmp[2]_carry__1_n_1 ,\cal_tmp[2]_carry__1_n_2 ,\cal_tmp[2]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[1].remd_tmp_reg[2]_6 [9:7]}),
        .O({\cal_tmp[2]_43 ,\cal_tmp[2]_carry__1_n_5 ,\cal_tmp[2]_carry__1_n_6 ,\cal_tmp[2]_carry__1_n_7 }),
        .S({1'b1,\cal_tmp[2]_carry__1_i_1_n_0 ,\cal_tmp[2]_carry__1_i_2_n_0 ,\cal_tmp[2]_carry__1_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [9]),
        .O(\cal_tmp[2]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[2]_carry__1_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [8]),
        .O(\cal_tmp[2]_carry__1_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry__1_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [7]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [8]),
        .O(\cal_tmp[2]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [2]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [3]),
        .O(\cal_tmp[2]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_2 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [1]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [2]),
        .O(\cal_tmp[2]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_3 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [0]),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [1]),
        .O(\cal_tmp[2]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[2]_carry_i_4 
       (.I0(\loop[1].dividend_tmp_reg_n_0_[2][16] ),
        .I1(\loop[1].divisor_tmp_reg[2]_5 [0]),
        .O(\cal_tmp[2]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[3]_carry_n_0 ,\cal_tmp[3]_carry_n_1 ,\cal_tmp[3]_carry_n_2 ,\cal_tmp[3]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[2].remd_tmp_reg[3]_8 [2:0],\loop[2].dividend_tmp_reg_n_0_[3][16] }),
        .O({\cal_tmp[3]_carry_n_4 ,\cal_tmp[3]_carry_n_5 ,\cal_tmp[3]_carry_n_6 ,\cal_tmp[3]_carry_n_7 }),
        .S({\cal_tmp[3]_carry_i_1_n_0 ,\cal_tmp[3]_carry_i_2_n_0 ,\cal_tmp[3]_carry_i_3_n_0 ,\cal_tmp[3]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[3]_carry__0 
       (.CI(\cal_tmp[3]_carry_n_0 ),
        .CO({\cal_tmp[3]_carry__0_n_0 ,\cal_tmp[3]_carry__0_n_1 ,\cal_tmp[3]_carry__0_n_2 ,\cal_tmp[3]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_8 [6:3]),
        .O({\cal_tmp[3]_carry__0_n_4 ,\cal_tmp[3]_carry__0_n_5 ,\cal_tmp[3]_carry__0_n_6 ,\cal_tmp[3]_carry__0_n_7 }),
        .S({\cal_tmp[3]_carry__0_i_1_n_0 ,\cal_tmp[3]_carry__0_i_2_n_0 ,\cal_tmp[3]_carry__0_i_3_n_0 ,\cal_tmp[3]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [6]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [7]),
        .O(\cal_tmp[3]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [5]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [6]),
        .O(\cal_tmp[3]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [4]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [5]),
        .O(\cal_tmp[3]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__0_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [3]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [4]),
        .O(\cal_tmp[3]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry__1 
       (.CI(\cal_tmp[3]_carry__0_n_0 ),
        .CO({\cal_tmp[3]_carry__1_n_0 ,\cal_tmp[3]_carry__1_n_1 ,\cal_tmp[3]_carry__1_n_2 ,\cal_tmp[3]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[2].remd_tmp_reg[3]_8 [10:7]),
        .O({\cal_tmp[3]_carry__1_n_4 ,\cal_tmp[3]_carry__1_n_5 ,\cal_tmp[3]_carry__1_n_6 ,\cal_tmp[3]_carry__1_n_7 }),
        .S({\cal_tmp[3]_carry__1_i_1_n_0 ,\cal_tmp[3]_carry__1_i_2_n_0 ,\cal_tmp[3]_carry__1_i_3_n_0 ,\cal_tmp[3]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [10]),
        .O(\cal_tmp[3]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [9]),
        .O(\cal_tmp[3]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[3]_carry__1_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [8]),
        .O(\cal_tmp[3]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry__1_i_4 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [7]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [8]),
        .O(\cal_tmp[3]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[3]_carry__2 
       (.CI(\cal_tmp[3]_carry__1_n_0 ),
        .CO(\NLW_cal_tmp[3]_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[3]_carry__2_O_UNCONNECTED [3:1],\cal_tmp[3]_44 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [2]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [3]),
        .O(\cal_tmp[3]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_2 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [1]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [2]),
        .O(\cal_tmp[3]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_3 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [0]),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [1]),
        .O(\cal_tmp[3]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[3]_carry_i_4 
       (.I0(\loop[2].dividend_tmp_reg_n_0_[3][16] ),
        .I1(\loop[2].divisor_tmp_reg[3]_7 [0]),
        .O(\cal_tmp[3]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_0 ,\cal_tmp[4]_carry_n_1 ,\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4]_10 [2:0],\loop[3].dividend_tmp_reg_n_0_[4][16] }),
        .O({\cal_tmp[4]_carry_n_4 ,\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 }),
        .S({\cal_tmp[4]_carry_i_1_n_0 ,\cal_tmp[4]_carry_i_2_n_0 ,\cal_tmp[4]_carry_i_3_n_0 ,\cal_tmp[4]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_0 ),
        .CO({\cal_tmp[4]_carry__0_n_0 ,\cal_tmp[4]_carry__0_n_1 ,\cal_tmp[4]_carry__0_n_2 ,\cal_tmp[4]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_10 [6:3]),
        .O({\cal_tmp[4]_carry__0_n_4 ,\cal_tmp[4]_carry__0_n_5 ,\cal_tmp[4]_carry__0_n_6 ,\cal_tmp[4]_carry__0_n_7 }),
        .S({\cal_tmp[4]_carry__0_i_1_n_0 ,\cal_tmp[4]_carry__0_i_2_n_0 ,\cal_tmp[4]_carry__0_i_3_n_0 ,\cal_tmp[4]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [6]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [7]),
        .O(\cal_tmp[4]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [5]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [6]),
        .O(\cal_tmp[4]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [4]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [5]),
        .O(\cal_tmp[4]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__0_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [3]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [4]),
        .O(\cal_tmp[4]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry__1 
       (.CI(\cal_tmp[4]_carry__0_n_0 ),
        .CO({\cal_tmp[4]_carry__1_n_0 ,\cal_tmp[4]_carry__1_n_1 ,\cal_tmp[4]_carry__1_n_2 ,\cal_tmp[4]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[3].remd_tmp_reg[4]_10 [10:7]),
        .O({\cal_tmp[4]_carry__1_n_4 ,\cal_tmp[4]_carry__1_n_5 ,\cal_tmp[4]_carry__1_n_6 ,\cal_tmp[4]_carry__1_n_7 }),
        .S({\cal_tmp[4]_carry__1_i_1_n_0 ,\cal_tmp[4]_carry__1_i_2_n_0 ,\cal_tmp[4]_carry__1_i_3_n_0 ,\cal_tmp[4]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [10]),
        .O(\cal_tmp[4]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [9]),
        .O(\cal_tmp[4]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__1_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [8]),
        .O(\cal_tmp[4]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry__1_i_4 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [7]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [8]),
        .O(\cal_tmp[4]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[4]_carry__2 
       (.CI(\cal_tmp[4]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[4]_carry__2_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg[4]_10 [11]}),
        .O({\NLW_cal_tmp[4]_carry__2_O_UNCONNECTED [3:2],\cal_tmp[4]_45 ,\cal_tmp[4]_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[4]_carry__2_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry__2_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [11]),
        .O(\cal_tmp[4]_carry__2_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [2]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [3]),
        .O(\cal_tmp[4]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_2 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [1]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [2]),
        .O(\cal_tmp[4]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_3 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [0]),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [1]),
        .O(\cal_tmp[4]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[4]_carry_i_4 
       (.I0(\loop[3].dividend_tmp_reg_n_0_[4][16] ),
        .I1(\loop[3].divisor_tmp_reg[4]_9 [0]),
        .O(\cal_tmp[4]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_0 ,\cal_tmp[5]_carry_n_1 ,\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg[5]_12 [2:0],\loop[4].dividend_tmp_reg_n_0_[5][16] }),
        .O({\cal_tmp[5]_carry_n_4 ,\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 }),
        .S({\cal_tmp[5]_carry_i_1_n_0 ,\cal_tmp[5]_carry_i_2_n_0 ,\cal_tmp[5]_carry_i_3_n_0 ,\cal_tmp[5]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_0 ),
        .CO({\cal_tmp[5]_carry__0_n_0 ,\cal_tmp[5]_carry__0_n_1 ,\cal_tmp[5]_carry__0_n_2 ,\cal_tmp[5]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_12 [6:3]),
        .O({\cal_tmp[5]_carry__0_n_4 ,\cal_tmp[5]_carry__0_n_5 ,\cal_tmp[5]_carry__0_n_6 ,\cal_tmp[5]_carry__0_n_7 }),
        .S({\cal_tmp[5]_carry__0_i_1_n_0 ,\cal_tmp[5]_carry__0_i_2_n_0 ,\cal_tmp[5]_carry__0_i_3_n_0 ,\cal_tmp[5]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [6]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [7]),
        .O(\cal_tmp[5]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [5]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [6]),
        .O(\cal_tmp[5]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [4]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [5]),
        .O(\cal_tmp[5]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__0_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [3]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [4]),
        .O(\cal_tmp[5]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__1 
       (.CI(\cal_tmp[5]_carry__0_n_0 ),
        .CO({\cal_tmp[5]_carry__1_n_0 ,\cal_tmp[5]_carry__1_n_1 ,\cal_tmp[5]_carry__1_n_2 ,\cal_tmp[5]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[4].remd_tmp_reg[5]_12 [10:7]),
        .O({\cal_tmp[5]_carry__1_n_4 ,\cal_tmp[5]_carry__1_n_5 ,\cal_tmp[5]_carry__1_n_6 ,\cal_tmp[5]_carry__1_n_7 }),
        .S({\cal_tmp[5]_carry__1_i_1_n_0 ,\cal_tmp[5]_carry__1_i_2_n_0 ,\cal_tmp[5]_carry__1_i_3_n_0 ,\cal_tmp[5]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [10]),
        .O(\cal_tmp[5]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [9]),
        .O(\cal_tmp[5]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__1_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [8]),
        .O(\cal_tmp[5]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry__1_i_4 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [7]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [8]),
        .O(\cal_tmp[5]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[5]_carry__2 
       (.CI(\cal_tmp[5]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[5]_carry__2_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__2_n_2 ,\cal_tmp[5]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg[5]_12 [12:11]}),
        .O({\NLW_cal_tmp[5]_carry__2_O_UNCONNECTED [3],\cal_tmp[5]_46 ,\cal_tmp[5]_carry__2_n_6 ,\cal_tmp[5]_carry__2_n_7 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__2_i_1_n_0 ,\cal_tmp[5]_carry__2_i_2_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__2_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [12]),
        .O(\cal_tmp[5]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__2_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [11]),
        .O(\cal_tmp[5]_carry__2_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [2]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [3]),
        .O(\cal_tmp[5]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_2 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [1]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [2]),
        .O(\cal_tmp[5]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_3 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [0]),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [1]),
        .O(\cal_tmp[5]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[5]_carry_i_4 
       (.I0(\loop[4].dividend_tmp_reg_n_0_[5][16] ),
        .I1(\loop[4].divisor_tmp_reg[5]_11 [0]),
        .O(\cal_tmp[5]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_0 ,\cal_tmp[6]_carry_n_1 ,\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg[6]_14 [2:0],\loop[5].dividend_tmp_reg_n_0_[6][16] }),
        .O({\cal_tmp[6]_carry_n_4 ,\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 }),
        .S({\cal_tmp[6]_carry_i_1_n_0 ,\cal_tmp[6]_carry_i_2_n_0 ,\cal_tmp[6]_carry_i_3_n_0 ,\cal_tmp[6]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_0 ),
        .CO({\cal_tmp[6]_carry__0_n_0 ,\cal_tmp[6]_carry__0_n_1 ,\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_14 [6:3]),
        .O({\cal_tmp[6]_carry__0_n_4 ,\cal_tmp[6]_carry__0_n_5 ,\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 }),
        .S({\cal_tmp[6]_carry__0_i_1_n_0 ,\cal_tmp[6]_carry__0_i_2_n_0 ,\cal_tmp[6]_carry__0_i_3_n_0 ,\cal_tmp[6]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [6]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [7]),
        .O(\cal_tmp[6]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [5]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [6]),
        .O(\cal_tmp[6]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [4]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [5]),
        .O(\cal_tmp[6]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__0_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [3]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [4]),
        .O(\cal_tmp[6]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__1 
       (.CI(\cal_tmp[6]_carry__0_n_0 ),
        .CO({\cal_tmp[6]_carry__1_n_0 ,\cal_tmp[6]_carry__1_n_1 ,\cal_tmp[6]_carry__1_n_2 ,\cal_tmp[6]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[5].remd_tmp_reg[6]_14 [10:7]),
        .O({\cal_tmp[6]_carry__1_n_4 ,\cal_tmp[6]_carry__1_n_5 ,\cal_tmp[6]_carry__1_n_6 ,\cal_tmp[6]_carry__1_n_7 }),
        .S({\cal_tmp[6]_carry__1_i_1_n_0 ,\cal_tmp[6]_carry__1_i_2_n_0 ,\cal_tmp[6]_carry__1_i_3_n_0 ,\cal_tmp[6]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [10]),
        .O(\cal_tmp[6]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [9]),
        .O(\cal_tmp[6]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__1_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [8]),
        .O(\cal_tmp[6]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry__1_i_4 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [7]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [8]),
        .O(\cal_tmp[6]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[6]_carry__2 
       (.CI(\cal_tmp[6]_carry__1_n_0 ),
        .CO({\NLW_cal_tmp[6]_carry__2_CO_UNCONNECTED [3],\cal_tmp[6]_carry__2_n_1 ,\cal_tmp[6]_carry__2_n_2 ,\cal_tmp[6]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg[6]_14 [13:11]}),
        .O({\cal_tmp[6]_47 ,\cal_tmp[6]_carry__2_n_5 ,\cal_tmp[6]_carry__2_n_6 ,\cal_tmp[6]_carry__2_n_7 }),
        .S({1'b1,\cal_tmp[6]_carry__2_i_1_n_0 ,\cal_tmp[6]_carry__2_i_2_n_0 ,\cal_tmp[6]_carry__2_i_3_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [13]),
        .O(\cal_tmp[6]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [12]),
        .O(\cal_tmp[6]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__2_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [11]),
        .O(\cal_tmp[6]_carry__2_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [2]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [3]),
        .O(\cal_tmp[6]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_2 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [1]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [2]),
        .O(\cal_tmp[6]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_3 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [0]),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [1]),
        .O(\cal_tmp[6]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[6]_carry_i_4 
       (.I0(\loop[5].dividend_tmp_reg_n_0_[6][16] ),
        .I1(\loop[5].divisor_tmp_reg[6]_13 [0]),
        .O(\cal_tmp[6]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_0 ,\cal_tmp[7]_carry_n_1 ,\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg[7]_16 [2:0],\loop[6].dividend_tmp_reg_n_0_[7][16] }),
        .O({\cal_tmp[7]_carry_n_4 ,\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 }),
        .S({\cal_tmp[7]_carry_i_1_n_0 ,\cal_tmp[7]_carry_i_2_n_0 ,\cal_tmp[7]_carry_i_3_n_0 ,\cal_tmp[7]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_0 ),
        .CO({\cal_tmp[7]_carry__0_n_0 ,\cal_tmp[7]_carry__0_n_1 ,\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_16 [6:3]),
        .O({\cal_tmp[7]_carry__0_n_4 ,\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_0 ,\cal_tmp[7]_carry__0_i_2_n_0 ,\cal_tmp[7]_carry__0_i_3_n_0 ,\cal_tmp[7]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [6]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [7]),
        .O(\cal_tmp[7]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [5]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [6]),
        .O(\cal_tmp[7]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [4]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [5]),
        .O(\cal_tmp[7]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__0_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [3]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [4]),
        .O(\cal_tmp[7]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_0 ),
        .CO({\cal_tmp[7]_carry__1_n_0 ,\cal_tmp[7]_carry__1_n_1 ,\cal_tmp[7]_carry__1_n_2 ,\cal_tmp[7]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_16 [10:7]),
        .O({\cal_tmp[7]_carry__1_n_4 ,\cal_tmp[7]_carry__1_n_5 ,\cal_tmp[7]_carry__1_n_6 ,\cal_tmp[7]_carry__1_n_7 }),
        .S({\cal_tmp[7]_carry__1_i_1_n_0 ,\cal_tmp[7]_carry__1_i_2_n_0 ,\cal_tmp[7]_carry__1_i_3_n_0 ,\cal_tmp[7]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [10]),
        .O(\cal_tmp[7]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [9]),
        .O(\cal_tmp[7]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__1_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [8]),
        .O(\cal_tmp[7]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry__1_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [7]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [8]),
        .O(\cal_tmp[7]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__2 
       (.CI(\cal_tmp[7]_carry__1_n_0 ),
        .CO({\cal_tmp[7]_carry__2_n_0 ,\cal_tmp[7]_carry__2_n_1 ,\cal_tmp[7]_carry__2_n_2 ,\cal_tmp[7]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[6].remd_tmp_reg[7]_16 [14:11]),
        .O({\cal_tmp[7]_carry__2_n_4 ,\cal_tmp[7]_carry__2_n_5 ,\cal_tmp[7]_carry__2_n_6 ,\cal_tmp[7]_carry__2_n_7 }),
        .S({\cal_tmp[7]_carry__2_i_1_n_0 ,\cal_tmp[7]_carry__2_i_2_n_0 ,\cal_tmp[7]_carry__2_i_3_n_0 ,\cal_tmp[7]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [14]),
        .O(\cal_tmp[7]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [13]),
        .O(\cal_tmp[7]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [12]),
        .O(\cal_tmp[7]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__2_i_4 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [11]),
        .O(\cal_tmp[7]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[7]_carry__3 
       (.CI(\cal_tmp[7]_carry__2_n_0 ),
        .CO(\NLW_cal_tmp[7]_carry__3_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__3_O_UNCONNECTED [3:1],\cal_tmp[7]_48 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [2]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [3]),
        .O(\cal_tmp[7]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_2 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [1]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [2]),
        .O(\cal_tmp[7]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_3 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [0]),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [1]),
        .O(\cal_tmp[7]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[7]_carry_i_4 
       (.I0(\loop[6].dividend_tmp_reg_n_0_[7][16] ),
        .I1(\loop[6].divisor_tmp_reg[7]_15 [0]),
        .O(\cal_tmp[7]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_0 ,\cal_tmp[8]_carry_n_1 ,\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg[8]_18 [2:0],\loop[7].dividend_tmp_reg_n_0_[8][16] }),
        .O({\cal_tmp[8]_carry_n_4 ,\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 }),
        .S({\cal_tmp[8]_carry_i_1_n_0 ,\cal_tmp[8]_carry_i_2_n_0 ,\cal_tmp[8]_carry_i_3_n_0 ,\cal_tmp[8]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_0 ),
        .CO({\cal_tmp[8]_carry__0_n_0 ,\cal_tmp[8]_carry__0_n_1 ,\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_18 [6:3]),
        .O({\cal_tmp[8]_carry__0_n_4 ,\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_0 ,\cal_tmp[8]_carry__0_i_2_n_0 ,\cal_tmp[8]_carry__0_i_3_n_0 ,\cal_tmp[8]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [6]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [7]),
        .O(\cal_tmp[8]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [5]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [6]),
        .O(\cal_tmp[8]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [4]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [5]),
        .O(\cal_tmp[8]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__0_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [3]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [4]),
        .O(\cal_tmp[8]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_0 ),
        .CO({\cal_tmp[8]_carry__1_n_0 ,\cal_tmp[8]_carry__1_n_1 ,\cal_tmp[8]_carry__1_n_2 ,\cal_tmp[8]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_18 [10:7]),
        .O({\cal_tmp[8]_carry__1_n_4 ,\cal_tmp[8]_carry__1_n_5 ,\cal_tmp[8]_carry__1_n_6 ,\cal_tmp[8]_carry__1_n_7 }),
        .S({\cal_tmp[8]_carry__1_i_1_n_0 ,\cal_tmp[8]_carry__1_i_2_n_0 ,\cal_tmp[8]_carry__1_i_3_n_0 ,\cal_tmp[8]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [10]),
        .O(\cal_tmp[8]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [9]),
        .O(\cal_tmp[8]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [8]),
        .O(\cal_tmp[8]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry__1_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [7]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [8]),
        .O(\cal_tmp[8]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__2 
       (.CI(\cal_tmp[8]_carry__1_n_0 ),
        .CO({\cal_tmp[8]_carry__2_n_0 ,\cal_tmp[8]_carry__2_n_1 ,\cal_tmp[8]_carry__2_n_2 ,\cal_tmp[8]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[7].remd_tmp_reg[8]_18 [14:11]),
        .O({\cal_tmp[8]_carry__2_n_4 ,\cal_tmp[8]_carry__2_n_5 ,\cal_tmp[8]_carry__2_n_6 ,\cal_tmp[8]_carry__2_n_7 }),
        .S({\cal_tmp[8]_carry__2_i_1_n_0 ,\cal_tmp[8]_carry__2_i_2_n_0 ,\cal_tmp[8]_carry__2_i_3_n_0 ,\cal_tmp[8]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [14]),
        .O(\cal_tmp[8]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [13]),
        .O(\cal_tmp[8]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [12]),
        .O(\cal_tmp[8]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__2_i_4 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [11]),
        .O(\cal_tmp[8]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[8]_carry__3 
       (.CI(\cal_tmp[8]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[8]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg[8]_18 [15]}),
        .O({\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[8]_49 ,\NLW_cal_tmp[8]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__3_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [15]),
        .O(\cal_tmp[8]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [2]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [3]),
        .O(\cal_tmp[8]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_2 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [1]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [2]),
        .O(\cal_tmp[8]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_3 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [0]),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [1]),
        .O(\cal_tmp[8]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[8]_carry_i_4 
       (.I0(\loop[7].dividend_tmp_reg_n_0_[8][16] ),
        .I1(\loop[7].divisor_tmp_reg[8]_17 [0]),
        .O(\cal_tmp[8]_carry_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_0 ,\cal_tmp[9]_carry_n_1 ,\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg[9]_20 [2:0],\loop[8].dividend_tmp_reg_n_0_[9][16] }),
        .O({\cal_tmp[9]_carry_n_4 ,\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 }),
        .S({\cal_tmp[9]_carry_i_1_n_0 ,\cal_tmp[9]_carry_i_2_n_0 ,\cal_tmp[9]_carry_i_3_n_0 ,\cal_tmp[9]_carry_i_4_n_0 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_0 ),
        .CO({\cal_tmp[9]_carry__0_n_0 ,\cal_tmp[9]_carry__0_n_1 ,\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_20 [6:3]),
        .O({\cal_tmp[9]_carry__0_n_4 ,\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_0 ,\cal_tmp[9]_carry__0_i_2_n_0 ,\cal_tmp[9]_carry__0_i_3_n_0 ,\cal_tmp[9]_carry__0_i_4_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [6]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [7]),
        .O(\cal_tmp[9]_carry__0_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [5]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [6]),
        .O(\cal_tmp[9]_carry__0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [4]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [5]),
        .O(\cal_tmp[9]_carry__0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__0_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [3]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [4]),
        .O(\cal_tmp[9]_carry__0_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_0 ),
        .CO({\cal_tmp[9]_carry__1_n_0 ,\cal_tmp[9]_carry__1_n_1 ,\cal_tmp[9]_carry__1_n_2 ,\cal_tmp[9]_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_20 [10:7]),
        .O({\cal_tmp[9]_carry__1_n_4 ,\cal_tmp[9]_carry__1_n_5 ,\cal_tmp[9]_carry__1_n_6 ,\cal_tmp[9]_carry__1_n_7 }),
        .S({\cal_tmp[9]_carry__1_i_1_n_0 ,\cal_tmp[9]_carry__1_i_2_n_0 ,\cal_tmp[9]_carry__1_i_3_n_0 ,\cal_tmp[9]_carry__1_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [10]),
        .O(\cal_tmp[9]_carry__1_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [9]),
        .O(\cal_tmp[9]_carry__1_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [8]),
        .O(\cal_tmp[9]_carry__1_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry__1_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [7]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [8]),
        .O(\cal_tmp[9]_carry__1_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__2 
       (.CI(\cal_tmp[9]_carry__1_n_0 ),
        .CO({\cal_tmp[9]_carry__2_n_0 ,\cal_tmp[9]_carry__2_n_1 ,\cal_tmp[9]_carry__2_n_2 ,\cal_tmp[9]_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI(\loop[8].remd_tmp_reg[9]_20 [14:11]),
        .O({\cal_tmp[9]_carry__2_n_4 ,\cal_tmp[9]_carry__2_n_5 ,\cal_tmp[9]_carry__2_n_6 ,\cal_tmp[9]_carry__2_n_7 }),
        .S({\cal_tmp[9]_carry__2_i_1_n_0 ,\cal_tmp[9]_carry__2_i_2_n_0 ,\cal_tmp[9]_carry__2_i_3_n_0 ,\cal_tmp[9]_carry__2_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [14]),
        .O(\cal_tmp[9]_carry__2_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [13]),
        .O(\cal_tmp[9]_carry__2_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [12]),
        .O(\cal_tmp[9]_carry__2_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__2_i_4 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [11]),
        .O(\cal_tmp[9]_carry__2_i_4_n_0 ));
  CARRY4 \cal_tmp[9]_carry__3 
       (.CI(\cal_tmp[9]_carry__2_n_0 ),
        .CO({\NLW_cal_tmp[9]_carry__3_CO_UNCONNECTED [3:1],\cal_tmp[9]_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[8].remd_tmp_reg[9]_20 [15]}),
        .O({\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED [3:2],\cal_tmp[9]_35 ,\NLW_cal_tmp[9]_carry__3_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\cal_tmp[9]_carry__3_i_1_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__3_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [15]),
        .O(\cal_tmp[9]_carry__3_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [2]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [3]),
        .O(\cal_tmp[9]_carry_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_2 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [1]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [2]),
        .O(\cal_tmp[9]_carry_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_3 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [0]),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [1]),
        .O(\cal_tmp[9]_carry_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cal_tmp[9]_carry_i_4 
       (.I0(\loop[8].dividend_tmp_reg_n_0_[9][16] ),
        .I1(\loop[8].divisor_tmp_reg[9]_19 [0]),
        .O(\cal_tmp[9]_carry_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \dividend0[16]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_block_pp0_stage0_110011__0),
        .I2(ap_block_pp0_stage0_11001123_out),
        .O(\loop[0].remd_tmp_reg[1][1]_0 ));
  LUT5 #(
    .INIT(32'h020A0A0A)) 
    \dividend0[16]_i_2 
       (.I0(ap_enable_reg_pp0_iter24_reg),
        .I1(img2_data_stream_0_s_full_n),
        .I2(\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] ),
        .I3(img2_data_stream_1_s_full_n),
        .I4(img2_data_stream_2_s_full_n),
        .O(ap_block_pp0_stage0_110011__0));
  LUT5 #(
    .INIT(32'h020A0A0A)) 
    \dividend0[16]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg),
        .I1(img1_data_stream_0_s_empty_n),
        .I2(\exitcond_i_i_i_reg_318_reg[0] ),
        .I3(img1_data_stream_1_s_empty_n),
        .I4(img1_data_stream_2_s_empty_n),
        .O(ap_block_pp0_stage0_11001123_out));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \dividend_tmp[0][15]_i_1 
       (.I0(dividend_u0[14]),
        .I1(Q[16]),
        .I2(Q[15]),
        .O(dividend_u[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \dividend_tmp[0][16]_i_1 
       (.I0(Q[16]),
        .I1(dividend_u0[15]),
        .O(dividend_u[16]));
  FDRE \dividend_tmp_reg[0][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(dividend_u[15]),
        .Q(\dividend_tmp_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[0][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(dividend_u[16]),
        .Q(p_1_in0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \divisor_tmp[0][1]_i_1 
       (.I0(\divisor0_reg[8] [0]),
        .I1(\divisor0_reg[8] [8]),
        .I2(\divisor0_reg[8] [1]),
        .O(divisor_u[1]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \divisor_tmp[0][2]_i_1 
       (.I0(\divisor0_reg[8] [0]),
        .I1(\divisor0_reg[8] [1]),
        .I2(\divisor0_reg[8] [8]),
        .I3(\divisor0_reg[8] [2]),
        .O(divisor_u[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \divisor_tmp[0][3]_i_1 
       (.I0(\divisor0_reg[8] [2]),
        .I1(\divisor0_reg[8] [1]),
        .I2(\divisor0_reg[8] [0]),
        .I3(\divisor0_reg[8] [8]),
        .I4(\divisor0_reg[8] [3]),
        .O(divisor_u[3]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \divisor_tmp[0][4]_i_1 
       (.I0(\divisor0_reg[8] [3]),
        .I1(\divisor0_reg[8] [0]),
        .I2(\divisor0_reg[8] [1]),
        .I3(\divisor0_reg[8] [2]),
        .I4(\divisor0_reg[8] [8]),
        .I5(\divisor0_reg[8] [4]),
        .O(divisor_u[4]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \divisor_tmp[0][5]_i_1 
       (.I0(\divisor_tmp[0][5]_i_2_n_0 ),
        .I1(\divisor0_reg[8] [8]),
        .I2(\divisor0_reg[8] [5]),
        .O(divisor_u[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \divisor_tmp[0][5]_i_2 
       (.I0(\divisor0_reg[8] [3]),
        .I1(\divisor0_reg[8] [0]),
        .I2(\divisor0_reg[8] [1]),
        .I3(\divisor0_reg[8] [2]),
        .I4(\divisor0_reg[8] [4]),
        .O(\divisor_tmp[0][5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \divisor_tmp[0][6]_i_1 
       (.I0(\divisor_tmp[0][8]_i_2_n_0 ),
        .I1(\divisor0_reg[8] [8]),
        .I2(\divisor0_reg[8] [6]),
        .O(divisor_u[6]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \divisor_tmp[0][7]_i_1 
       (.I0(\divisor0_reg[8] [6]),
        .I1(\divisor_tmp[0][8]_i_2_n_0 ),
        .I2(\divisor0_reg[8] [8]),
        .I3(\divisor0_reg[8] [7]),
        .O(divisor_u[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \divisor_tmp[0][8]_i_1 
       (.I0(\divisor0_reg[8] [8]),
        .I1(\divisor0_reg[8] [6]),
        .I2(\divisor_tmp[0][8]_i_2_n_0 ),
        .I3(\divisor0_reg[8] [7]),
        .O(divisor_u[8]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \divisor_tmp[0][8]_i_2 
       (.I0(\divisor0_reg[8] [4]),
        .I1(\divisor0_reg[8] [2]),
        .I2(\divisor0_reg[8] [1]),
        .I3(\divisor0_reg[8] [0]),
        .I4(\divisor0_reg[8] [3]),
        .I5(\divisor0_reg[8] [5]),
        .O(\divisor_tmp[0][8]_i_2_n_0 ));
  FDRE \divisor_tmp_reg[0][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\divisor0_reg[8] [0]),
        .Q(\divisor_tmp_reg[0]_2 ),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[1]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [0]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[2]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [1]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[3]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [2]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[4]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [3]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[5]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [4]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[6]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [5]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[7]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [6]),
        .R(1'b0));
  FDRE \divisor_tmp_reg[0][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(divisor_u[8]),
        .Q(\loop[0].divisor_tmp_reg[1][8]_0 [7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[0].dividend_tmp_reg[1] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[0].dividend_tmp_reg[1][15]_srl2 " *) 
  SRL16E \loop[0].dividend_tmp_reg[1][15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[14]),
        .Q(\loop[0].dividend_tmp_reg[1][15]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].dividend_tmp_reg[1][15]_srl2_i_1 
       (.I0(dividend_u0[13]),
        .I1(Q[16]),
        .I2(Q[14]),
        .O(dividend_u[14]));
  FDRE \loop[0].dividend_tmp_reg[1][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\dividend_tmp_reg_n_0_[0][15] ),
        .Q(\loop[0].dividend_tmp_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\divisor_tmp_reg[0]_2 ),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [0]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [1]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [2]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [3]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [4]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [5]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [6]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \loop[0].divisor_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1][8]_0 [7]),
        .Q(\loop[0].divisor_tmp_reg[1]_3 [8]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[0].remd_tmp[1][0]_i_1 
       (.I0(\cal_tmp[0]_carry_n_7 ),
        .I1(\cal_tmp[0]_carry__1_n_2 ),
        .I2(p_1_in0),
        .O(\loop[0].remd_tmp[1][0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \loop[0].remd_tmp[1][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1][1]_0 ),
        .I1(\cal_tmp[0]_carry__1_n_2 ),
        .O(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].remd_tmp[1][0]_i_1_n_0 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [0]),
        .R(1'b0));
  FDRE \loop[0].remd_tmp_reg[1][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [1]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [2]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [3]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry__0_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [4]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry__0_n_6 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [5]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry__0_n_5 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [6]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry__0_n_4 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [7]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[0].remd_tmp_reg[1][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[0]_carry__1_n_7 ),
        .Q(\loop[0].remd_tmp_reg[1]_4 [8]),
        .R(\loop[0].remd_tmp[1][8]_i_1_n_0 ));
  FDRE \loop[10].dividend_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[10]_carry__3_n_3 ),
        .Q(\loop[10].dividend_tmp_reg_n_0_[11][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[10].dividend_tmp_reg[11][15]_srl12 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][15]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[4]),
        .Q(\loop[10].dividend_tmp_reg[11][15]_srl12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].dividend_tmp_reg[11][15]_srl12_i_1 
       (.I0(dividend_u0[3]),
        .I1(Q[16]),
        .I2(Q[4]),
        .O(dividend_u[4]));
  FDRE \loop[10].dividend_tmp_reg[11][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].dividend_tmp_reg[10][15]_srl11_n_0 ),
        .Q(\loop[10].dividend_tmp_reg_n_0_[11][16] ),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [0]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [0]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [1]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [1]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [2]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [2]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [3]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [3]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [4]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [4]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [5]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [5]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [6]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [6]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [7]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [7]),
        .R(1'b0));
  FDRE \loop[10].divisor_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].divisor_tmp_reg[10]_21 [8]),
        .Q(\loop[10].divisor_tmp_reg[11]_23 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].dividend_tmp_reg_n_0_[10][16] ),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry_n_7 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [9]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__1_n_5 ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][11]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [10]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__1_n_4 ),
        .O(\loop[10].remd_tmp[11][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][12]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [11]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__2_n_7 ),
        .O(\loop[10].remd_tmp[11][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][13]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [12]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__2_n_6 ),
        .O(\loop[10].remd_tmp[11][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][14]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [13]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__2_n_5 ),
        .O(\loop[10].remd_tmp[11][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][15]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [14]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__2_n_4 ),
        .O(\loop[10].remd_tmp[11][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [0]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry_n_6 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [1]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry_n_5 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [2]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry_n_4 ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [3]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__0_n_7 ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [4]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__0_n_6 ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [5]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__0_n_5 ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [6]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__0_n_4 ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [7]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__1_n_7 ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\loop[9].remd_tmp_reg[10]_22 [8]),
        .I1(\cal_tmp[10]_36 ),
        .I2(\cal_tmp[10]_carry__1_n_6 ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_0 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [0]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [10]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][11]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [11]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][12]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [12]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][13]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [13]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][14]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [14]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][15]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [15]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [1]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [2]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [3]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [4]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [5]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [6]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [7]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [8]),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_0 ),
        .Q(\loop[10].remd_tmp_reg[11]_24 [9]),
        .R(1'b0));
  FDRE \loop[11].dividend_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[11]_carry__3_n_3 ),
        .Q(\loop[11].dividend_tmp_reg_n_0_[12][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[11].dividend_tmp_reg[12] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[11].dividend_tmp_reg[12][15]_srl13 " *) 
  SRL16E \loop[11].dividend_tmp_reg[12][15]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[3]),
        .Q(\loop[11].dividend_tmp_reg[12][15]_srl13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].dividend_tmp_reg[12][15]_srl13_i_1 
       (.I0(dividend_u0[2]),
        .I1(Q[16]),
        .I2(Q[3]),
        .O(dividend_u[3]));
  FDRE \loop[11].dividend_tmp_reg[12][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].dividend_tmp_reg[11][15]_srl12_n_0 ),
        .Q(\loop[11].dividend_tmp_reg_n_0_[12][16] ),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [0]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [0]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [1]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [1]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [2]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [2]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [3]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [3]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [4]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [4]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [5]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [5]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [6]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [6]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [7]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [7]),
        .R(1'b0));
  FDRE \loop[11].divisor_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[10].divisor_tmp_reg[11]_23 [8]),
        .Q(\loop[11].divisor_tmp_reg[12]_25 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].dividend_tmp_reg_n_0_[11][16] ),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry_n_7 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [9]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__1_n_5 ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [10]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__1_n_4 ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][12]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [11]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__2_n_7 ),
        .O(\loop[11].remd_tmp[12][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][13]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [12]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__2_n_6 ),
        .O(\loop[11].remd_tmp[12][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][14]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [13]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__2_n_5 ),
        .O(\loop[11].remd_tmp[12][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][15]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [14]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__2_n_4 ),
        .O(\loop[11].remd_tmp[12][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [0]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry_n_6 ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [1]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry_n_5 ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [2]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry_n_4 ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [3]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__0_n_7 ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [4]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__0_n_6 ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [5]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__0_n_5 ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [6]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__0_n_4 ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [7]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__1_n_7 ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\loop[10].remd_tmp_reg[11]_24 [8]),
        .I1(\cal_tmp[11]_37 ),
        .I2(\cal_tmp[11]_carry__1_n_6 ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_0 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [0]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [10]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][12]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][13]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [13]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][14]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [14]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][15]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [15]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_0 ),
        .Q(\loop[11].remd_tmp_reg[12]_26 [9]),
        .R(1'b0));
  FDRE \loop[12].dividend_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[12]_carry__3_n_3 ),
        .Q(\loop[12].dividend_tmp_reg_n_0_[13][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[12].dividend_tmp_reg[13] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[12].dividend_tmp_reg[13][15]_srl14 " *) 
  SRL16E \loop[12].dividend_tmp_reg[13][15]_srl14 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[2]),
        .Q(\loop[12].dividend_tmp_reg[13][15]_srl14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].dividend_tmp_reg[13][15]_srl14_i_1 
       (.I0(dividend_u0[1]),
        .I1(Q[16]),
        .I2(Q[2]),
        .O(dividend_u[2]));
  FDRE \loop[12].dividend_tmp_reg[13][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].dividend_tmp_reg[12][15]_srl13_n_0 ),
        .Q(\loop[12].dividend_tmp_reg_n_0_[13][16] ),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [0]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [0]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [1]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [1]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [2]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [2]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [3]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [3]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [4]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [4]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [5]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [5]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [6]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [6]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [7]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [7]),
        .R(1'b0));
  FDRE \loop[12].divisor_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[11].divisor_tmp_reg[12]_25 [8]),
        .Q(\loop[12].divisor_tmp_reg[13]_27 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(\loop[11].dividend_tmp_reg_n_0_[12][16] ),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry_n_7 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [9]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__1_n_5 ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [10]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__1_n_4 ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [11]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__2_n_7 ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][13]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [12]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__2_n_6 ),
        .O(\loop[12].remd_tmp[13][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][14]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [13]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__2_n_5 ),
        .O(\loop[12].remd_tmp[13][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][15]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [14]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__2_n_4 ),
        .O(\loop[12].remd_tmp[13][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [0]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry_n_6 ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [1]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry_n_5 ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [2]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry_n_4 ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [3]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__0_n_7 ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [4]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__0_n_6 ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [5]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__0_n_5 ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [6]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__0_n_4 ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [7]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__1_n_7 ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(\loop[11].remd_tmp_reg[12]_26 [8]),
        .I1(\cal_tmp[12]_38 ),
        .I2(\cal_tmp[12]_carry__1_n_6 ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_0 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][13]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [13]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][14]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [14]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][15]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [15]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_0 ),
        .Q(\loop[12].remd_tmp_reg[13]_28 [9]),
        .R(1'b0));
  FDRE \loop[13].dividend_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[13]_carry__3_n_3 ),
        .Q(\loop[13].dividend_tmp_reg_n_0_[14][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[13].dividend_tmp_reg[14] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[13].dividend_tmp_reg[14][15]_srl15 " *) 
  SRL16E \loop[13].dividend_tmp_reg[14][15]_srl15 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[1]),
        .Q(\loop[13].dividend_tmp_reg[14][15]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].dividend_tmp_reg[14][15]_srl15_i_1 
       (.I0(dividend_u0[0]),
        .I1(Q[16]),
        .I2(Q[1]),
        .O(dividend_u[1]));
  FDRE \loop[13].dividend_tmp_reg[14][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].dividend_tmp_reg[13][15]_srl14_n_0 ),
        .Q(\loop[13].dividend_tmp_reg_n_0_[14][16] ),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [0]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [0]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [1]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [1]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [2]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [2]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [3]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [3]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [4]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [4]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [5]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [5]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [6]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [6]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [7]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [7]),
        .R(1'b0));
  FDRE \loop[13].divisor_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[12].divisor_tmp_reg[13]_27 [8]),
        .Q(\loop[13].divisor_tmp_reg[14]_29 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][0]_i_1 
       (.I0(\loop[12].dividend_tmp_reg_n_0_[13][16] ),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry_n_7 ),
        .O(\loop[13].remd_tmp[14][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][10]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [9]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__1_n_5 ),
        .O(\loop[13].remd_tmp[14][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][11]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [10]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__1_n_4 ),
        .O(\loop[13].remd_tmp[14][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][12]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [11]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__2_n_7 ),
        .O(\loop[13].remd_tmp[14][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][13]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [12]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__2_n_6 ),
        .O(\loop[13].remd_tmp[14][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][14]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [13]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__2_n_5 ),
        .O(\loop[13].remd_tmp[14][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][15]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [14]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__2_n_4 ),
        .O(\loop[13].remd_tmp[14][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][1]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [0]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry_n_6 ),
        .O(\loop[13].remd_tmp[14][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][2]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [1]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry_n_5 ),
        .O(\loop[13].remd_tmp[14][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][3]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [2]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry_n_4 ),
        .O(\loop[13].remd_tmp[14][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][4]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [3]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__0_n_7 ),
        .O(\loop[13].remd_tmp[14][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][5]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [4]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__0_n_6 ),
        .O(\loop[13].remd_tmp[14][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][6]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [5]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__0_n_5 ),
        .O(\loop[13].remd_tmp[14][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][7]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [6]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__0_n_4 ),
        .O(\loop[13].remd_tmp[14][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][8]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [7]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__1_n_7 ),
        .O(\loop[13].remd_tmp[14][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[13].remd_tmp[14][9]_i_1 
       (.I0(\loop[12].remd_tmp_reg[13]_28 [8]),
        .I1(\cal_tmp[13]_39 ),
        .I2(\cal_tmp[13]_carry__1_n_6 ),
        .O(\loop[13].remd_tmp[14][9]_i_1_n_0 ));
  FDRE \loop[13].remd_tmp_reg[14][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][0]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [0]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][10]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [10]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][11]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [11]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][12]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [12]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][13]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [13]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][14]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [14]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][15]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [15]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][1]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [1]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][2]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [2]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][3]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [3]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][4]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [4]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][5]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [5]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][6]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [6]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][7]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [7]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][8]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [8]),
        .R(1'b0));
  FDRE \loop[13].remd_tmp_reg[14][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].remd_tmp[14][9]_i_1_n_0 ),
        .Q(\loop[13].remd_tmp_reg[14]_30 [9]),
        .R(1'b0));
  FDRE \loop[14].dividend_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[14]_carry__3_n_3 ),
        .Q(\loop[14].dividend_tmp_reg_n_0_[15][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[14].dividend_tmp_reg[15] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[14].dividend_tmp_reg[15][15]_srl16 " *) 
  SRL16E \loop[14].dividend_tmp_reg[15][15]_srl16 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(Q[0]),
        .Q(\loop[14].dividend_tmp_reg[15][15]_srl16_n_0 ));
  FDRE \loop[14].dividend_tmp_reg[15][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].dividend_tmp_reg[14][15]_srl15_n_0 ),
        .Q(\loop[14].dividend_tmp_reg_n_0_[15][16] ),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [0]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [0]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [1]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [1]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [2]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [2]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [3]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [3]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [4]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [4]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [5]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [5]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [6]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [6]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [7]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [7]),
        .R(1'b0));
  FDRE \loop[14].divisor_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[13].divisor_tmp_reg[14]_29 [8]),
        .Q(\loop[14].divisor_tmp_reg[15]_31 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][0]_i_1 
       (.I0(\loop[13].dividend_tmp_reg_n_0_[14][16] ),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry_n_7 ),
        .O(\loop[14].remd_tmp[15][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][10]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [9]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__1_n_5 ),
        .O(\loop[14].remd_tmp[15][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][11]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [10]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__1_n_4 ),
        .O(\loop[14].remd_tmp[15][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][12]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [11]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__2_n_7 ),
        .O(\loop[14].remd_tmp[15][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][13]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [12]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__2_n_6 ),
        .O(\loop[14].remd_tmp[15][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][14]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [13]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__2_n_5 ),
        .O(\loop[14].remd_tmp[15][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][15]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [14]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__2_n_4 ),
        .O(\loop[14].remd_tmp[15][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][1]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [0]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry_n_6 ),
        .O(\loop[14].remd_tmp[15][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][2]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [1]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry_n_5 ),
        .O(\loop[14].remd_tmp[15][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][3]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [2]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry_n_4 ),
        .O(\loop[14].remd_tmp[15][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][4]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [3]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__0_n_7 ),
        .O(\loop[14].remd_tmp[15][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][5]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [4]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__0_n_6 ),
        .O(\loop[14].remd_tmp[15][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][6]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [5]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__0_n_5 ),
        .O(\loop[14].remd_tmp[15][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][7]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [6]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__0_n_4 ),
        .O(\loop[14].remd_tmp[15][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][8]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [7]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__1_n_7 ),
        .O(\loop[14].remd_tmp[15][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[14].remd_tmp[15][9]_i_1 
       (.I0(\loop[13].remd_tmp_reg[14]_30 [8]),
        .I1(\cal_tmp[14]_40 ),
        .I2(\cal_tmp[14]_carry__1_n_6 ),
        .O(\loop[14].remd_tmp[15][9]_i_1_n_0 ));
  FDRE \loop[14].remd_tmp_reg[15][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][0]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [0]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][10]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [10]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][11]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [11]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][12]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [12]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][13]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [13]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][14]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [14]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][15]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [15]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][1]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [1]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][2]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [2]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][3]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [3]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][4]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [4]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][5]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [5]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][6]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [6]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][7]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [7]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][8]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [8]),
        .R(1'b0));
  FDRE \loop[14].remd_tmp_reg[15][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].remd_tmp[15][9]_i_1_n_0 ),
        .Q(\loop[14].remd_tmp_reg[15]_32 [9]),
        .R(1'b0));
  FDRE \loop[15].dividend_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[15]_carry__3_n_3 ),
        .Q(\loop[15].dividend_tmp_reg_n_0_[16][0] ),
        .R(1'b0));
  FDRE \loop[15].dividend_tmp_reg[16][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].dividend_tmp_reg[15][15]_srl16_n_0 ),
        .Q(\loop[15].dividend_tmp_reg_n_0_[16][16] ),
        .R(1'b0));
  FDRE \loop[15].dividend_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].dividend_tmp_reg_n_0_[15][0] ),
        .Q(\loop[15].dividend_tmp_reg_n_0_[16][1] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16][2]_srl2 " *) 
  SRL16E \loop[15].dividend_tmp_reg[16][2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(\loop[13].dividend_tmp_reg_n_0_[14][0] ),
        .Q(\loop[15].dividend_tmp_reg[16][2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16][3]_srl3 " *) 
  SRL16E \loop[15].dividend_tmp_reg[16][3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(\loop[12].dividend_tmp_reg_n_0_[13][0] ),
        .Q(\loop[15].dividend_tmp_reg[16][3]_srl3_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16][4]_srl4 " *) 
  SRL16E \loop[15].dividend_tmp_reg[16][4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(\loop[11].dividend_tmp_reg_n_0_[12][0] ),
        .Q(\loop[15].dividend_tmp_reg[16][4]_srl4_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16][5]_srl5 " *) 
  SRL16E \loop[15].dividend_tmp_reg[16][5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(\loop[10].dividend_tmp_reg_n_0_[11][0] ),
        .Q(\loop[15].dividend_tmp_reg[16][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].dividend_tmp_reg[16][6]_srl6 " *) 
  SRL16E \loop[15].dividend_tmp_reg[16][6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(\loop[9].dividend_tmp_reg_n_0_[10][0] ),
        .Q(\loop[15].dividend_tmp_reg[16][6]_srl6_n_0 ));
  FDRE \loop[15].divisor_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [0]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [0]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [1]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [1]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [2]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [2]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [3]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [3]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [4]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [4]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [5]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [5]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [6]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [6]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [7]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [7]),
        .R(1'b0));
  FDRE \loop[15].divisor_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[14].divisor_tmp_reg[15]_31 [8]),
        .Q(\loop[15].divisor_tmp_reg[16]_33 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][0]_i_1 
       (.I0(\loop[14].dividend_tmp_reg_n_0_[15][16] ),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry_n_7 ),
        .O(\loop[15].remd_tmp[16][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][10]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [9]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__1_n_5 ),
        .O(\loop[15].remd_tmp[16][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][11]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [10]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__1_n_4 ),
        .O(\loop[15].remd_tmp[16][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][12]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [11]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__2_n_7 ),
        .O(\loop[15].remd_tmp[16][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][13]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [12]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__2_n_6 ),
        .O(\loop[15].remd_tmp[16][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][14]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [13]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__2_n_5 ),
        .O(\loop[15].remd_tmp[16][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][15]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [14]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__2_n_4 ),
        .O(\loop[15].remd_tmp[16][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][1]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [0]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry_n_6 ),
        .O(\loop[15].remd_tmp[16][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][2]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [1]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry_n_5 ),
        .O(\loop[15].remd_tmp[16][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][3]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [2]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry_n_4 ),
        .O(\loop[15].remd_tmp[16][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][4]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [3]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__0_n_7 ),
        .O(\loop[15].remd_tmp[16][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][5]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [4]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__0_n_6 ),
        .O(\loop[15].remd_tmp[16][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][6]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [5]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__0_n_5 ),
        .O(\loop[15].remd_tmp[16][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][7]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [6]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__0_n_4 ),
        .O(\loop[15].remd_tmp[16][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][8]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [7]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__1_n_7 ),
        .O(\loop[15].remd_tmp[16][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[15].remd_tmp[16][9]_i_1 
       (.I0(\loop[14].remd_tmp_reg[15]_32 [8]),
        .I1(\cal_tmp[15]_41 ),
        .I2(\cal_tmp[15]_carry__1_n_6 ),
        .O(\loop[15].remd_tmp[16][9]_i_1_n_0 ));
  FDRE \loop[15].remd_tmp_reg[16][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][0]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [0]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][10]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [10]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][11]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [11]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][12]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [12]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][13]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [13]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][14]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [14]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][15]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [15]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][1]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [1]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][2]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [2]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][3]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [3]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][4]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [4]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][5]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [5]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][6]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [6]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][7]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [7]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][8]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [8]),
        .R(1'b0));
  FDRE \loop[15].remd_tmp_reg[16][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].remd_tmp[16][9]_i_1_n_0 ),
        .Q(\loop[15].remd_tmp_reg[16]_34 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].sign_tmp_reg[16] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[15].sign_tmp_reg[16][1]_srl17 " *) 
  SRLC32E \loop[15].sign_tmp_reg[16][1]_srl17 
       (.A({1'b1,1'b0,1'b0,1'b0,1'b0}),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(sign_i),
        .Q(\loop[15].sign_tmp_reg[16][1]_srl17_n_0 ),
        .Q31(\NLW_loop[15].sign_tmp_reg[16][1]_srl17_Q31_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \loop[15].sign_tmp_reg[16][1]_srl17_i_1 
       (.I0(\divisor0_reg[8] [8]),
        .I1(Q[16]),
        .O(sign_i));
  FDRE \loop[16].dividend_tmp_reg[17][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[16]_carry__3_n_3 ),
        .Q(\quot_reg[0] ),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg_n_0_[16][0] ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [1]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg_n_0_[16][1] ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [2]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg[16][2]_srl2_n_0 ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [3]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg[16][3]_srl3_n_0 ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [4]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg[16][4]_srl4_n_0 ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [5]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg[16][5]_srl5_n_0 ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [6]),
        .R(1'b0));
  FDRE \loop[16].dividend_tmp_reg[17][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].dividend_tmp_reg[16][6]_srl6_n_0 ),
        .Q(\loop[16].dividend_tmp_reg[17]_1 [7]),
        .R(1'b0));
  FDRE \loop[16].sign_tmp_reg[17][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[15].sign_tmp_reg[16][1]_srl17_n_0 ),
        .Q(\loop[16].sign_tmp_reg[17]_0 ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[1].dividend_tmp_reg[2] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[1].dividend_tmp_reg[2][15]_srl3 " *) 
  SRL16E \loop[1].dividend_tmp_reg[2][15]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[13]),
        .Q(\loop[1].dividend_tmp_reg[2][15]_srl3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].dividend_tmp_reg[2][15]_srl3_i_1 
       (.I0(dividend_u0[12]),
        .I1(Q[16]),
        .I2(Q[13]),
        .O(dividend_u[13]));
  FDRE \loop[1].dividend_tmp_reg[2][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].dividend_tmp_reg[1][15]_srl2_n_0 ),
        .Q(\loop[1].dividend_tmp_reg_n_0_[2][16] ),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [0]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [0]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [1]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [1]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [2]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [2]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [3]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [3]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [4]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [4]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [5]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [5]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [6]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [6]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [7]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [7]),
        .R(1'b0));
  FDRE \loop[1].divisor_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[0].divisor_tmp_reg[1]_3 [8]),
        .Q(\loop[1].divisor_tmp_reg[2]_5 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][0]_i_1 
       (.I0(\loop[0].dividend_tmp_reg_n_0_[1][16] ),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry_n_7 ),
        .O(\loop[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][1]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [0]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry_n_6 ),
        .O(\loop[1].remd_tmp[2][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][2]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [1]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry_n_5 ),
        .O(\loop[1].remd_tmp[2][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][3]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [2]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry_n_4 ),
        .O(\loop[1].remd_tmp[2][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][4]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [3]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry__0_n_7 ),
        .O(\loop[1].remd_tmp[2][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][5]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [4]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry__0_n_6 ),
        .O(\loop[1].remd_tmp[2][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][6]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [5]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry__0_n_5 ),
        .O(\loop[1].remd_tmp[2][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][7]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [6]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry__0_n_4 ),
        .O(\loop[1].remd_tmp[2][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][8]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [7]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry__1_n_7 ),
        .O(\loop[1].remd_tmp[2][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[1].remd_tmp[2][9]_i_1 
       (.I0(\loop[0].remd_tmp_reg[1]_4 [8]),
        .I1(\cal_tmp[1]_42 ),
        .I2(\cal_tmp[1]_carry__1_n_6 ),
        .O(\loop[1].remd_tmp[2][9]_i_1_n_0 ));
  FDRE \loop[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [0]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][1]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [1]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][2]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [2]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][3]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [3]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][4]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [4]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][5]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [5]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][6]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [6]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][7]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [7]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][8]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [8]),
        .R(1'b0));
  FDRE \loop[1].remd_tmp_reg[2][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].remd_tmp[2][9]_i_1_n_0 ),
        .Q(\loop[1].remd_tmp_reg[2]_6 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[2].dividend_tmp_reg[3][15]_srl4 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][15]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[12]),
        .Q(\loop[2].dividend_tmp_reg[3][15]_srl4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].dividend_tmp_reg[3][15]_srl4_i_1 
       (.I0(dividend_u0[11]),
        .I1(Q[16]),
        .I2(Q[12]),
        .O(dividend_u[12]));
  FDRE \loop[2].dividend_tmp_reg[3][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].dividend_tmp_reg[2][15]_srl3_n_0 ),
        .Q(\loop[2].dividend_tmp_reg_n_0_[3][16] ),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [0]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [0]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [1]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [1]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [2]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [2]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [3]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [3]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [4]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [4]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [5]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [5]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [6]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [6]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [7]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [7]),
        .R(1'b0));
  FDRE \loop[2].divisor_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[1].divisor_tmp_reg[2]_5 [8]),
        .Q(\loop[2].divisor_tmp_reg[3]_7 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][0]_i_1 
       (.I0(\loop[1].dividend_tmp_reg_n_0_[2][16] ),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry_n_7 ),
        .O(\loop[2].remd_tmp[3][0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][10]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [9]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__1_n_5 ),
        .O(\loop[2].remd_tmp[3][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][1]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [0]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry_n_6 ),
        .O(\loop[2].remd_tmp[3][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][2]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [1]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry_n_5 ),
        .O(\loop[2].remd_tmp[3][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][3]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [2]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry_n_4 ),
        .O(\loop[2].remd_tmp[3][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][4]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [3]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__0_n_7 ),
        .O(\loop[2].remd_tmp[3][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][5]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [4]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__0_n_6 ),
        .O(\loop[2].remd_tmp[3][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][6]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [5]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__0_n_5 ),
        .O(\loop[2].remd_tmp[3][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][7]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [6]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__0_n_4 ),
        .O(\loop[2].remd_tmp[3][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][8]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [7]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__1_n_7 ),
        .O(\loop[2].remd_tmp[3][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[2].remd_tmp[3][9]_i_1 
       (.I0(\loop[1].remd_tmp_reg[2]_6 [8]),
        .I1(\cal_tmp[2]_43 ),
        .I2(\cal_tmp[2]_carry__1_n_6 ),
        .O(\loop[2].remd_tmp[3][9]_i_1_n_0 ));
  FDRE \loop[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [0]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][10]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [10]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [1]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [2]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][3]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [3]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][4]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [4]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][5]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [5]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][6]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [6]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][7]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [7]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][8]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [8]),
        .R(1'b0));
  FDRE \loop[2].remd_tmp_reg[3][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].remd_tmp[3][9]_i_1_n_0 ),
        .Q(\loop[2].remd_tmp_reg[3]_8 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[3].dividend_tmp_reg[4][15]_srl5 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[11]),
        .Q(\loop[3].dividend_tmp_reg[4][15]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].dividend_tmp_reg[4][15]_srl5_i_1 
       (.I0(dividend_u0[10]),
        .I1(Q[16]),
        .I2(Q[11]),
        .O(dividend_u[11]));
  FDRE \loop[3].dividend_tmp_reg[4][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].dividend_tmp_reg[3][15]_srl4_n_0 ),
        .Q(\loop[3].dividend_tmp_reg_n_0_[4][16] ),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [0]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [0]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [1]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [1]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [2]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [2]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [3]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [3]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [4]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [4]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [5]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [5]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [6]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [6]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [7]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [7]),
        .R(1'b0));
  FDRE \loop[3].divisor_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[2].divisor_tmp_reg[3]_7 [8]),
        .Q(\loop[3].divisor_tmp_reg[4]_9 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][0]_i_1 
       (.I0(\loop[2].dividend_tmp_reg_n_0_[3][16] ),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry_n_7 ),
        .O(\loop[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][10]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [9]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__1_n_5 ),
        .O(\loop[3].remd_tmp[4][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][11]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [10]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__1_n_4 ),
        .O(\loop[3].remd_tmp[4][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][1]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [0]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry_n_6 ),
        .O(\loop[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][2]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [1]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry_n_5 ),
        .O(\loop[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][3]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [2]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry_n_4 ),
        .O(\loop[3].remd_tmp[4][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][4]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [3]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__0_n_7 ),
        .O(\loop[3].remd_tmp[4][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][5]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [4]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__0_n_6 ),
        .O(\loop[3].remd_tmp[4][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][6]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [5]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__0_n_5 ),
        .O(\loop[3].remd_tmp[4][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][7]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [6]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__0_n_4 ),
        .O(\loop[3].remd_tmp[4][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][8]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [7]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__1_n_7 ),
        .O(\loop[3].remd_tmp[4][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[3].remd_tmp[4][9]_i_1 
       (.I0(\loop[2].remd_tmp_reg[3]_8 [8]),
        .I1(\cal_tmp[3]_44 ),
        .I2(\cal_tmp[3]_carry__1_n_6 ),
        .O(\loop[3].remd_tmp[4][9]_i_1_n_0 ));
  FDRE \loop[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [0]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][10]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [10]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][11]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [11]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [1]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [2]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [3]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][4]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [4]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][5]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [5]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][6]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [6]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][7]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [7]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][8]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [8]),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].remd_tmp[4][9]_i_1_n_0 ),
        .Q(\loop[3].remd_tmp_reg[4]_10 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[4].dividend_tmp_reg[5][15]_srl6 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[10]),
        .Q(\loop[4].dividend_tmp_reg[5][15]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].dividend_tmp_reg[5][15]_srl6_i_1 
       (.I0(dividend_u0[9]),
        .I1(Q[16]),
        .I2(Q[10]),
        .O(dividend_u[10]));
  FDRE \loop[4].dividend_tmp_reg[5][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].dividend_tmp_reg[4][15]_srl5_n_0 ),
        .Q(\loop[4].dividend_tmp_reg_n_0_[5][16] ),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [0]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [0]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [1]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [1]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [2]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [2]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [3]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [3]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [4]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [4]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [5]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [5]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [6]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [6]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [7]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [7]),
        .R(1'b0));
  FDRE \loop[4].divisor_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[3].divisor_tmp_reg[4]_9 [8]),
        .Q(\loop[4].divisor_tmp_reg[5]_11 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg_n_0_[4][16] ),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][10]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [9]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__1_n_5 ),
        .O(\loop[4].remd_tmp[5][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][11]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [10]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__1_n_4 ),
        .O(\loop[4].remd_tmp[5][11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][12]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [11]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__2_n_7 ),
        .O(\loop[4].remd_tmp[5][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [0]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry_n_6 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [1]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry_n_5 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [2]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry_n_4 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [3]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__0_n_7 ),
        .O(\loop[4].remd_tmp[5][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][5]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [4]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__0_n_6 ),
        .O(\loop[4].remd_tmp[5][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][6]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [5]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__0_n_5 ),
        .O(\loop[4].remd_tmp[5][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][7]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [6]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__0_n_4 ),
        .O(\loop[4].remd_tmp[5][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][8]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [7]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__1_n_7 ),
        .O(\loop[4].remd_tmp[5][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][9]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4]_10 [8]),
        .I1(\cal_tmp[4]_45 ),
        .I2(\cal_tmp[4]_carry__1_n_6 ),
        .O(\loop[4].remd_tmp[5][9]_i_1_n_0 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [0]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][10]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [10]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][11]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [11]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][12]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [12]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [1]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [2]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [3]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [4]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][5]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [5]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][6]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [6]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][7]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [7]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][8]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [8]),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].remd_tmp[5][9]_i_1_n_0 ),
        .Q(\loop[4].remd_tmp_reg[5]_12 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[5].dividend_tmp_reg[6][15]_srl7 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][15]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[9]),
        .Q(\loop[5].dividend_tmp_reg[6][15]_srl7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].dividend_tmp_reg[6][15]_srl7_i_1 
       (.I0(dividend_u0[8]),
        .I1(Q[16]),
        .I2(Q[9]),
        .O(dividend_u[9]));
  FDRE \loop[5].dividend_tmp_reg[6][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].dividend_tmp_reg[5][15]_srl6_n_0 ),
        .Q(\loop[5].dividend_tmp_reg_n_0_[6][16] ),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [0]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [0]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [1]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [1]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [2]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [2]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [3]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [3]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [4]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [4]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [5]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [5]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [6]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [6]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [7]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [7]),
        .R(1'b0));
  FDRE \loop[5].divisor_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[4].divisor_tmp_reg[5]_11 [8]),
        .Q(\loop[5].divisor_tmp_reg[6]_13 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg_n_0_[5][16] ),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][10]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [9]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__1_n_5 ),
        .O(\loop[5].remd_tmp[6][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][11]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [10]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__1_n_4 ),
        .O(\loop[5].remd_tmp[6][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][12]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [11]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__2_n_7 ),
        .O(\loop[5].remd_tmp[6][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][13]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [12]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__2_n_6 ),
        .O(\loop[5].remd_tmp[6][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [0]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry_n_6 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [1]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry_n_5 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [2]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry_n_4 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [3]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__0_n_7 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [4]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__0_n_6 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][6]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [5]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__0_n_5 ),
        .O(\loop[5].remd_tmp[6][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][7]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [6]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__0_n_4 ),
        .O(\loop[5].remd_tmp[6][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][8]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [7]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__1_n_7 ),
        .O(\loop[5].remd_tmp[6][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][9]_i_1 
       (.I0(\loop[4].remd_tmp_reg[5]_12 [8]),
        .I1(\cal_tmp[5]_46 ),
        .I2(\cal_tmp[5]_carry__1_n_6 ),
        .O(\loop[5].remd_tmp[6][9]_i_1_n_0 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [0]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][10]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [10]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][11]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [11]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][12]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [12]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][13]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [13]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [1]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [2]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [3]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [4]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [5]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][6]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [6]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][7]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [7]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][8]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [8]),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].remd_tmp[6][9]_i_1_n_0 ),
        .Q(\loop[5].remd_tmp_reg[6]_14 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[6].dividend_tmp_reg[7][15]_srl8 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][15]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[8]),
        .Q(\loop[6].dividend_tmp_reg[7][15]_srl8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].dividend_tmp_reg[7][15]_srl8_i_1 
       (.I0(dividend_u0[7]),
        .I1(Q[16]),
        .I2(Q[8]),
        .O(dividend_u[8]));
  FDRE \loop[6].dividend_tmp_reg[7][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].dividend_tmp_reg[6][15]_srl7_n_0 ),
        .Q(\loop[6].dividend_tmp_reg_n_0_[7][16] ),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [0]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [0]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [1]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [1]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [2]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [2]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [3]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [3]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [4]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [4]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [5]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [5]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [6]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [6]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [7]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [7]),
        .R(1'b0));
  FDRE \loop[6].divisor_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[5].divisor_tmp_reg[6]_13 [8]),
        .Q(\loop[6].divisor_tmp_reg[7]_15 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg_n_0_[6][16] ),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][10]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [9]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__1_n_5 ),
        .O(\loop[6].remd_tmp[7][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][11]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [10]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__1_n_4 ),
        .O(\loop[6].remd_tmp[7][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][12]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [11]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__2_n_7 ),
        .O(\loop[6].remd_tmp[7][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][13]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [12]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__2_n_6 ),
        .O(\loop[6].remd_tmp[7][13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][14]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [13]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__2_n_5 ),
        .O(\loop[6].remd_tmp[7][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [0]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry_n_6 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [1]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry_n_5 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [2]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry_n_4 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [3]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__0_n_7 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [4]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__0_n_6 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [5]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__0_n_5 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][7]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [6]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__0_n_4 ),
        .O(\loop[6].remd_tmp[7][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][8]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [7]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__1_n_7 ),
        .O(\loop[6].remd_tmp[7][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][9]_i_1 
       (.I0(\loop[5].remd_tmp_reg[6]_14 [8]),
        .I1(\cal_tmp[6]_47 ),
        .I2(\cal_tmp[6]_carry__1_n_6 ),
        .O(\loop[6].remd_tmp[7][9]_i_1_n_0 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [0]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][10]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [10]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][11]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [11]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][12]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [12]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][13]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [13]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][14]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [14]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [1]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [2]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [3]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [4]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [5]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [6]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][7]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [7]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][8]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [8]),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].remd_tmp[7][9]_i_1_n_0 ),
        .Q(\loop[6].remd_tmp_reg[7]_16 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[7].dividend_tmp_reg[8][15]_srl9 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][15]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[7]),
        .Q(\loop[7].dividend_tmp_reg[8][15]_srl9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].dividend_tmp_reg[8][15]_srl9_i_1 
       (.I0(dividend_u0[6]),
        .I1(Q[16]),
        .I2(Q[7]),
        .O(dividend_u[7]));
  FDRE \loop[7].dividend_tmp_reg[8][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].dividend_tmp_reg[7][15]_srl8_n_0 ),
        .Q(\loop[7].dividend_tmp_reg_n_0_[8][16] ),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [0]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [0]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [1]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [1]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [2]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [2]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [3]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [3]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [4]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [4]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [5]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [5]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [6]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [6]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [7]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [7]),
        .R(1'b0));
  FDRE \loop[7].divisor_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[6].divisor_tmp_reg[7]_15 [8]),
        .Q(\loop[7].divisor_tmp_reg[8]_17 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg_n_0_[7][16] ),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][10]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [9]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_5 ),
        .O(\loop[7].remd_tmp[8][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][11]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [10]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_4 ),
        .O(\loop[7].remd_tmp[8][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][12]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [11]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_7 ),
        .O(\loop[7].remd_tmp[8][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][13]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [12]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_6 ),
        .O(\loop[7].remd_tmp[8][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][14]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [13]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_5 ),
        .O(\loop[7].remd_tmp[8][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][15]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [14]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__2_n_4 ),
        .O(\loop[7].remd_tmp[8][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [0]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_6 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [1]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_5 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [2]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry_n_4 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [3]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [4]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_6 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [5]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_5 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [6]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__0_n_4 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][8]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [7]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_7 ),
        .O(\loop[7].remd_tmp[8][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][9]_i_1 
       (.I0(\loop[6].remd_tmp_reg[7]_16 [8]),
        .I1(\cal_tmp[7]_48 ),
        .I2(\cal_tmp[7]_carry__1_n_6 ),
        .O(\loop[7].remd_tmp[8][9]_i_1_n_0 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [0]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][10]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [10]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][11]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [11]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][12]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [12]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][13]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [13]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][14]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [14]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][15]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [15]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [1]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [2]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [3]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [4]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [5]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [6]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [7]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][8]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [8]),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].remd_tmp[8][9]_i_1_n_0 ),
        .Q(\loop[7].remd_tmp_reg[8]_18 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[8].dividend_tmp_reg[9][15]_srl10 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][15]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[6]),
        .Q(\loop[8].dividend_tmp_reg[9][15]_srl10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].dividend_tmp_reg[9][15]_srl10_i_1 
       (.I0(dividend_u0[5]),
        .I1(Q[16]),
        .I2(Q[6]),
        .O(dividend_u[6]));
  FDRE \loop[8].dividend_tmp_reg[9][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].dividend_tmp_reg[8][15]_srl9_n_0 ),
        .Q(\loop[8].dividend_tmp_reg_n_0_[9][16] ),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [0]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [0]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [1]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [1]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [2]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [2]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [3]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [3]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [4]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [4]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [5]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [5]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [6]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [6]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [7]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [7]),
        .R(1'b0));
  FDRE \loop[8].divisor_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[7].divisor_tmp_reg[8]_17 [8]),
        .Q(\loop[8].divisor_tmp_reg[9]_19 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg_n_0_[8][16] ),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][10]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [9]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_5 ),
        .O(\loop[8].remd_tmp[9][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][11]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [10]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_4 ),
        .O(\loop[8].remd_tmp[9][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][12]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [11]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_7 ),
        .O(\loop[8].remd_tmp[9][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][13]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [12]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_6 ),
        .O(\loop[8].remd_tmp[9][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][14]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [13]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_5 ),
        .O(\loop[8].remd_tmp[9][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][15]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [14]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__2_n_4 ),
        .O(\loop[8].remd_tmp[9][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [0]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_6 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [1]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_5 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [2]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry_n_4 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [3]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [4]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_6 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [5]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_5 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [6]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__0_n_4 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [7]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_7 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][9]_i_1 
       (.I0(\loop[7].remd_tmp_reg[8]_18 [8]),
        .I1(\cal_tmp[8]_49 ),
        .I2(\cal_tmp[8]_carry__1_n_6 ),
        .O(\loop[8].remd_tmp[9][9]_i_1_n_0 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [0]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][10]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [10]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][11]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [11]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][12]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [12]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][13]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [13]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][14]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [14]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][15]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [15]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [1]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [2]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [3]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [4]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [5]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [6]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [7]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [8]),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].remd_tmp[9][9]_i_1_n_0 ),
        .Q(\loop[8].remd_tmp_reg[9]_20 [9]),
        .R(1'b0));
  FDRE \loop[9].dividend_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\cal_tmp[9]_carry__3_n_3 ),
        .Q(\loop[9].dividend_tmp_reg_n_0_[10][0] ),
        .R(1'b0));
  (* srl_bus_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "inst/\Loop_loop_height_pro_U0/hls_contrast_strefYi_U47/hls_contrast_strefYi_div_U/hls_contrast_strefYi_div_u_0/loop[9].dividend_tmp_reg[10][15]_srl11 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][15]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .CLK(ap_clk),
        .D(dividend_u[5]),
        .Q(\loop[9].dividend_tmp_reg[10][15]_srl11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].dividend_tmp_reg[10][15]_srl11_i_1 
       (.I0(dividend_u0[4]),
        .I1(Q[16]),
        .I2(Q[5]),
        .O(dividend_u[5]));
  FDRE \loop[9].dividend_tmp_reg[10][16] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].dividend_tmp_reg[9][15]_srl10_n_0 ),
        .Q(\loop[9].dividend_tmp_reg_n_0_[10][16] ),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [0]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [0]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [1]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [1]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [2]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [2]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [3]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [3]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [4]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [4]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [5]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [5]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [6]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [6]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [7]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [7]),
        .R(1'b0));
  FDRE \loop[9].divisor_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[8].divisor_tmp_reg[9]_19 [8]),
        .Q(\loop[9].divisor_tmp_reg[10]_21 [8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].dividend_tmp_reg_n_0_[9][16] ),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][10]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [9]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__1_n_5 ),
        .O(\loop[9].remd_tmp[10][10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][11]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [10]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__1_n_4 ),
        .O(\loop[9].remd_tmp[10][11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][12]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [11]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__2_n_7 ),
        .O(\loop[9].remd_tmp[10][12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][13]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [12]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__2_n_6 ),
        .O(\loop[9].remd_tmp[10][13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][14]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [13]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__2_n_5 ),
        .O(\loop[9].remd_tmp[10][14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][15]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [14]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__2_n_4 ),
        .O(\loop[9].remd_tmp[10][15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [0]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry_n_6 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [1]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry_n_5 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [2]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry_n_4 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [3]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [4]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__0_n_6 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [5]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__0_n_5 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [6]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__0_n_4 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [7]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__1_n_7 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg[9]_20 [8]),
        .I1(\cal_tmp[9]_35 ),
        .I2(\cal_tmp[9]_carry__1_n_6 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_0 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [0]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][10] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][10]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [10]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][11] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][11]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [11]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][12] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][12]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [12]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][13] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][13]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [13]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][14] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][14]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [14]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][15] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][15]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [15]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [1]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [2]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [3]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [4]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [5]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [6]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [7]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [8]),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(\loop[0].remd_tmp_reg[1][1]_0 ),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_0 ),
        .Q(\loop[9].remd_tmp_reg[10]_22 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \quot[1]_i_1 
       (.I0(\quot_reg[0] ),
        .I1(\loop[16].sign_tmp_reg[17]_0 ),
        .I2(\loop[16].dividend_tmp_reg[17]_1 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \quot[2]_i_1 
       (.I0(\loop[16].dividend_tmp_reg[17]_1 [1]),
        .I1(\quot_reg[0] ),
        .I2(\loop[16].sign_tmp_reg[17]_0 ),
        .I3(\loop[16].dividend_tmp_reg[17]_1 [2]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \quot[3]_i_1 
       (.I0(\loop[16].dividend_tmp_reg[17]_1 [2]),
        .I1(\quot_reg[0] ),
        .I2(\loop[16].dividend_tmp_reg[17]_1 [1]),
        .I3(\loop[16].sign_tmp_reg[17]_0 ),
        .I4(\loop[16].dividend_tmp_reg[17]_1 [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \quot[4]_i_1 
       (.I0(\loop[16].dividend_tmp_reg[17]_1 [3]),
        .I1(\loop[16].dividend_tmp_reg[17]_1 [1]),
        .I2(\quot_reg[0] ),
        .I3(\loop[16].dividend_tmp_reg[17]_1 [2]),
        .I4(\loop[16].sign_tmp_reg[17]_0 ),
        .I5(\loop[16].dividend_tmp_reg[17]_1 [4]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h4FB0)) 
    \quot[5]_i_1 
       (.I0(\loop[16].dividend_tmp_reg[17]_1 [4]),
        .I1(\quot[7]_i_2_n_0 ),
        .I2(\loop[16].sign_tmp_reg[17]_0 ),
        .I3(\loop[16].dividend_tmp_reg[17]_1 [5]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \quot[6]_i_1 
       (.I0(\quot[7]_i_2_n_0 ),
        .I1(\loop[16].dividend_tmp_reg[17]_1 [4]),
        .I2(\loop[16].dividend_tmp_reg[17]_1 [5]),
        .I3(\loop[16].sign_tmp_reg[17]_0 ),
        .I4(\loop[16].dividend_tmp_reg[17]_1 [6]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0002FFFFFFFD0000)) 
    \quot[7]_i_1 
       (.I0(\quot[7]_i_2_n_0 ),
        .I1(\loop[16].dividend_tmp_reg[17]_1 [6]),
        .I2(\loop[16].dividend_tmp_reg[17]_1 [5]),
        .I3(\loop[16].dividend_tmp_reg[17]_1 [4]),
        .I4(\loop[16].sign_tmp_reg[17]_0 ),
        .I5(\loop[16].dividend_tmp_reg[17]_1 [7]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \quot[7]_i_2 
       (.I0(\loop[16].dividend_tmp_reg[17]_1 [2]),
        .I1(\quot_reg[0] ),
        .I2(\loop[16].dividend_tmp_reg[17]_1 [1]),
        .I3(\loop[16].dividend_tmp_reg[17]_1 [3]),
        .O(\quot[7]_i_2_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j
   (P,
    \r_V_reg_801_reg[29] ,
    i_op_assign_2_reg_7950,
    ap_clk,
    B,
    C,
    ap_reg_pp0_iter1_tmp_35_i_reg_775,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2,
    tmp_26_fu_317_p3);
  output [10:0]P;
  output \r_V_reg_801_reg[29] ;
  input i_op_assign_2_reg_7950;
  input ap_clk;
  input [7:0]B;
  input [7:0]C;
  input ap_reg_pp0_iter1_tmp_35_i_reg_775;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter2;
  input tmp_26_fu_317_p3;

  wire [7:0]B;
  wire [7:0]C;
  wire [10:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_tmp_35_i_reg_775;
  wire i_op_assign_2_reg_7950;
  wire \r_V_reg_801_reg[29] ;
  wire tmp_26_fu_317_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j_DSP48_4_39 hls_contrast_streg8j_DSP48_4_U
       (.B(B),
        .C(C),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_reg_pp0_iter1_tmp_35_i_reg_775(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .i_op_assign_2_reg_7950(i_op_assign_2_reg_7950),
        .\r_V_reg_801_reg[29] (\r_V_reg_801_reg[29] ),
        .tmp_26_fu_317_p3(tmp_26_fu_317_p3));
endmodule

(* ORIG_REF_NAME = "hls_contrast_streg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j_38
   (P,
    i_op_assign_2_reg_7950,
    ap_block_pp0_stage0_subdone,
    \r_V_5_reg_834_reg[29] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    C,
    tmp_35_i_reg_775,
    Q,
    ap_enable_reg_pp0_iter5_reg,
    img3_data_stream_2_s_full_n,
    ap_reg_pp0_iter4_tmp_35_i_reg_775,
    img3_data_stream_1_s_full_n,
    img3_data_stream_0_s_full_n,
    img2_data_stream_0_s_empty_n,
    img2_data_stream_1_s_empty_n,
    img2_data_stream_2_s_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_pp0_iter1_tmp_35_i_reg_775,
    ap_enable_reg_pp0_iter2,
    tmp_34_fu_413_p3);
  output [10:0]P;
  output i_op_assign_2_reg_7950;
  output ap_block_pp0_stage0_subdone;
  output \r_V_5_reg_834_reg[29] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]C;
  input tmp_35_i_reg_775;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter5_reg;
  input img3_data_stream_2_s_full_n;
  input ap_reg_pp0_iter4_tmp_35_i_reg_775;
  input img3_data_stream_1_s_full_n;
  input img3_data_stream_0_s_full_n;
  input img2_data_stream_0_s_empty_n;
  input img2_data_stream_1_s_empty_n;
  input img2_data_stream_2_s_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_pp0_iter1_tmp_35_i_reg_775;
  input ap_enable_reg_pp0_iter2;
  input tmp_34_fu_413_p3;

  wire [7:0]C;
  wire [10:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_reg_pp0_iter1_tmp_35_i_reg_775;
  wire ap_reg_pp0_iter4_tmp_35_i_reg_775;
  wire i_op_assign_2_reg_7950;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_2_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_full_n;
  wire img3_data_stream_2_s_full_n;
  wire \r_V_5_reg_834_reg[29] ;
  wire tmp_34_fu_413_p3;
  wire tmp_35_i_reg_775;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j_DSP48_4 hls_contrast_streg8j_DSP48_4_U
       (.C(C),
        .P(P),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_reg_pp0_iter1_tmp_35_i_reg_775(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .ap_reg_pp0_iter4_tmp_35_i_reg_775(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .i_op_assign_2_reg_7950(i_op_assign_2_reg_7950),
        .img2_data_stream_0_s_empty_n(img2_data_stream_0_s_empty_n),
        .img2_data_stream_1_s_empty_n(img2_data_stream_1_s_empty_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .\r_V_5_reg_834_reg[29] (\r_V_5_reg_834_reg[29] ),
        .tmp_34_fu_413_p3(tmp_34_fu_413_p3),
        .tmp_35_i_reg_775(tmp_35_i_reg_775));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j_DSP48_4
   (P,
    i_op_assign_2_reg_7950,
    ap_block_pp0_stage0_subdone,
    \r_V_5_reg_834_reg[29] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    C,
    tmp_35_i_reg_775,
    Q,
    ap_enable_reg_pp0_iter5_reg,
    img3_data_stream_2_s_full_n,
    ap_reg_pp0_iter4_tmp_35_i_reg_775,
    img3_data_stream_1_s_full_n,
    img3_data_stream_0_s_full_n,
    img2_data_stream_0_s_empty_n,
    img2_data_stream_1_s_empty_n,
    img2_data_stream_2_s_empty_n,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_pp0_iter1_tmp_35_i_reg_775,
    ap_enable_reg_pp0_iter2,
    tmp_34_fu_413_p3);
  output [10:0]P;
  output i_op_assign_2_reg_7950;
  output ap_block_pp0_stage0_subdone;
  output \r_V_5_reg_834_reg[29] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]C;
  input tmp_35_i_reg_775;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter5_reg;
  input img3_data_stream_2_s_full_n;
  input ap_reg_pp0_iter4_tmp_35_i_reg_775;
  input img3_data_stream_1_s_full_n;
  input img3_data_stream_0_s_full_n;
  input img2_data_stream_0_s_empty_n;
  input img2_data_stream_1_s_empty_n;
  input img2_data_stream_2_s_empty_n;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_pp0_iter1_tmp_35_i_reg_775;
  input ap_enable_reg_pp0_iter2;
  input tmp_34_fu_413_p3;

  wire [7:0]C;
  wire [10:0]P;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_block_pp0_stage0_110011__1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_reg_pp0_iter1_tmp_35_i_reg_775;
  wire ap_reg_pp0_iter4_tmp_35_i_reg_775;
  wire i_op_assign_2_reg_7950;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_2_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire img3_data_stream_1_s_full_n;
  wire img3_data_stream_2_s_full_n;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_5_reg_834_reg[29] ;
  wire tmp_34_fu_413_p3;
  wire tmp_35_i_reg_775;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF20A0A0A0)) 
    \ap_reg_pp0_iter2_tmp_35_i_reg_775[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter5_reg),
        .I1(img3_data_stream_2_s_full_n),
        .I2(ap_reg_pp0_iter4_tmp_35_i_reg_775),
        .I3(img3_data_stream_1_s_full_n),
        .I4(img3_data_stream_0_s_full_n),
        .I5(ap_block_pp0_stage0_110011__1),
        .O(ap_block_pp0_stage0_subdone));
  LUT5 #(
    .INIT(32'h70F00000)) 
    \ap_reg_pp0_iter2_tmp_35_i_reg_775[0]_i_3 
       (.I0(img2_data_stream_0_s_empty_n),
        .I1(img2_data_stream_1_s_empty_n),
        .I2(tmp_35_i_reg_775),
        .I3(img2_data_stream_2_s_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_110011__1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(i_op_assign_2_reg_7950),
        .CEC(i_op_assign_2_reg_7950),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h20)) 
    p_i_1
       (.I0(tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(Q),
        .O(i_op_assign_2_reg_7950));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_5_reg_834[29]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(tmp_34_fu_413_p3),
        .O(\r_V_5_reg_834_reg[29] ));
endmodule

(* ORIG_REF_NAME = "hls_contrast_streg8j_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streg8j_DSP48_4_39
   (P,
    \r_V_reg_801_reg[29] ,
    i_op_assign_2_reg_7950,
    ap_clk,
    B,
    C,
    ap_reg_pp0_iter1_tmp_35_i_reg_775,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter2,
    tmp_26_fu_317_p3);
  output [10:0]P;
  output \r_V_reg_801_reg[29] ;
  input i_op_assign_2_reg_7950;
  input ap_clk;
  input [7:0]B;
  input [7:0]C;
  input ap_reg_pp0_iter1_tmp_35_i_reg_775;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter2;
  input tmp_26_fu_317_p3;

  wire [7:0]B;
  wire [7:0]C;
  wire [10:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_reg_pp0_iter1_tmp_35_i_reg_775;
  wire i_op_assign_2_reg_7950;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_reg_801_reg[29] ;
  wire tmp_26_fu_317_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(i_op_assign_2_reg_7950),
        .CEC(i_op_assign_2_reg_7950),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_reg_801[29]_i_1 
       (.I0(ap_reg_pp0_iter1_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(tmp_26_fu_317_p3),
        .O(\r_V_reg_801_reg[29] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streibs
   (P,
    ap_block_pp0_stage0_subdone6_in,
    \r_V_4_reg_880_reg[29] ,
    i_op_assign_2_reg_7950,
    ap_clk,
    B,
    PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_reg_pp0_iter2_tmp_35_i_reg_775,
    ap_enable_reg_pp0_iter3,
    tmp_30_fu_535_p3);
  output [10:0]P;
  output ap_block_pp0_stage0_subdone6_in;
  output \r_V_4_reg_880_reg[29] ;
  input i_op_assign_2_reg_7950;
  input ap_clk;
  input [7:0]B;
  input [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_reg_pp0_iter2_tmp_35_i_reg_775;
  input ap_enable_reg_pp0_iter3;
  input tmp_30_fu_535_p3;

  wire [7:0]B;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_tmp_35_i_reg_775;
  wire i_op_assign_2_reg_7950;
  wire \r_V_4_reg_880_reg[29] ;
  wire tmp_30_fu_535_p3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streibs_DSP48_6 hls_contrast_streibs_DSP48_6_U
       (.B(B),
        .P(P),
        .PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone6_in(ap_block_pp0_stage0_subdone6_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_reg_pp0_iter2_tmp_35_i_reg_775(ap_reg_pp0_iter2_tmp_35_i_reg_775),
        .i_op_assign_2_reg_7950(i_op_assign_2_reg_7950),
        .\r_V_4_reg_880_reg[29] (\r_V_4_reg_880_reg[29] ),
        .tmp_30_fu_535_p3(tmp_30_fu_535_p3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_streibs_DSP48_6
   (P,
    ap_block_pp0_stage0_subdone6_in,
    \r_V_4_reg_880_reg[29] ,
    i_op_assign_2_reg_7950,
    ap_clk,
    B,
    PCOUT,
    ap_block_pp0_stage0_subdone,
    ap_reg_pp0_iter2_tmp_35_i_reg_775,
    ap_enable_reg_pp0_iter3,
    tmp_30_fu_535_p3);
  output [10:0]P;
  output ap_block_pp0_stage0_subdone6_in;
  output \r_V_4_reg_880_reg[29] ;
  input i_op_assign_2_reg_7950;
  input ap_clk;
  input [7:0]B;
  input [47:0]PCOUT;
  input ap_block_pp0_stage0_subdone;
  input ap_reg_pp0_iter2_tmp_35_i_reg_775;
  input ap_enable_reg_pp0_iter3;
  input tmp_30_fu_535_p3;

  wire [7:0]B;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone6_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_reg_pp0_iter2_tmp_35_i_reg_775;
  wire i_op_assign_2_reg_7950;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire \r_V_4_reg_880_reg[29] ;
  wire tmp_30_fu_535_p3;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:32]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \ap_reg_pp0_iter2_tmp_35_i_reg_775[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone6_in));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(i_op_assign_2_reg_7950),
        .CEB2(ap_block_pp0_stage0_subdone6_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:32],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hFDFF2000)) 
    \r_V_4_reg_880[29]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_35_i_reg_775),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(P[8]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(tmp_30_fu_535_p3),
        .O(\r_V_4_reg_880_reg[29] ));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stretch
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    stream_in_TDATA,
    stream_in_TKEEP,
    stream_in_TSTRB,
    stream_in_TUSER,
    stream_in_TLAST,
    stream_in_TID,
    stream_in_TDEST,
    stream_out_TDATA,
    stream_out_TKEEP,
    stream_out_TSTRB,
    stream_out_TUSER,
    stream_out_TLAST,
    stream_out_TID,
    stream_out_TDEST,
    stream_in_TVALID,
    stream_in_TREADY,
    stream_out_TVALID,
    stream_out_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [5:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  input [23:0]stream_in_TDATA;
  input [2:0]stream_in_TKEEP;
  input [2:0]stream_in_TSTRB;
  input [0:0]stream_in_TUSER;
  input [0:0]stream_in_TLAST;
  input [0:0]stream_in_TID;
  input [0:0]stream_in_TDEST;
  output [23:0]stream_out_TDATA;
  output [2:0]stream_out_TKEEP;
  output [2:0]stream_out_TSTRB;
  output [0:0]stream_out_TUSER;
  output [0:0]stream_out_TLAST;
  output [0:0]stream_out_TID;
  output [0:0]stream_out_TDEST;
  input stream_in_TVALID;
  output stream_in_TREADY;
  output stream_out_TVALID;
  input stream_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2Mat_U0_img_cols_V_out_write;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_2;
  wire AXIvideo2Mat_U0_n_4;
  wire AXIvideo2Mat_U0_n_5;
  wire Block_Mat_exit1573_p_U0_n_1;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_n_12;
  wire CvtColor_1_U0_n_2;
  wire CvtColor_1_U0_n_4;
  wire CvtColor_1_U0_n_6;
  wire CvtColor_1_U0_n_8;
  wire [7:0]CvtColor_1_U0_p_dst_data_stream_0_V_din;
  wire [7:0]CvtColor_1_U0_p_dst_data_stream_1_V_din;
  wire [7:0]CvtColor_1_U0_p_dst_data_stream_2_V_din;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire CvtColor_1_U0_p_src_data_stream_2_V_read;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_2;
  wire CvtColor_U0_n_9;
  wire [7:0]CvtColor_U0_p_dst_data_stream_0_V_din;
  wire [7:0]CvtColor_U0_p_dst_data_stream_1_V_din;
  wire [7:0]CvtColor_U0_p_dst_data_stream_2_V_din;
  wire CvtColor_U0_p_src_cols_V_read;
  wire CvtColor_U0_p_src_data_stream_2_V_read;
  wire Loop_loop_height_pro_U0_ap_start;
  wire Loop_loop_height_pro_U0_img1_data_stream_2_V_read;
  wire [7:0]Loop_loop_height_pro_U0_img2_data_stream_0_V_din;
  wire [7:0]Loop_loop_height_pro_U0_img2_data_stream_1_V_din;
  wire [7:0]Loop_loop_height_pro_U0_img2_data_stream_2_V_din;
  wire Loop_loop_height_pro_U0_n_0;
  wire Loop_loop_height_pro_U0_n_18;
  wire Loop_loop_height_pro_U0_n_19;
  wire Loop_loop_height_pro_U0_n_20;
  wire Loop_loop_height_pro_U0_n_30;
  wire Loop_loop_height_pro_U0_n_31;
  wire Loop_loop_height_pro_U0_n_32;
  wire Loop_loop_height_pro_U0_n_34;
  wire Loop_loop_height_pro_U0_n_35;
  wire Loop_loop_height_pro_U0_n_36;
  wire Loop_loop_height_pro_U0_n_37;
  wire Loop_loop_height_pro_U0_tmp_3_cast_loc_read;
  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_n_3;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_15;
  wire ap_CS_fsm_state2_7;
  wire ap_NS_fsm3__1;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire exitcond51_i_i_i_fu_211_p2;
  wire [15:0]height;
  wire [15:0]img0_cols_V_c84_dout;
  wire img0_cols_V_c84_empty_n;
  wire img0_cols_V_c84_full_n;
  wire [15:0]img0_cols_V_c_dout;
  wire img0_cols_V_c_empty_n;
  wire img0_cols_V_c_full_n;
  wire [7:0]img0_data_stream_0_s_dout;
  wire img0_data_stream_0_s_empty_n;
  wire img0_data_stream_0_s_full_n;
  wire [7:0]img0_data_stream_1_s_dout;
  wire img0_data_stream_1_s_empty_n;
  wire img0_data_stream_1_s_full_n;
  wire [7:0]img0_data_stream_2_s_dout;
  wire img0_data_stream_2_s_empty_n;
  wire img0_data_stream_2_s_full_n;
  wire [15:0]img0_rows_V_c83_dout;
  wire img0_rows_V_c83_empty_n;
  wire img0_rows_V_c83_full_n;
  wire [15:0]img0_rows_V_c_dout;
  wire img0_rows_V_c_empty_n;
  wire img0_rows_V_c_full_n;
  wire img1_data_stream_0_s_U_n_0;
  wire [7:0]img1_data_stream_0_s_dout;
  wire img1_data_stream_0_s_empty_n;
  wire img1_data_stream_0_s_full_n;
  wire img1_data_stream_1_s_U_n_0;
  wire [7:0]img1_data_stream_1_s_dout;
  wire img1_data_stream_1_s_empty_n;
  wire img1_data_stream_1_s_full_n;
  wire img1_data_stream_2_s_U_n_0;
  wire [7:0]img1_data_stream_2_s_dout;
  wire img1_data_stream_2_s_empty_n;
  wire img1_data_stream_2_s_full_n;
  wire img2_cols_V_c_U_n_1;
  wire [15:0]img2_cols_V_c_dout;
  wire img2_cols_V_c_empty_n;
  wire [7:0]img2_data_stream_0_s_dout;
  wire img2_data_stream_0_s_empty_n;
  wire img2_data_stream_0_s_full_n;
  wire img2_data_stream_1_s_U_n_2;
  wire [6:0]img2_data_stream_1_s_dout;
  wire img2_data_stream_1_s_empty_n;
  wire img2_data_stream_1_s_full_n;
  wire img2_data_stream_2_s_U_n_2;
  wire [6:0]img2_data_stream_2_s_dout;
  wire img2_data_stream_2_s_empty_n;
  wire img2_data_stream_2_s_full_n;
  wire [15:0]img2_rows_V_c_dout;
  wire img2_rows_V_c_empty_n;
  wire img2_rows_V_c_full_n;
  wire [11:0]img3_cols_V_c_dout;
  wire img3_cols_V_c_empty_n;
  wire img3_cols_V_c_full_n;
  wire [7:0]img3_data_stream_0_s_dout;
  wire img3_data_stream_0_s_empty_n;
  wire img3_data_stream_0_s_full_n;
  wire [7:0]img3_data_stream_1_s_dout;
  wire img3_data_stream_1_s_empty_n;
  wire img3_data_stream_1_s_full_n;
  wire [7:0]img3_data_stream_2_s_dout;
  wire img3_data_stream_2_s_empty_n;
  wire img3_data_stream_2_s_full_n;
  wire [11:0]img3_rows_V_c_dout;
  wire img3_rows_V_c_empty_n;
  wire img3_rows_V_c_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_12;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_14;
  wire mOutPtr110_out_16;
  wire mOutPtr110_out_3;
  wire [7:0]max;
  wire max_c_U_n_14;
  wire max_c_U_n_15;
  wire max_c_U_n_16;
  wire max_c_U_n_17;
  wire max_c_U_n_2;
  wire max_c_U_n_3;
  wire max_c_U_n_4;
  wire max_c_U_n_5;
  wire [7:0]max_c_dout;
  wire max_c_full_n;
  wire [7:0]min;
  wire min_c_U_n_1;
  wire min_c_U_n_2;
  wire min_c_U_n_3;
  wire min_c_U_n_4;
  wire min_c_U_n_5;
  wire min_c_U_n_6;
  wire min_c_U_n_7;
  wire [7:0]min_c_dout;
  wire min_c_empty_n;
  wire [11:0]p_cols_assign_cast_lo_dout;
  wire p_cols_assign_cast_lo_empty_n;
  wire p_cols_assign_cast_lo_full_n;
  wire [11:0]p_rows_assign_cast_lo_dout;
  wire p_rows_assign_cast_lo_empty_n;
  wire p_rows_assign_cast_lo_full_n;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [15:0]\^s_axi_AXILiteS_RDATA ;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_2;
  wire shiftReg_ce_4;
  wire shiftReg_ce_5;
  wire shiftReg_ce_6;
  wire shiftReg_ce_8;
  wire shiftReg_ce_9;
  wire start_for_CvtColokbM_U_n_2;
  wire start_for_CvtColokbM_U_n_3;
  wire start_for_CvtColokbM_U_n_4;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Loop_lojbC_U_n_2;
  wire start_for_Loop_loop_height_pro_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire [23:0]stream_in_TDATA;
  wire [0:0]stream_in_TLAST;
  wire stream_in_TREADY;
  wire [0:0]stream_in_TUSER;
  wire stream_in_TVALID;
  wire [23:0]stream_out_TDATA;
  wire [0:0]stream_out_TLAST;
  wire stream_out_TREADY;
  wire [0:0]stream_out_TUSER;
  wire stream_out_TVALID;
  wire [7:0]tmp_3_cast_loc_c_dout;
  wire tmp_3_cast_loc_c_empty_n;
  wire tmp_3_cast_loc_c_full_n;
  wire tmp_i_fu_189_p2;
  wire tmp_i_fu_191_p2;
  wire [15:0]width;

  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[31] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[30] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[29] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[28] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[27] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[26] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[25] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[24] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[23] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[22] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[21] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[20] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[19] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[18] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[17] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[16] = \<const0> ;
  assign s_axi_AXILiteS_RDATA[15:0] = \^s_axi_AXILiteS_RDATA [15:0];
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  assign stream_out_TDEST[0] = \<const0> ;
  assign stream_out_TID[0] = \<const0> ;
  assign stream_out_TKEEP[2] = \<const1> ;
  assign stream_out_TKEEP[1] = \<const1> ;
  assign stream_out_TKEEP[0] = \<const1> ;
  assign stream_out_TSTRB[2] = \<const0> ;
  assign stream_out_TSTRB[1] = \<const0> ;
  assign stream_out_TSTRB[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .\SRL_SIG_reg[0][7] (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\SRL_SIG_reg[1][11] (img0_cols_V_c_dout[11:0]),
        .\SRL_SIG_reg[1][11]_0 (img0_rows_V_c_dout[11:0]),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_1_i_reg_234_reg[0]_0 (AXIvideo2Mat_U0_n_2),
        .img0_cols_V_c84_full_n(img0_cols_V_c84_full_n),
        .img0_cols_V_c_empty_n(img0_cols_V_c_empty_n),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .img0_data_stream_1_s_full_n(img0_data_stream_1_s_full_n),
        .img0_data_stream_2_s_full_n(img0_data_stream_2_s_full_n),
        .img0_rows_V_c83_full_n(img0_rows_V_c83_full_n),
        .img0_rows_V_c_empty_n(img0_rows_V_c_empty_n),
        .internal_empty_n_reg(AXIvideo2Mat_U0_n_4),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_5),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .stream_in_TDATA(stream_in_TDATA),
        .stream_in_TLAST(stream_in_TLAST),
        .stream_in_TREADY(stream_in_TREADY),
        .stream_in_TUSER(stream_in_TUSER),
        .stream_in_TVALID(stream_in_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Block_Mat_exit1573_p Block_Mat_exit1573_p_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .internal_full_n_reg(Block_Mat_exit1573_p_U0_n_1),
        .internal_full_n_reg_0(start_for_CvtColokbM_U_n_3),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Loop_loop_height_pro_U0_full_n(start_for_Loop_loop_height_pro_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor_1 CvtColor_1_U0
       (.CO(tmp_i_fu_191_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .CvtColor_1_U0_p_src_data_stream_2_V_read(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .D(img0_data_stream_2_s_dout),
        .E(shiftReg_ce_2),
        .Q({ap_CS_fsm_state2,CvtColor_1_U0_n_2}),
        .\SRL_SIG_reg[0][7] (CvtColor_1_U0_p_dst_data_stream_0_V_din),
        .\SRL_SIG_reg[0][7]_0 (CvtColor_1_U0_p_dst_data_stream_1_V_din),
        .\SRL_SIG_reg[0][7]_1 (CvtColor_1_U0_p_dst_data_stream_2_V_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_1),
        .\SRL_SIG_reg[1][0]_0 (shiftReg_ce),
        .\SRL_SIG_reg[1][15] (img0_cols_V_c84_dout),
        .\SRL_SIG_reg[1][15]_0 (img0_rows_V_c83_dout),
        .\SRL_SIG_reg[1][7] (img0_data_stream_1_s_dout),
        .\SRL_SIG_reg[1][7]_0 (img0_data_stream_0_s_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_cols_V_c84_empty_n(img0_cols_V_c84_empty_n),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img0_rows_V_c83_empty_n(img0_rows_V_c83_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[1] (CvtColor_1_U0_n_4),
        .\mOutPtr_reg[1]_0 (CvtColor_1_U0_n_6),
        .\mOutPtr_reg[1]_1 (CvtColor_1_U0_n_8),
        .\mOutPtr_reg[1]_2 (CvtColor_1_U0_n_12),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_CvtColor CvtColor_U0
       (.B({img2_data_stream_1_s_U_n_2,img2_data_stream_1_s_dout}),
        .C(img2_data_stream_0_s_dout),
        .CO(tmp_i_fu_189_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .D(CvtColor_U0_p_dst_data_stream_1_V_din),
        .Q({ap_CS_fsm_state2_7,CvtColor_U0_n_2}),
        .\SRL_SIG_reg[0][7] (CvtColor_U0_p_dst_data_stream_0_V_din),
        .\SRL_SIG_reg[0][7]_0 (CvtColor_U0_p_dst_data_stream_2_V_din),
        .\SRL_SIG_reg[1][7] ({img2_data_stream_2_s_U_n_2,img2_data_stream_2_s_dout}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img2_cols_V_c_empty_n(img2_cols_V_c_empty_n),
        .img2_data_stream_0_s_empty_n(img2_data_stream_0_s_empty_n),
        .img2_data_stream_1_s_empty_n(img2_data_stream_1_s_empty_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img2_rows_V_c_empty_n(img2_rows_V_c_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .\int_height_reg[15] (img2_rows_V_c_dout),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0] (CvtColor_U0_n_9),
        .out(img2_cols_V_c_dout),
        .shiftReg_ce(shiftReg_ce_6),
        .shiftReg_ce_0(shiftReg_ce_5),
        .shiftReg_ce_1(shiftReg_ce_4),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1573_p_U0_n_1));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Loop_loop_height_pro Loop_loop_height_pro_U0
       (.CO(exitcond51_i_i_i_fu_211_p2),
        .D(Loop_loop_height_pro_U0_img2_data_stream_1_V_din),
        .E(shiftReg_ce_10),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Loop_loop_height_pro_U0_img1_data_stream_2_V_read(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .Loop_loop_height_pro_U0_tmp_3_cast_loc_read(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .Q(ap_CS_fsm_state2_15),
        .S({max_c_U_n_2,max_c_U_n_3,max_c_U_n_4,max_c_U_n_5}),
        .\SRL_SIG_reg[0][7] (Loop_loop_height_pro_U0_img2_data_stream_2_V_din),
        .\SRL_SIG_reg[0][7]_0 (Loop_loop_height_pro_U0_img2_data_stream_0_V_din),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_9),
        .\SRL_SIG_reg[1][0]_0 (shiftReg_ce_8),
        .\SRL_SIG_reg[1][7] (img1_data_stream_0_s_dout),
        .\SRL_SIG_reg[1][7]_0 (img1_data_stream_1_s_dout),
        .\SRL_SIG_reg[1][7]_1 (img1_data_stream_2_s_dout),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm3__1(ap_NS_fsm3__1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(Loop_loop_height_pro_U0_n_0),
        .\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] (CvtColor_1_U0_n_8),
        .\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_0 (CvtColor_1_U0_n_6),
        .\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0]_1 (CvtColor_1_U0_n_4),
        .ap_rst_n(ap_rst_n),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .\int_height_reg[11] (p_rows_assign_cast_lo_dout),
        .\int_max_reg[7] (max_c_dout),
        .\int_max_reg[7]_0 ({max_c_U_n_14,max_c_U_n_15,max_c_U_n_16,max_c_U_n_17}),
        .\int_min_reg[7] (min_c_dout),
        .\int_width_reg[11] (p_cols_assign_cast_lo_dout),
        .internal_full_n_reg(Loop_loop_height_pro_U0_n_34),
        .internal_full_n_reg_0(Loop_loop_height_pro_U0_n_35),
        .internal_full_n_reg_1(Loop_loop_height_pro_U0_n_36),
        .mOutPtr110_out(mOutPtr110_out_14),
        .mOutPtr110_out_0(mOutPtr110_out_13),
        .mOutPtr110_out_1(mOutPtr110_out_12),
        .mOutPtr110_out_2(mOutPtr110_out_11),
        .\mOutPtr_reg[0] (Loop_loop_height_pro_U0_n_18),
        .\mOutPtr_reg[0]_0 (Loop_loop_height_pro_U0_n_19),
        .\mOutPtr_reg[0]_1 (Loop_loop_height_pro_U0_n_20),
        .\mOutPtr_reg[0]_2 (img1_data_stream_0_s_U_n_0),
        .\mOutPtr_reg[0]_3 (img1_data_stream_1_s_U_n_0),
        .\mOutPtr_reg[0]_4 (img1_data_stream_2_s_U_n_0),
        .\mOutPtr_reg[1] (Loop_loop_height_pro_U0_n_30),
        .\mOutPtr_reg[1]_0 (Loop_loop_height_pro_U0_n_31),
        .\mOutPtr_reg[1]_1 (Loop_loop_height_pro_U0_n_32),
        .out(tmp_3_cast_loc_c_dout),
        .start_for_Loop_loop_height_pro_U0_full_n(start_for_Loop_loop_height_pro_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1573_p_U0_n_1),
        .\tmp_reg_339_reg[0]_0 (Loop_loop_height_pro_U0_n_37));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Mat2AXIvideo Mat2AXIvideo_U0
       (.D({img3_data_stream_2_s_dout,img3_data_stream_1_s_dout,img3_data_stream_0_s_dout}),
        .Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(Mat2AXIvideo_U0_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img3_cols_V_c_empty_n(img3_cols_V_c_empty_n),
        .img3_data_stream_0_s_empty_n(img3_data_stream_0_s_empty_n),
        .img3_data_stream_1_s_empty_n(img3_data_stream_1_s_empty_n),
        .img3_data_stream_2_s_empty_n(img3_data_stream_2_s_empty_n),
        .img3_rows_V_c_empty_n(img3_rows_V_c_empty_n),
        .\int_height_reg[11] (img3_rows_V_c_dout),
        .mOutPtr110_out(mOutPtr110_out_16),
        .out(img3_cols_V_c_dout),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg_reg(Block_Mat_exit1573_p_U0_n_1),
        .stream_out_TDATA(stream_out_TDATA),
        .stream_out_TLAST(stream_out_TLAST),
        .stream_out_TREADY(stream_out_TREADY),
        .stream_out_TUSER(stream_out_TUSER),
        .stream_out_TVALID(stream_out_TVALID));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stretch_AXILiteS_s_axi hls_contrast_stretch_AXILiteS_s_axi_U
       (.Q(height),
        .\SRL_SIG_reg[0][15] (width),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\int_max_reg[7]_0 (max),
        .\int_min_reg[7]_0 (min),
        .out({s_axi_AXILiteS_BVALID,s_axi_AXILiteS_WREADY,s_axi_AXILiteS_AWREADY}),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_RDATA(\^s_axi_AXILiteS_RDATA ),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID({s_axi_AXILiteS_RVALID,s_axi_AXILiteS_ARREADY}),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA[15:0]),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB[1:0]),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A img0_cols_V_c84_U
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .D(img0_cols_V_c_dout),
        .Q(CvtColor_1_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_cols_V_c84_empty_n(img0_cols_V_c84_empty_n),
        .img0_cols_V_c84_full_n(img0_cols_V_c84_full_n),
        .img0_rows_V_c83_empty_n(img0_rows_V_c83_empty_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_5),
        .\p_src_cols_V_read_reg_673_reg[15] (img0_cols_V_c84_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_0 img0_cols_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(img0_cols_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_cols_V_c_empty_n(img0_cols_V_c_empty_n),
        .img0_cols_V_c_full_n(img0_cols_V_c_full_n),
        .in(width),
        .internal_full_n_reg_0(min_c_U_n_3),
        .internal_full_n_reg_1(min_c_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A img0_data_stream_0_s_U
       (.CvtColor_1_U0_p_src_data_stream_2_V_read(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .D(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_reg_442_reg[0] (AXIvideo2Mat_U0_n_2),
        .img0_data_stream_0_s_empty_n(img0_data_stream_0_s_empty_n),
        .img0_data_stream_0_s_full_n(img0_data_stream_0_s_full_n),
        .\tmp_23_reg_701_reg[7] (img0_data_stream_0_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_1 img0_data_stream_1_s_U
       (.CvtColor_1_U0_p_src_data_stream_2_V_read(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .D(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_reg_442_reg[0] (AXIvideo2Mat_U0_n_2),
        .img0_data_stream_1_s_empty_n(img0_data_stream_1_s_empty_n),
        .img0_data_stream_1_s_full_n(img0_data_stream_1_s_full_n),
        .\tmp_24_reg_707_reg[7] (img0_data_stream_1_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_2 img0_data_stream_2_s_U
       (.CvtColor_1_U0_p_src_data_stream_2_V_read(CvtColor_1_U0_p_src_data_stream_2_V_read),
        .D(img0_data_stream_2_s_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_1_i_reg_234_reg[23] (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\exitcond_i_reg_442_reg[0] (AXIvideo2Mat_U0_n_2),
        .img0_data_stream_2_s_empty_n(img0_data_stream_2_s_empty_n),
        .img0_data_stream_2_s_full_n(img0_data_stream_2_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_3 img0_rows_V_c83_U
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .D(img0_rows_V_c_dout),
        .Q(CvtColor_1_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_cols_V_c84_empty_n(img0_cols_V_c84_empty_n),
        .img0_rows_V_c83_empty_n(img0_rows_V_c83_empty_n),
        .img0_rows_V_c83_full_n(img0_rows_V_c83_full_n),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_4),
        .\p_src_rows_V_read_reg_678_reg[15] (img0_rows_V_c83_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d1_A_4 img0_rows_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_out_write(AXIvideo2Mat_U0_img_cols_V_out_write),
        .D(img0_rows_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_rows_V_c_empty_n(img0_rows_V_c_empty_n),
        .img0_rows_V_c_full_n(img0_rows_V_c_full_n),
        .in(height),
        .internal_full_n_reg_0(min_c_U_n_2),
        .internal_full_n_reg_1(min_c_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_5 img1_data_stream_0_s_U
       (.D(CvtColor_1_U0_p_dst_data_stream_0_V_din),
        .E(shiftReg_ce),
        .Loop_loop_height_pro_U0_img1_data_stream_2_V_read(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(Loop_loop_height_pro_U0_n_0),
        .\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] (CvtColor_1_U0_n_8),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_i_i_reg_318_reg[0] (Loop_loop_height_pro_U0_n_37),
        .img1_data_stream_0_s_empty_n(img1_data_stream_0_s_empty_n),
        .img1_data_stream_0_s_full_n(img1_data_stream_0_s_full_n),
        .internal_empty_n_reg_0(Loop_loop_height_pro_U0_n_18),
        .internal_empty_n_reg_1(Loop_loop_height_pro_U0_n_36),
        .mOutPtr110_out(mOutPtr110_out_12),
        .\tmp_9_reg_327_reg[7] (img1_data_stream_0_s_U_n_0),
        .\tmp_9_reg_327_reg[7]_0 (img1_data_stream_0_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_6 img1_data_stream_1_s_U
       (.D(CvtColor_1_U0_p_dst_data_stream_1_V_din),
        .E(shiftReg_ce_1),
        .Loop_loop_height_pro_U0_img1_data_stream_2_V_read(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(Loop_loop_height_pro_U0_n_0),
        .\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] (CvtColor_1_U0_n_6),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_i_i_reg_318_reg[0] (Loop_loop_height_pro_U0_n_37),
        .img1_data_stream_1_s_empty_n(img1_data_stream_1_s_empty_n),
        .img1_data_stream_1_s_full_n(img1_data_stream_1_s_full_n),
        .internal_empty_n_reg_0(Loop_loop_height_pro_U0_n_19),
        .internal_empty_n_reg_1(Loop_loop_height_pro_U0_n_35),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\tmp_8_reg_334_reg[7] (img1_data_stream_1_s_U_n_0),
        .\tmp_8_reg_334_reg[7]_0 (img1_data_stream_1_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_7 img1_data_stream_2_s_U
       (.D(CvtColor_1_U0_p_dst_data_stream_2_V_din),
        .E(shiftReg_ce_2),
        .Loop_loop_height_pro_U0_img1_data_stream_2_V_read(Loop_loop_height_pro_U0_img1_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(Loop_loop_height_pro_U0_n_0),
        .\ap_reg_pp0_iter7_tmp_36_i_reg_692_reg[0] (CvtColor_1_U0_n_4),
        .ap_rst_n(ap_rst_n),
        .\exitcond_i_i_i_reg_318_reg[0] (Loop_loop_height_pro_U0_n_37),
        .img1_data_stream_2_s_empty_n(img1_data_stream_2_s_empty_n),
        .img1_data_stream_2_s_full_n(img1_data_stream_2_s_full_n),
        .internal_empty_n_reg_0(Loop_loop_height_pro_U0_n_20),
        .internal_empty_n_reg_1(Loop_loop_height_pro_U0_n_34),
        .mOutPtr110_out(mOutPtr110_out_14),
        .\tmp_reg_339_reg[7] (img1_data_stream_2_s_U_n_0),
        .\tmp_reg_339_reg[7]_0 (img1_data_stream_2_s_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A img2_cols_V_c_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .Q(CvtColor_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img2_cols_V_c_empty_n(img2_cols_V_c_empty_n),
        .img2_rows_V_c_empty_n(img2_rows_V_c_empty_n),
        .img2_rows_V_c_full_n(img2_rows_V_c_full_n),
        .img3_cols_V_c_full_n(img3_cols_V_c_full_n),
        .img3_rows_V_c_full_n(img3_rows_V_c_full_n),
        .\int_width_reg[15] (width),
        .internal_full_n_reg_0(min_c_U_n_1),
        .\mOutPtr_reg[1]_0 (img2_cols_V_c_U_n_1),
        .out(img2_cols_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_8 img2_data_stream_0_s_U
       (.C(img2_data_stream_0_s_dout),
        .CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .D(Loop_loop_height_pro_U0_img2_data_stream_0_V_din),
        .E(shiftReg_ce_9),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] (Loop_loop_height_pro_U0_n_30),
        .ap_rst_n(ap_rst_n),
        .img2_data_stream_0_s_empty_n(img2_data_stream_0_s_empty_n),
        .img2_data_stream_0_s_full_n(img2_data_stream_0_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_9 img2_data_stream_1_s_U
       (.B({img2_data_stream_1_s_U_n_2,img2_data_stream_1_s_dout}),
        .CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .D(Loop_loop_height_pro_U0_img2_data_stream_1_V_din),
        .E(shiftReg_ce_10),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] (Loop_loop_height_pro_U0_n_31),
        .ap_rst_n(ap_rst_n),
        .img2_data_stream_1_s_empty_n(img2_data_stream_1_s_empty_n),
        .img2_data_stream_1_s_full_n(img2_data_stream_1_s_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_10 img2_data_stream_2_s_U
       (.CvtColor_U0_p_src_data_stream_2_V_read(CvtColor_U0_p_src_data_stream_2_V_read),
        .D(Loop_loop_height_pro_U0_img2_data_stream_2_V_din),
        .E(shiftReg_ce_8),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter23_exitcond_i_i_i_reg_318_reg[0] (Loop_loop_height_pro_U0_n_32),
        .ap_rst_n(ap_rst_n),
        .img2_data_stream_2_s_empty_n(img2_data_stream_2_s_empty_n),
        .img2_data_stream_2_s_full_n(img2_data_stream_2_s_full_n),
        .p({img2_data_stream_2_s_U_n_2,img2_data_stream_2_s_dout}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d4_A_11 img2_rows_V_c_U
       (.CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_cols_V_read(CvtColor_U0_p_src_cols_V_read),
        .Q(CvtColor_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img2_cols_V_c_empty_n(img2_cols_V_c_empty_n),
        .img2_rows_V_c_empty_n(img2_rows_V_c_empty_n),
        .img2_rows_V_c_full_n(img2_rows_V_c_full_n),
        .\int_height_reg[15] (height),
        .internal_full_n_reg_0(min_c_U_n_1),
        .out(img2_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A img3_cols_V_c_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(Mat2AXIvideo_U0_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img3_cols_V_c_empty_n(img3_cols_V_c_empty_n),
        .img3_cols_V_c_full_n(img3_cols_V_c_full_n),
        .img3_rows_V_c_empty_n(img3_rows_V_c_empty_n),
        .in(width[11:0]),
        .internal_full_n_reg_0(min_c_U_n_1),
        .out(img3_cols_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_12 img3_data_stream_0_s_U
       (.D(img3_data_stream_0_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img3_data_stream_0_s_empty_n(img3_data_stream_0_s_empty_n),
        .img3_data_stream_0_s_full_n(img3_data_stream_0_s_full_n),
        .\p_Val2_33_reg_926_reg[7] (CvtColor_U0_p_dst_data_stream_0_V_din),
        .shiftReg_ce(shiftReg_ce_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_13 img3_data_stream_1_s_U
       (.D(img3_data_stream_1_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\ap_reg_pp0_iter4_signbit_2_reg_885_reg[0] (CvtColor_U0_p_dst_data_stream_1_V_din),
        .ap_rst_n(ap_rst_n),
        .img3_data_stream_1_s_empty_n(img3_data_stream_1_s_empty_n),
        .img3_data_stream_1_s_full_n(img3_data_stream_1_s_full_n),
        .shiftReg_ce(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d1_A_14 img3_data_stream_2_s_U
       (.D(img3_data_stream_2_s_dout),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img3_data_stream_2_s_empty_n(img3_data_stream_2_s_empty_n),
        .img3_data_stream_2_s_full_n(img3_data_stream_2_s_full_n),
        .\p_Val2_s_reg_949_reg[7] (CvtColor_U0_p_dst_data_stream_2_V_din),
        .shiftReg_ce(shiftReg_ce_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w16_d5_A_15 img3_rows_V_c_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(Mat2AXIvideo_U0_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img3_cols_V_c_empty_n(img3_cols_V_c_empty_n),
        .img3_rows_V_c_empty_n(img3_rows_V_c_empty_n),
        .img3_rows_V_c_full_n(img3_rows_V_c_full_n),
        .in(height[11:0]),
        .internal_full_n_reg_0(min_c_U_n_1),
        .out(img3_rows_V_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A max_c_U
       (.Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Loop_loop_height_pro_U0_tmp_3_cast_loc_read(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .S({max_c_U_n_2,max_c_U_n_3,max_c_U_n_4,max_c_U_n_5}),
        .SS(ap_rst_n_inv),
        .ap_NS_fsm3__1(ap_NS_fsm3__1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(max),
        .\int_min_reg[7] (tmp_3_cast_loc_c_dout),
        .internal_full_n_reg_0(min_c_U_n_7),
        .internal_full_n_reg_1(min_c_U_n_1),
        .max_c_full_n(max_c_full_n),
        .min_c_empty_n(min_c_empty_n),
        .out(max_c_dout),
        .p_cols_assign_cast_lo_empty_n(p_cols_assign_cast_lo_empty_n),
        .p_rows_assign_cast_lo_empty_n(p_rows_assign_cast_lo_empty_n),
        .tmp_3_cast_loc_c_empty_n(tmp_3_cast_loc_c_empty_n),
        .\tmp_8_tr_cast_i_i_ca_reg_304_reg[7] ({max_c_U_n_14,max_c_U_n_15,max_c_U_n_16,max_c_U_n_17}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_16 min_c_U
       (.Loop_loop_height_pro_U0_tmp_3_cast_loc_read(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .img0_cols_V_c_full_n(img0_cols_V_c_full_n),
        .img0_rows_V_c_full_n(img0_rows_V_c_full_n),
        .in(min),
        .internal_empty_n_reg_0(min_c_U_n_2),
        .internal_empty_n_reg_1(min_c_U_n_3),
        .internal_full_n_reg_0(start_for_CvtColokbM_U_n_4),
        .internal_full_n_reg_1(img2_cols_V_c_U_n_1),
        .\mOutPtr_reg[1]_0 (min_c_U_n_1),
        .\mOutPtr_reg[2]_0 (min_c_U_n_4),
        .\mOutPtr_reg[2]_1 (min_c_U_n_5),
        .\mOutPtr_reg[2]_2 (min_c_U_n_6),
        .\mOutPtr_reg[2]_3 (min_c_U_n_7),
        .max_c_full_n(max_c_full_n),
        .min_c_empty_n(min_c_empty_n),
        .out(min_c_dout),
        .p_cols_assign_cast_lo_full_n(p_cols_assign_cast_lo_full_n),
        .p_rows_assign_cast_lo_full_n(p_rows_assign_cast_lo_full_n),
        .tmp_3_cast_loc_c_full_n(tmp_3_cast_loc_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A p_cols_assign_cast_lo_U
       (.Loop_loop_height_pro_U0_tmp_3_cast_loc_read(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\int_width_reg[11] (width[11:0]),
        .internal_full_n_reg_0(min_c_U_n_4),
        .internal_full_n_reg_1(min_c_U_n_1),
        .out(p_cols_assign_cast_lo_dout),
        .p_cols_assign_cast_lo_empty_n(p_cols_assign_cast_lo_empty_n),
        .p_cols_assign_cast_lo_full_n(p_cols_assign_cast_lo_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w12_d3_A_17 p_rows_assign_cast_lo_U
       (.Loop_loop_height_pro_U0_tmp_3_cast_loc_read(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .Q(height[11:0]),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(min_c_U_n_5),
        .internal_full_n_reg_1(min_c_U_n_1),
        .out(p_rows_assign_cast_lo_dout),
        .p_rows_assign_cast_lo_empty_n(p_rows_assign_cast_lo_empty_n),
        .p_rows_assign_cast_lo_full_n(p_rows_assign_cast_lo_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColokbM start_for_CvtColokbM_U
       (.CO(tmp_i_fu_189_p2),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Q(ap_CS_fsm_state2_7),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (CvtColor_U0_n_9),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(start_for_Loop_lojbC_U_n_2),
        .internal_full_n_reg_1(min_c_U_n_1),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[1]_0 (start_for_CvtColokbM_U_n_2),
        .\mOutPtr_reg[1]_1 (start_for_CvtColokbM_U_n_4),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Loop_loop_height_pro_U0_full_n(start_for_Loop_loop_height_pro_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg(start_for_CvtColokbM_U_n_3),
        .start_once_reg_reg_0(Block_Mat_exit1573_p_U0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColomb6 start_for_CvtColomb6_U
       (.CO(tmp_i_fu_191_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1] (CvtColor_1_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_lojbC start_for_Loop_lojbC_U
       (.CO(exitcond51_i_i_i_fu_211_p2),
        .Loop_loop_height_pro_U0_ap_start(Loop_loop_height_pro_U0_ap_start),
        .Q(ap_CS_fsm_state2_15),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(start_for_Loop_lojbC_U_n_2),
        .internal_full_n_reg_0(start_for_CvtColokbM_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_11),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Loop_loop_height_pro_U0_full_n(start_for_Loop_loop_height_pro_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg(Block_Mat_exit1573_p_U0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIlbW start_for_Mat2AXIlbW_U
       (.Mat2AXIvideo_U0_ap_ready(Mat2AXIvideo_U0_ap_ready),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_16),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_for_Loop_loop_height_pro_U0_full_n(start_for_Loop_loop_height_pro_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg(Block_Mat_exit1573_p_U0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_w8_d3_A_18 tmp_3_cast_loc_c_U
       (.Loop_loop_height_pro_U0_tmp_3_cast_loc_read(Loop_loop_height_pro_U0_tmp_3_cast_loc_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(min),
        .internal_full_n_reg_0(min_c_U_n_6),
        .internal_full_n_reg_1(min_c_U_n_1),
        .out(tmp_3_cast_loc_c_dout),
        .tmp_3_cast_loc_c_empty_n(tmp_3_cast_loc_c_empty_n),
        .tmp_3_cast_loc_c_full_n(tmp_3_cast_loc_c_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hls_contrast_stretch_AXILiteS_s_axi
   (SS,
    out,
    s_axi_AXILiteS_RVALID,
    Q,
    \SRL_SIG_reg[0][15] ,
    \int_min_reg[7]_0 ,
    \int_max_reg[7]_0 ,
    s_axi_AXILiteS_RDATA,
    ap_rst_n,
    s_axi_AXILiteS_ARADDR,
    ap_clk,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB);
  output [0:0]SS;
  output [2:0]out;
  output [1:0]s_axi_AXILiteS_RVALID;
  output [15:0]Q;
  output [15:0]\SRL_SIG_reg[0][15] ;
  output [7:0]\int_min_reg[7]_0 ;
  output [7:0]\int_max_reg[7]_0 ;
  output [15:0]s_axi_AXILiteS_RDATA;
  input ap_rst_n;
  input [5:0]s_axi_AXILiteS_ARADDR;
  input ap_clk;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input [15:0]s_axi_AXILiteS_WDATA;
  input [1:0]s_axi_AXILiteS_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_rstate_reg_n_0_[0] ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  (* RTL_KEEP = "yes" *) wire \FSM_onehot_wstate_reg_n_0_[0] ;
  wire [15:0]Q;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_0 ;
  wire \int_height[15]_i_3_n_0 ;
  wire [7:0]int_max0;
  wire [7:0]\int_max_reg[7]_0 ;
  wire [7:0]int_min0;
  wire \int_min[7]_i_1_n_0 ;
  wire [7:0]\int_min_reg[7]_0 ;
  wire [15:0]int_width0;
  (* RTL_KEEP = "yes" *) wire [2:0]out;
  wire [3:1]p_0_in;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [15:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  (* RTL_KEEP = "yes" *) wire [1:0]s_axi_AXILiteS_RVALID;
  wire [15:0]s_axi_AXILiteS_WDATA;
  wire [1:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  LUT1 #(
    .INIT(2'h1)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_RVALID[1]),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(s_axi_AXILiteS_RVALID[1]),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_rstate_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID[1]),
        .R(SS));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(out[1]),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(out[2]),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_wstate_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(out[0]),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(out[1]),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(out[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_height0[14]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_height[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_height[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_height0[15]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_height[15]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(out[1]),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_height[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_height[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_0 ),
        .D(int_height0[9]),
        .Q(Q[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [0]),
        .O(int_max0[0]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [1]),
        .O(int_max0[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [2]),
        .O(int_max0[2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [3]),
        .O(int_max0[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [4]),
        .O(int_max0[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [5]),
        .O(int_max0[5]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [6]),
        .O(int_max0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_max[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\int_height[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_max[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_max_reg[7]_0 [7]),
        .O(int_max0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[0]),
        .Q(\int_max_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[1]),
        .Q(\int_max_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[2]),
        .Q(\int_max_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[3]),
        .Q(\int_max_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[4]),
        .Q(\int_max_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[5]),
        .Q(\int_max_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[6]),
        .Q(\int_max_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_max_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in[3]),
        .D(int_max0[7]),
        .Q(\int_max_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [0]),
        .O(int_min0[0]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [1]),
        .O(int_min0[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [2]),
        .O(int_min0[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [3]),
        .O(int_min0[3]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [4]),
        .O(int_min0[4]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [5]),
        .O(int_min0[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [6]),
        .O(int_min0[6]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_min[7]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\int_height[15]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(\int_min[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_min[7]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_min_reg[7]_0 [7]),
        .O(int_min0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[0] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[0]),
        .Q(\int_min_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[1] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[1]),
        .Q(\int_min_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[2] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[2]),
        .Q(\int_min_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[3] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[3]),
        .Q(\int_min_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[4] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[4]),
        .Q(\int_min_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[5] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[5]),
        .Q(\int_min_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[6] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[6]),
        .Q(\int_min_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_min_reg[7] 
       (.C(ap_clk),
        .CE(\int_min[7]_i_1_n_0 ),
        .D(int_min0[7]),
        .Q(\int_min_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [14]),
        .O(int_width0[14]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_height[15]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[5] ),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[15]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][15] [7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_width[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][15] [9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[0]),
        .Q(\SRL_SIG_reg[0][15] [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[10]),
        .Q(\SRL_SIG_reg[0][15] [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[11]),
        .Q(\SRL_SIG_reg[0][15] [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[12]),
        .Q(\SRL_SIG_reg[0][15] [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[13]),
        .Q(\SRL_SIG_reg[0][15] [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[14]),
        .Q(\SRL_SIG_reg[0][15] [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[15]),
        .Q(\SRL_SIG_reg[0][15] [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[1]),
        .Q(\SRL_SIG_reg[0][15] [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[2]),
        .Q(\SRL_SIG_reg[0][15] [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[3]),
        .Q(\SRL_SIG_reg[0][15] [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[4]),
        .Q(\SRL_SIG_reg[0][15] [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[5]),
        .Q(\SRL_SIG_reg[0][15] [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[6]),
        .Q(\SRL_SIG_reg[0][15] [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[7]),
        .Q(\SRL_SIG_reg[0][15] [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[8]),
        .Q(\SRL_SIG_reg[0][15] [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in[1]),
        .D(int_width0[9]),
        .Q(\SRL_SIG_reg[0][15] [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [0]),
        .I1(\int_max_reg[7]_0 [0]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[0]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [0]),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [10]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[10]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [11]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[11]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [12]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[12]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [13]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[13]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [14]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[5]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[1]),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(s_axi_AXILiteS_RVALID[0]),
        .O(\rdata[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_3 
       (.I0(\SRL_SIG_reg[0][15] [15]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[15]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [1]),
        .I1(\int_max_reg[7]_0 [1]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[1]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [1]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [2]),
        .I1(\int_max_reg[7]_0 [2]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[2]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [2]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [3]),
        .I1(\int_max_reg[7]_0 [3]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[3]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [3]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [4]),
        .I1(\int_max_reg[7]_0 [4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[4]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [5]),
        .I1(\int_max_reg[7]_0 [5]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [6]),
        .I1(\int_max_reg[7]_0 [6]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[7]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_2 
       (.I0(\SRL_SIG_reg[0][15] [7]),
        .I1(\int_max_reg[7]_0 [7]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(Q[7]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_min_reg[7]_0 [7]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [8]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[8]),
        .O(\rdata[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(\SRL_SIG_reg[0][15] [9]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(Q[9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[15]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[7]_i_2_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[15]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[15]_i_2_n_0 ),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[15]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(out[0]),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColokbM
   (start_for_CvtColor_U0_full_n,
    CvtColor_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    start_once_reg_reg,
    \mOutPtr_reg[1]_1 ,
    ap_clk,
    start_for_Loop_loop_height_pro_U0_full_n,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n,
    start_once_reg_reg_0,
    internal_full_n_reg_0,
    Q,
    CO,
    mOutPtr110_out,
    internal_full_n_reg_1,
    SS);
  output start_for_CvtColor_U0_full_n;
  output CvtColor_U0_ap_start;
  output \mOutPtr_reg[1]_0 ;
  output start_once_reg_reg;
  output \mOutPtr_reg[1]_1 ;
  input ap_clk;
  input start_for_Loop_loop_height_pro_U0_full_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg;
  input \ap_CS_fsm_reg[1] ;
  input ap_rst_n;
  input start_once_reg_reg_0;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input [0:0]CO;
  input mOutPtr110_out;
  input internal_full_n_reg_1;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n__2;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_full_n__2;
  wire internal_full_n_i_1__26_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Loop_loop_height_pro_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h007F)) 
    \SRL_SIG_reg[3][0]_srl4_i_6 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(start_for_Loop_loop_height_pro_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .O(\mOutPtr_reg[1]_1 ));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(CvtColor_U0_ap_start),
        .I3(Q),
        .I4(CO),
        .I5(internal_empty_n__2),
        .O(internal_empty_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n__2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n__2),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(CvtColor_U0_ap_start),
        .I4(start_once_reg_reg_0),
        .I5(start_for_CvtColor_U0_full_n),
        .O(internal_full_n_i_1__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n__2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  LUT4 #(
    .INIT(16'hF7FF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_Loop_loop_height_pro_U0_full_n),
        .O(\mOutPtr_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF080008000800)) 
    \mOutPtr[3]_i_1__4 
       (.I0(start_for_Loop_loop_height_pro_U0_full_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(\ap_CS_fsm_reg[1] ),
        .I5(CvtColor_U0_ap_start),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hFF800000)) 
    start_once_reg_i_1
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(start_for_Loop_loop_height_pro_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(internal_full_n_reg_1),
        .O(start_once_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_CvtColomb6
   (start_for_CvtColor_1_U0_full_n,
    CvtColor_1_U0_ap_start,
    ap_clk,
    start_once_reg,
    CO,
    Q,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    mOutPtr110_out,
    SS);
  output start_for_CvtColor_1_U0_full_n;
  output CvtColor_1_U0_ap_start;
  input ap_clk;
  input start_once_reg;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input mOutPtr110_out;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_empty_n_i_2__10_n_0;
  wire internal_full_n__1;
  wire internal_full_n_i_1__27_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3__0_n_0 ;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h8888888888888808)) 
    internal_empty_n_i_1__27
       (.I0(internal_empty_n_i_2__10_n_0),
        .I1(ap_rst_n),
        .I2(mOutPtr110_out),
        .I3(mOutPtr[2]),
        .I4(mOutPtr[0]),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    internal_empty_n_i_2__10
       (.I0(start_once_reg),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(CvtColor_1_U0_ap_start),
        .O(internal_empty_n_i_2__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(CvtColor_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n__1),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(CvtColor_1_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_CvtColor_1_U0_full_n),
        .O(internal_full_n_i_1__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .I2(mOutPtr[1]),
        .O(internal_full_n__1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(start_for_CvtColor_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F708F70808F708)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_1_U0_ap_start),
        .I1(Q),
        .I2(CO),
        .I3(start_for_CvtColor_1_U0_full_n),
        .I4(start_once_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(start_once_reg),
        .I2(start_for_CvtColor_1_U0_full_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(CvtColor_1_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3__0_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'h4B444444)) 
    \mOutPtr[2]_i_3__0 
       (.I0(start_once_reg),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(CvtColor_1_U0_ap_start),
        .O(\mOutPtr[2]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Loop_lojbC
   (start_for_Loop_loop_height_pro_U0_full_n,
    Loop_loop_height_pro_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    ap_rst_n,
    mOutPtr110_out,
    start_once_reg_reg,
    Q,
    CO,
    start_for_Mat2AXIvideo_U0_full_n,
    start_once_reg,
    start_for_CvtColor_U0_full_n,
    internal_full_n_reg_0,
    SS);
  output start_for_Loop_loop_height_pro_U0_full_n;
  output Loop_loop_height_pro_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input mOutPtr110_out;
  input start_once_reg_reg;
  input [0:0]Q;
  input [0:0]CO;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_once_reg;
  input start_for_CvtColor_U0_full_n;
  input internal_full_n_reg_0;
  input [0:0]SS;

  wire [0:0]CO;
  wire Loop_loop_height_pro_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_i_2__18_n_0;
  wire internal_full_n_i_3__11_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Loop_loop_height_pro_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__5
       (.I0(Loop_loop_height_pro_U0_ap_start),
        .I1(internal_full_n_i_2__18_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__11_n_0),
        .O(internal_empty_n_i_1__5_n_0));
  LUT4 #(
    .INIT(16'hF7FF)) 
    internal_empty_n_i_2__6
       (.I0(start_for_Loop_loop_height_pro_U0_full_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_CvtColor_U0_full_n),
        .O(internal_empty_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(Loop_loop_height_pro_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n_i_2__18_n_0),
        .I1(internal_full_n_i_3__11_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_Loop_loop_height_pro_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__18
       (.I0(Loop_loop_height_pro_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_Loop_loop_height_pro_U0_full_n),
        .I4(start_once_reg_reg),
        .O(internal_full_n_i_2__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__11
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(start_for_Loop_loop_height_pro_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(Loop_loop_height_pro_U0_ap_start),
        .I1(CO),
        .I2(Q),
        .I3(start_for_Loop_loop_height_pro_U0_full_n),
        .I4(start_once_reg_reg),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(internal_full_n_reg_0),
        .I2(Q),
        .I3(CO),
        .I4(Loop_loop_height_pro_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3 
       (.I0(start_once_reg_reg),
        .I1(start_for_Loop_loop_height_pro_U0_full_n),
        .I2(Q),
        .I3(CO),
        .I4(Loop_loop_height_pro_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_start_for_Mat2AXIlbW
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    ap_clk,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_ready,
    start_once_reg_reg,
    mOutPtr110_out,
    start_for_CvtColor_U0_full_n,
    start_for_Loop_loop_height_pro_U0_full_n,
    start_once_reg,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_ready;
  input start_once_reg_reg;
  input mOutPtr110_out;
  input start_for_CvtColor_U0_full_n;
  input start_for_Loop_loop_height_pro_U0_full_n;
  input start_once_reg;
  input [0:0]SS;

  wire Mat2AXIvideo_U0_ap_ready;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n__2;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n__2;
  wire internal_full_n_i_1__9_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_Loop_loop_height_pro_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(start_once_reg_reg),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(Mat2AXIvideo_U0_ap_ready),
        .I5(internal_empty_n__2),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n__2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n__2),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_ap_ready),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(start_once_reg_reg),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n__2));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF080008000800)) 
    \mOutPtr[3]_i_1 
       (.I0(start_for_CvtColor_U0_full_n),
        .I1(start_for_Loop_loop_height_pro_U0_full_n),
        .I2(start_once_reg),
        .I3(start_for_Mat2AXIvideo_U0_full_n),
        .I4(Mat2AXIvideo_U0_ap_ready),
        .I5(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
