Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto f215548fd3244077b4e68358d32c5aa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [\dff(input_width=32)\]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(max_input_size=15,max_kerne...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
