# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../riscv.gen/sources_1/ip/div_unsigned32_gen/sim/div_unsigned32_gen.vhd" \
"../../../../riscv.gen/sources_1/ip/div_signed32_gen/sim/div_signed32_gen.vhd" \
"../../../../riscv.gen/sources_1/ip/div_unsigned_gen/sim/div_unsigned_gen.vhd" \
"../../../../riscv.gen/sources_1/ip/div_signed_gen/sim/div_signed_gen.vhd" \

# Do not sort compile order
nosort
