// Seed: 2232571361
module module_0;
  logic id_1;
  ;
  always begin : LABEL_0
    id_1 <= 1;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3#(
        .id_10(1),
        .id_11(1),
        .id_12(1),
        .id_13(-1),
        .id_14(1),
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18(1),
        .id_19(-1),
        .id_20(1)
    ),
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output tri0 id_7,
    output tri1 id_8
);
  assign id_12 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
