<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32665 Peripheral Driver API: spi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32665</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('spi__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">spi_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_SPI_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_SPI_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__spi__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="keyword">union </span>{</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a2daee9060df10c8ab4143e9d17ae4a7d">   78</a></span>&#160;        __IO uint32_t <a class="code" href="group__spi__registers.html#a2daee9060df10c8ab4143e9d17ae4a7d">data32</a>;           </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__spi__registers.html#ae11b73e624e946ab2645f23538ec2083">   79</a></span>&#160;        __IO uint16_t data16[2];        </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a7cb0501c3f4c44f074057ea0a162aa18">   80</a></span>&#160;        __IO uint8_t  data8[4];         </div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    };</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d">ctrl0</a>;                </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__spi__registers.html#adef50da3520f7ff420a0ef7fdaa17256">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#adef50da3520f7ff420a0ef7fdaa17256">ctrl1</a>;                </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__spi__registers.html#af8524d8c395fc8a6799a944d793f6245">   84</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#af8524d8c395fc8a6799a944d793f6245">ctrl2</a>;                </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">   85</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">ss_time</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__spi__registers.html#ae27e4f404d38ab2c3785c0ae3c30578a">   86</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#ae27e4f404d38ab2c3785c0ae3c30578a">clk_cfg</a>;              </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    __R  uint32_t rsv_0x18;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">dma</a>;                  </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">int_fl</a>;               </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">int_en</a>;               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">wake_fl</a>;              </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">wake_en</a>;              </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">   93</a></span>&#160;    __I  uint32_t <a class="code" href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">stat</a>;                 </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="group__spi__registers.html#structmxc__spi__regs__t">mxc_spi_regs_t</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Register offsets for module SPI */</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga9ed2cc2e25ead5f1ed10f6ddf5a3ba81">  103</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DATA32                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga4de6420930a37e00cdde4d92c0ad7ccc">  104</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DATA16                   ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga4d4f56b1d44e3f0c41a6380c06151c53">  105</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DATA8                    ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga641c59f0e3272606a3a203d499d36b40">  106</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CTRL0                    ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga32eab8b2c077980c486b8730cc7d5f7c">  107</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CTRL1                    ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga57842f84571a797399516d58e1580fc2">  108</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CTRL2                    ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga354b352e759102cfe05b45a3a54e2b1a">  109</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_SS_TIME                  ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga94019e6bb45a1b8e9e347be8c7d17da3">  110</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_CLK_CFG                  ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga507e42880beb10495d120d0a6008a3b8">  111</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_DMA                      ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#gadfdcd06c0aa50e33a5fa75a0129b4d57">  112</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_INT_FL                   ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga6b9c5496ae195ad5b3971733377e281d">  113</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_INT_EN                   ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga2dcc4547223469afe451974ad3ba3b12">  114</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_WAKE_FL                  ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga252472585643b1684569d3f42b377a20">  115</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_WAKE_EN                  ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_p_i___register___offsets.html#ga5c72fb9f8da384e7b8e8b38ad18dc734">  116</a></span>&#160;<span class="preprocessor">#define MXC_R_SPI_STAT                     ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a32.html#gae0aea5ef4be5487b85dc7b1730ea8dae">  125</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA32_QSPIFIFO_POS                  0 </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a32.html#ga71f5c0df1448b24c042b1c093d0b2a2f">  126</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA32_QSPIFIFO                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_SPI_DATA32_QSPIFIFO_POS)) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a16.html#ga4405b5e7fd4491e11e690532d4109328">  136</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA16_QSPIFIFO_POS                  0 </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a16.html#ga5f5591cbb0a3dd885a6fa843e177e0f7">  137</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA16_QSPIFIFO                      ((uint16_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_DATA16_QSPIFIFO_POS)) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a8.html#gae2c49f3d57439cf9905ee697377f2d42">  147</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA8_QSPIFIFO_POS                   0 </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_p_i___d_a_t_a8.html#ga7a440bf2b50a7bcee687ba3784becda1">  148</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DATA8_QSPIFIFO                       ((uint8_t)(0xFFUL &lt;&lt; MXC_F_SPI_DATA8_QSPIFIFO_POS)) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga84cdde6ef47bca0648f5f1e39bb0ca97">  158</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_EN_POS                         0 </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaedf92a1e09482815625fb714cdecfd22">  159</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_EN                             ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_EN_POS)) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gac5eaae3ddfd247cb9f657643fb9db5cd">  161</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_MASTER_POS                     1 </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga25c3e1db9b03b5796be7808827704125">  162</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_MASTER                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_MASTER_POS)) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaf8d3e6e11a4460d3f38ee0e065f5751c">  164</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_IO_POS                      4 </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga9bb83e67406a217ee453c2e3aaa5c0bf">  165</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_IO                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_SS_IO_POS)) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga1b9b23ecabd0b115cb1123b3f1d04b92">  167</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_START_POS                      5 </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga861d3a0a054395803b8e0bffd7a0fbdc">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_START                          ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_START_POS)) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga131c84504fdd3669cdcecde436d3afed">  170</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_CTRL_POS                    8 </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaa83f6c7aca6a1ffc47dd725947b46e79">  171</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_CTRL                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL0_SS_CTRL_POS)) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga0e3092d98f74efcc82da1dddf1407be7">  173</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS_POS                         16 </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gad6e805b3333060107cc33b8dfae394fc">  174</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL0_SS                             ((uint32_t)(0x7UL &lt;&lt; MXC_F_SPI_CTRL0_SS_POS)) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga92dead46228b2e48e3f0c09dadac7686">  175</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SS0                         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga3800d6a913c5cf72c487cc7da6394a22">  176</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SS0                         (MXC_V_SPI_CTRL0_SS_SS0 &lt;&lt; MXC_F_SPI_CTRL0_SS_POS) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#ga2a6143fcd04c9b8f60b515f3fba3abb4">  177</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SS1                         ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gac6db4d1b19848abaf518c14826e60d37">  178</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SS1                         (MXC_V_SPI_CTRL0_SS_SS1 &lt;&lt; MXC_F_SPI_CTRL0_SS_POS) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gabc0617a55cd8cb2b6753f1bb74759d01">  179</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL0_SS_SS2                         ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l0.html#gaa0b0aa994ead50c7b5dee7079a7eb42f">  180</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL0_SS_SS2                         (MXC_V_SPI_CTRL0_SS_SS2 &lt;&lt; MXC_F_SPI_CTRL0_SS_POS) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#gafc5c2c02f8c3d58aa2a3162a4ec24d3d">  190</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_TX_NUM_CHAR_POS                0 </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#ga2eebd7967c4ea5e56c557162158b5fe3">  191</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_TX_NUM_CHAR                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_CTRL1_TX_NUM_CHAR_POS)) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#ga160ead5c97d1ef4fbc6c8fdf6683c8fd">  193</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_RX_NUM_CHAR_POS                16 </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l1.html#ga8eff285c0db49d7ad5791090eb1fb4ee">  194</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL1_RX_NUM_CHAR                    ((uint32_t)(0xFFFFUL &lt;&lt; MXC_F_SPI_CTRL1_RX_NUM_CHAR_POS)) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga883cb1005c069aaca94019aa2401782f">  204</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CPHA_POS                       0 </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga2b9024e0f26ecff0646fd89a66cb0565">  205</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CPHA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL2_CPHA_POS)) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga66b237bb2bcb893a39187e951255789c">  207</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CPOL_POS                       1 </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gacc59afe9d5496998bf7c9fe5413644ab">  208</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_CPOL                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL2_CPOL_POS)) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaa009d62830abc6e0e53b5d458fcf6dd2">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_NUMBITS_POS                    8 </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga393d57323f4368f3731f754c6a0bea63">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_NUMBITS                        ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CTRL2_NUMBITS_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga9a8d29923aed2199b9171a35e6e7a8ef">  212</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_NUMBITS_0                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gac71540ff6998e82ea9dc8118eb779319">  213</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_NUMBITS_0                      (MXC_V_SPI_CTRL2_NUMBITS_0 &lt;&lt; MXC_F_SPI_CTRL2_NUMBITS_POS) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga049c1de7ea2e9b714c6d60f329a5ca36">  215</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_DATA_WIDTH_POS                 12 </span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga3032a3198d81a4293c35d6980f7d9bda">  216</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_DATA_WIDTH                     ((uint32_t)(0x3UL &lt;&lt; MXC_F_SPI_CTRL2_DATA_WIDTH_POS)) </span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga6592bb9476ff60ccd0febdc97f91fb99">  217</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_DATA_WIDTH_MONO                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga9f8f61253e9f2462dc7b548310d26e0b">  218</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_DATA_WIDTH_MONO                (MXC_V_SPI_CTRL2_DATA_WIDTH_MONO &lt;&lt; MXC_F_SPI_CTRL2_DATA_WIDTH_POS) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga44b53ea33185c8e812e8e3fc76431e4c">  219</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_DATA_WIDTH_DUAL                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga3bf280a438239e56550aba3ae155a479">  220</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_DATA_WIDTH_DUAL                (MXC_V_SPI_CTRL2_DATA_WIDTH_DUAL &lt;&lt; MXC_F_SPI_CTRL2_DATA_WIDTH_POS) </span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga3169cb0d853cc6f500c7d49f66ae8af3">  221</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_DATA_WIDTH_QUAD                ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga9ab7b2d5615330dc20389e25a61dd358">  222</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_DATA_WIDTH_QUAD                (MXC_V_SPI_CTRL2_DATA_WIDTH_QUAD &lt;&lt; MXC_F_SPI_CTRL2_DATA_WIDTH_POS) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga5b53eba87ff280d4e12a6e9fc0ab9a78">  224</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_THREE_WIRE_POS                 15 </span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gad280c370145d015c10dd21e7951f1e52">  225</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_THREE_WIRE                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_CTRL2_THREE_WIRE_POS)) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga37a0d00b3dfec83ff9d291e4b971afaf">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_SS_POL_POS                     16 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga7b4c7edd9c2e57aac0a8b412b97a9b23">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CTRL2_SS_POL                         ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS)) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga4deae4f167954b4294577157abf7de86">  229</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS0_HIGH                ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gaf1899b7b388c8be172840cb406ff00c4">  230</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS0_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS0_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga1e976374f53d08b2cf27c8e92aa37832">  231</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS1_HIGH                ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga82b0e61ffaa569cf7b8aca06b24ce2bf">  232</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS1_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS1_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#gadba13dcac2969b8ca86f007bf1fc8525">  233</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CTRL2_SS_POL_SS2_HIGH                ((uint32_t)0x4UL) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_p_i___c_t_r_l2.html#ga8a4a21561123fd3d71912fdfecc388e4">  234</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CTRL2_SS_POL_SS2_HIGH                (MXC_V_SPI_CTRL2_SS_POL_SS2_HIGH &lt;&lt; MXC_F_SPI_CTRL2_SS_POL_POS) </span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gabfe7fdf93eeba0209a278be8e4492fe9">  244</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_PRE_POS                      0 </span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga2131bd057dcd47d896bf6382c64a15e1">  245</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_PRE                          ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_PRE_POS)) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga318d0ed71d577238d4e70d9e4e2ee013">  246</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_PRE_256                      ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga32178e710b2b80e02e28fe210c456a99">  247</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_PRE_256                      (MXC_V_SPI_SS_TIME_PRE_256 &lt;&lt; MXC_F_SPI_SS_TIME_PRE_POS) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gad47136f6e82b03d1f851ca6adac509ce">  249</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_POST_POS                     8 </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga686a59caeeca7a4625fb961761c8155c">  250</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_POST                         ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_POST_POS)) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga4a0831253f2a8b78602f326d2a1a2762">  251</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_POST_256                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga5ce56da4958db8c516cfe534d3a904e4">  252</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_POST_256                     (MXC_V_SPI_SS_TIME_POST_256 &lt;&lt; MXC_F_SPI_SS_TIME_POST_POS) </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga6448f6907f469e1e38590a1d0e9ead49">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_INACT_POS                    16 </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gafa54df88691df20e56ae4c2122264fd8">  255</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_SS_TIME_INACT                        ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_SS_TIME_INACT_POS)) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#ga5bf1f74a5b4ce7a0b1397e8eba176323">  256</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_SS_TIME_INACT_256                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_p_i___s_s___t_i_m_e.html#gad0785da5b87c99159004b0773faf8a21">  257</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_SS_TIME_INACT_256                    (MXC_V_SPI_SS_TIME_INACT_256 &lt;&lt; MXC_F_SPI_SS_TIME_INACT_POS) </span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gab5de6a6cf8ebb1f9cf147c69d046d88c">  267</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_LO_POS                       0 </span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gabf42a3d711ae87dfe156e644a6b0de33">  268</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_LO                           ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CLK_CFG_LO_POS)) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gaba0d685c1759be1878a4aa48004ab23b">  269</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_LO_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gab11356e0d2933e54a8f57de515875d5a">  270</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_LO_DIS                       (MXC_V_SPI_CLK_CFG_LO_DIS &lt;&lt; MXC_F_SPI_CLK_CFG_LO_POS) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga3fd5f3ffaab652e8d1dbb87df561eace">  272</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_HI_POS                       8 </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#gae9ae9b0c629655ee8f90609db99d5776">  273</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_HI                           ((uint32_t)(0xFFUL &lt;&lt; MXC_F_SPI_CLK_CFG_HI_POS)) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga07490e2190325c0062ce27251196446d">  274</a></span>&#160;<span class="preprocessor">#define MXC_V_SPI_CLK_CFG_HI_DIS                       ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga18f9f82ed9922c28d0b5de6751346f8d">  275</a></span>&#160;<span class="preprocessor">#define MXC_S_SPI_CLK_CFG_HI_DIS                       (MXC_V_SPI_CLK_CFG_HI_DIS &lt;&lt; MXC_F_SPI_CLK_CFG_HI_POS) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga915052c5536e577c93bd42bf8062b5d5">  277</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_SCALE_POS                    16 </span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group___s_p_i___c_l_k___c_f_g.html#ga625c06de56340d1d3222bbb0970d29dc">  278</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_CLK_CFG_SCALE                        ((uint32_t)(0xFUL &lt;&lt; MXC_F_SPI_CLK_CFG_SCALE_POS)) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga59a81f1b3c3e3261c15522fb16c6a979">  288</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_LEVEL_POS                0 </span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga21b589a9e125769346fe2e5e9a658f6c">  289</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_LEVEL                    ((uint32_t)(0x1FUL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga6cae04f6c62b6a2573948eac26f0168f">  291</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_EN_POS                   6 </span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaf2bb6fed8b27b16e6fdfd5268925c0a0">  292</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_EN_POS)) </span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga2f5dc1d8fde8455c4443042be98836be">  294</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS                7 </span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga97480050dbe16697196f2aff558ae8b3">  295</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CLEAR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga91b0f26d58b78c105fab98a6251ce870">  297</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CNT_POS                  8 </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga2eeaf188fa3cd3e810837265d3161255">  298</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_FIFO_CNT                      ((uint32_t)(0x3FUL &lt;&lt; MXC_F_SPI_DMA_TX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga94f7773e564146aada79ee7b3a96de77">  300</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_DMA_EN_POS                    15 </span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gad0cf27c75d618042901b92d9bfa0dd31">  301</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_TX_DMA_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_TX_DMA_EN_POS)) </span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga80781f0ca435ff0455ad507bc889ab2b">  303</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_LEVEL_POS                16 </span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga11f398c1721379d1dc7b9e9649a4b5e1">  304</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_LEVEL                    ((uint32_t)(0x1FUL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_LEVEL_POS)) </span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga8aef8be7ab432554d3ac02865549753d">  306</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_EN_POS                   22 </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gaba21515d0b431624845fef1b92fecdc7">  307</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_EN                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_EN_POS)) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga5b315c8670f0b9a3f8d3772ef115410f">  309</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS                23 </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gae77ba9fec4a259dc04dc83a536324884">  310</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CLEAR                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CLEAR_POS)) </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#gab25d38e74df1fa44bd14371c049449ce">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CNT_POS                  24 </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga9772cb47b1c546bf774174ee1c596acd">  313</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_FIFO_CNT                      ((uint32_t)(0x3FUL &lt;&lt; MXC_F_SPI_DMA_RX_FIFO_CNT_POS)) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga5ca08aa9708bc238e0ccca8ec28a933a">  315</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_DMA_EN_POS                    31 </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___s_p_i___d_m_a.html#ga340d971626a7adf866dd18aab46db62f">  316</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_DMA_RX_DMA_EN                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_DMA_RX_DMA_EN_POS)) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga9e6980b715ee9b93417ff938d21fec1c">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_THRESH_POS                 0 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga881dfabc3afb416e3bfb547811609b8e">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_THRESH                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_THRESH_POS)) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga9e7f1da79e9c5be0811492fa1cbe8dbb">  330</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_EMPTY_POS                  1 </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gac3773bc9880121e9eee324c4bedcadbe">  331</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_EMPTY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6cc23250853d4a49406f8cb269fe749f">  333</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_THRESH_POS                 2 </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga2fb6de3daf1ddc2575924b08adc55094">  334</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_THRESH                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_THRESH_POS)) </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6a61a512a937a704eb0a72d8e7885917">  336</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_FULL_POS                   3 </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga25ff3c4798af9e220ec745420a92fd9d">  337</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_FULL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_FULL_POS)) </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga55ed8879ffc01bf4057e2836784f611f">  339</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSA_POS                       4 </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga767da7f6eb38661a377be7c7af2eba9d">  340</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_SSA_POS)) </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaca5d967d724ea2bf36d5c589a68b76e4">  342</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSD_POS                       5 </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab2abd0e5ac57e84f0e470b27d3dc9882">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_SSD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_SSD_POS)) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga0abdc68076f03cecb75073a8da3a5398">  345</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_FAULT_POS                     8 </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gab517e9e809218a37094cd0bfa62594a0">  346</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_FAULT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_FAULT_POS)) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6cb9061bc97de16f84202e2efa4f9596">  348</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_ABORT_POS                     9 </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga5e9fd45544d266fc6c25ae9d947c5e78">  349</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_ABORT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_ABORT_POS)) </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga6fb70600f5e8799fdcd8e06706dd15be">  351</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_M_DONE_POS                    11 </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga016ceb1acce45380e971490ce96a3ca5">  352</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_M_DONE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_M_DONE_POS)) </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gadcda8f5cfab1f194c77ab87d990bc221">  354</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_OVR_POS                    12 </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga7c16a21f64bde1830b89d634cbf52411">  355</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_OVR_POS)) </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gafdc047d1cc307e3ba2d312df166a9e99">  357</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_UND_POS                    13 </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gad6bdcd1ad0fb108c77eb9bb5adf046bc">  358</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_TX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_TX_UND_POS)) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga9fdbd89896b93f485839b2ee42070cfb">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_OVR_POS                    14 </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga8453e97405a91d632bd4d68e1643b9f2">  361</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_OVR_POS)) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#gaab6cb9cbb11ced44a61af77ad24efc74">  363</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_UND_POS                    15 </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___f_l.html#ga54ea6a0eb9c1e2b0d44fb207ba47e1d6">  364</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_FL_RX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_FL_RX_UND_POS)) </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gab54b825b6d337109189a2c50eee4fc8e">  374</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_THRESH_POS                 0 </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga6e2dfdea0e29541f40a8c3c6efd016e7">  375</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_THRESH                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_THRESH_POS)) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga485daa4a45b91a0e61c0bda14abc2c9b">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_EMPTY_POS                  1 </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga54d337aa45764ceedfc8d8c05b5d2383">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_EMPTY                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gad9aec1ea5a31690f49e5937c82d72b55">  380</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_THRESH_POS                 2 </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga3ee101655cb837a7d4a75a12908a0020">  381</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_THRESH                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_THRESH_POS)) </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac264565a5bba574eabd265c66fc5c3fb">  383</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_FULL_POS                   3 </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga17574d646c8951833a98f878452732cc">  384</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_FULL                       ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_FULL_POS)) </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga1f103fda5900bc808169612befece718">  386</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSA_POS                       4 </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga0fdafb8cc6209c67f781938205199ee1">  387</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSA                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_SSA_POS)) </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga7cc59a2e882217ee72f6103430a11a82">  389</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSD_POS                       5 </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gae4f2800c8936de7512e0a283a9854088">  390</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_SSD                           ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_SSD_POS)) </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga19e49e2932960597104553610380d164">  392</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_FAULT_POS                     8 </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaba4058880723ae87a2f15c06672c9713">  393</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_FAULT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_FAULT_POS)) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga293f46e9431a11c499f7587e0969065d">  395</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_ABORT_POS                     9 </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga18f262c3f79799ad1c5f90666512cf43">  396</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_ABORT                         ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_ABORT_POS)) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gae855f8d76a65014281031fe15d27d63d">  398</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_M_DONE_POS                    11 </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gac2120c65ff2de362911e86d1389c00b7">  399</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_M_DONE                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_M_DONE_POS)) </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaba16069f66e55643a185949cb3b8d275">  401</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_OVR_POS                    12 </span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gace91b0bcbbbe19d8e4881b98f7e34c00">  402</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_OVR_POS)) </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga37053957509891dbd71378decdc7e94e">  404</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_UND_POS                    13 </span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gaa16a1515fd17ee6ebeefe99da9be5398">  405</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_TX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_TX_UND_POS)) </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga12842cfd541b3cf32bb758ee7feb0c35">  407</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_OVR_POS                    14 </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga34faba45560a1276cede6d25dfb46e01">  408</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_OVR                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_OVR_POS)) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#ga70a9360eb332f7252c92f86aa77d8b78">  410</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_UND_POS                    15 </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___s_p_i___i_n_t___e_n.html#gade6a0273bcd6ad9a4e9857fcac44aa62">  411</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_INT_EN_RX_UND                        ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_INT_EN_RX_UND_POS)) </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga75aab1216d9e88d6e2bc34f79030607f">  421</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_THRESH_POS                0 </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#gac8bc5ed9e2ec32721fa98edfb506cda2">  422</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_THRESH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_TX_THRESH_POS)) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga2ee3e3c8f69b2d6d2f5761690ea58499">  424</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_EMPTY_POS                 1 </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga9609d51f6bd95407d1c6805131347940">  425</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_TX_EMPTY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga9ea1fb9eaf3c4797fe349118f18355ab">  427</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_THRESH_POS                2 </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga5b7332187422ef57bbaa6c89cef02fbb">  428</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_THRESH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_RX_THRESH_POS)) </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga0808f568d0647b9d5e8a80f35ad89e8e">  430</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_FULL_POS                  3 </span></div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___f_l.html#ga54a1949b3398c504807b6b87b79ad731">  431</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_FL_RX_FULL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_FL_RX_FULL_POS)) </span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga335bcbc471268e2098d24ce66f63b118">  441</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_THRESH_POS                0 </span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga9734a56e4f2bdf391bd5077738e73ac5">  442</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_THRESH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_TX_THRESH_POS)) </span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga7b78fdee0a91533f8af75af888cf8d73">  444</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_EMPTY_POS                 1 </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga6b3c50508a84a9d8a63bd81ddd0fb9d1">  445</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_TX_EMPTY                     ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_TX_EMPTY_POS)) </span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga4297e900d259253bb547b0661600f241">  447</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_THRESH_POS                2 </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#gac7b688030a0a113a59f137240a078d5c">  448</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_THRESH                    ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_RX_THRESH_POS)) </span></div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga8c722282952836c5acfa196a2da27073">  450</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_FULL_POS                  3 </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="group___s_p_i___w_a_k_e___e_n.html#ga0fad27be23dc0f324d5b560b0d7bbcf0">  451</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_WAKE_EN_RX_FULL                      ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_WAKE_EN_RX_FULL_POS)) </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#gaaeab1eab3c309f7662452a57db4f19eb">  461</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STAT_BUSY_POS                        0 </span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___s_p_i___s_t_a_t.html#ga3db3abbf9ff337378e5efa30301efb3e">  462</a></span>&#160;<span class="preprocessor">#define MXC_F_SPI_STAT_BUSY                            ((uint32_t)(0x1UL &lt;&lt; MXC_F_SPI_STAT_BUSY_POS)) </span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;}</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32665_INCLUDE_SPI_REGS_H_</span></div><div class="ttc" id="group__spi__registers_html_a165ffa7e0db53fbc622c375b63a436d7"><div class="ttname"><a href="group__spi__registers.html#a165ffa7e0db53fbc622c375b63a436d7">mxc_spi_regs_t::stat</a></div><div class="ttdeci">__I uint32_t stat</div><div class="ttdef"><b>Definition:</b> spi_regs.h:93</div></div>
<div class="ttc" id="group__spi__registers_html_a3e6d001d1e0e8d1e47c89262c1acc0f2"><div class="ttname"><a href="group__spi__registers.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">mxc_spi_regs_t::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdef"><b>Definition:</b> spi_regs.h:90</div></div>
<div class="ttc" id="group__spi__registers_html_structmxc__spi__regs__t"><div class="ttname"><a href="group__spi__registers.html#structmxc__spi__regs__t">mxc_spi_regs_t</a></div><div class="ttdef"><b>Definition:</b> spi_regs.h:76</div></div>
<div class="ttc" id="group__spi__registers_html_ae27e4f404d38ab2c3785c0ae3c30578a"><div class="ttname"><a href="group__spi__registers.html#ae27e4f404d38ab2c3785c0ae3c30578a">mxc_spi_regs_t::clk_cfg</a></div><div class="ttdeci">__IO uint32_t clk_cfg</div><div class="ttdef"><b>Definition:</b> spi_regs.h:86</div></div>
<div class="ttc" id="group__spi__registers_html_a86e747d72e3f115caa508519dc0a79ea"><div class="ttname"><a href="group__spi__registers.html#a86e747d72e3f115caa508519dc0a79ea">mxc_spi_regs_t::ss_time</a></div><div class="ttdeci">__IO uint32_t ss_time</div><div class="ttdef"><b>Definition:</b> spi_regs.h:85</div></div>
<div class="ttc" id="group__spi__registers_html_a082142366c4b8762be50630a277cafd1"><div class="ttname"><a href="group__spi__registers.html#a082142366c4b8762be50630a277cafd1">mxc_spi_regs_t::int_fl</a></div><div class="ttdeci">__IO uint32_t int_fl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:89</div></div>
<div class="ttc" id="group__spi__registers_html_aab1cd293f21e42b2e6b96937ad70f02a"><div class="ttname"><a href="group__spi__registers.html#aab1cd293f21e42b2e6b96937ad70f02a">mxc_spi_regs_t::dma</a></div><div class="ttdeci">__IO uint32_t dma</div><div class="ttdef"><b>Definition:</b> spi_regs.h:88</div></div>
<div class="ttc" id="group__spi__registers_html_a2daee9060df10c8ab4143e9d17ae4a7d"><div class="ttname"><a href="group__spi__registers.html#a2daee9060df10c8ab4143e9d17ae4a7d">mxc_spi_regs_t::data32</a></div><div class="ttdeci">__IO uint32_t data32</div><div class="ttdef"><b>Definition:</b> spi_regs.h:78</div></div>
<div class="ttc" id="group__spi__registers_html_af8524d8c395fc8a6799a944d793f6245"><div class="ttname"><a href="group__spi__registers.html#af8524d8c395fc8a6799a944d793f6245">mxc_spi_regs_t::ctrl2</a></div><div class="ttdeci">__IO uint32_t ctrl2</div><div class="ttdef"><b>Definition:</b> spi_regs.h:84</div></div>
<div class="ttc" id="group__spi__registers_html_a01beaa79871f6d4fa5ac69f6e29ab45d"><div class="ttname"><a href="group__spi__registers.html#a01beaa79871f6d4fa5ac69f6e29ab45d">mxc_spi_regs_t::ctrl0</a></div><div class="ttdeci">__IO uint32_t ctrl0</div><div class="ttdef"><b>Definition:</b> spi_regs.h:82</div></div>
<div class="ttc" id="group__spi__registers_html_a39d55c109f2708c78b74ca86d9666cfe"><div class="ttname"><a href="group__spi__registers.html#a39d55c109f2708c78b74ca86d9666cfe">mxc_spi_regs_t::wake_fl</a></div><div class="ttdeci">__IO uint32_t wake_fl</div><div class="ttdef"><b>Definition:</b> spi_regs.h:91</div></div>
<div class="ttc" id="group__spi__registers_html_affedcd0310ea8b53fcecb4538a47b550"><div class="ttname"><a href="group__spi__registers.html#affedcd0310ea8b53fcecb4538a47b550">mxc_spi_regs_t::wake_en</a></div><div class="ttdeci">__IO uint32_t wake_en</div><div class="ttdef"><b>Definition:</b> spi_regs.h:92</div></div>
<div class="ttc" id="group__spi__registers_html_adef50da3520f7ff420a0ef7fdaa17256"><div class="ttname"><a href="group__spi__registers.html#adef50da3520f7ff420a0ef7fdaa17256">mxc_spi_regs_t::ctrl1</a></div><div class="ttdeci">__IO uint32_t ctrl1</div><div class="ttdef"><b>Definition:</b> spi_regs.h:83</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_47adca39a28ae90518c1c01efa52461b.html">MAX32665</a></li><li class="navelem"><a class="el" href="dir_2e01352d2a686e5c19314f8e02092ed6.html">Include</a></li><li class="navelem"><a class="el" href="spi__regs_8h.html">spi_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 15:04:59 for MAX32665 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
