If Statement
############

EndBlock
--------

:class:`pyVHDLParser.Blocks.Generic1.EndBlock`

ThenBlock
---------

:class:`pyVHDLParser.Blocks.Generic.SequentialBeginBlock`

ElseBlock
---------

:class:`pyVHDLParser.Blocks.Generic.SequentialBeginBlock`

ExpressionBlockEndedByThen
--------------------------

:class:`pyVHDLParser.Blocks.BaseExpression.ExpressionBlockEndedByKeywordORClosingRoundBracket`

IfConditionBlock
----------------


ElsIfConditionBlock
-------------------
