Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 2a05cb05e84a466d967a92143305540f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LogicGates_tb_behav xil_defaultlib.LogicGates_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.system_types
Compiling package xil_defaultlib.custom_types
Compiling package xil_defaultlib.csv_util
Compiling architecture rtl of entity xil_defaultlib.AndGate [andgate_default]
Compiling architecture rtl of entity xil_defaultlib.OrGate [orgate_default]
Compiling architecture rtl of entity xil_defaultlib.NotGate [notgate_default]
Compiling architecture rtl of entity xil_defaultlib.XorGate [xorgate_default]
Compiling architecture rtl of entity xil_defaultlib.LogicGates [logicgates_default]
Compiling architecture testbench of entity xil_defaultlib.logicgates_tb
Built simulation snapshot LogicGates_tb_behav
