#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 14 17:24:18 2023
# Process ID: 17100
# Current directory: E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.runs/synth_1
# Command line: vivado.exe -log Triangle_Terahertz_FPGA_Ver1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Triangle_Terahertz_FPGA_Ver1.tcl
# Log file: E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.runs/synth_1/Triangle_Terahertz_FPGA_Ver1.vds
# Journal file: E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Triangle_Terahertz_FPGA_Ver1.tcl -notrace
Command: synth_design -top Triangle_Terahertz_FPGA_Ver1 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 799.113 ; gain = 178.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Triangle_Terahertz_FPGA_Ver1' [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:44]
INFO: [Synth 8-3491] module 'div_gen_1' declared at 'E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.runs/synth_1/.Xil/Vivado-17100-DESKTOP-8AHMAU3/realtime/div_gen_1_stub.vhdl:5' bound to instance 'your_instance_name' of component 'div_gen_1' [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'div_gen_1' [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.runs/synth_1/.Xil/Vivado-17100-DESKTOP-8AHMAU3/realtime/div_gen_1_stub.vhdl:19]
WARNING: [Synth 8-614] signal 'sampling_pulse' is read in the process but is not in the sensitivity list [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:94]
WARNING: [Synth 8-3848] Net s_axis_divisor_tvalid in module/entity Triangle_Terahertz_FPGA_Ver1 does not have driver. [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:53]
WARNING: [Synth 8-3848] Net s_axis_dividend_tvalid in module/entity Triangle_Terahertz_FPGA_Ver1 does not have driver. [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Triangle_Terahertz_FPGA_Ver1' (1#1) [E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/new/Triangle_Terahertz_FPGA_Ver1.vhd:44]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[11]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[10]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[9]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[8]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[7]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[6]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[5]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[4]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[3]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[2]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[1]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[0]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port sync_pin
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 862.668 ; gain = 241.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 862.668 ; gain = 241.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 862.668 ; gain = 241.594
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [e:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.srcs/sources_1/ip/div_gen_1/div_gen_1/div_gen_1_in_context.xdc] for cell 'your_instance_name'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 954.805 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               40 Bit    Registers := 1     
+---Multipliers : 
	                10x46  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Triangle_Terahertz_FPGA_Ver1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               46 Bit    Registers := 1     
	               40 Bit    Registers := 1     
+---Multipliers : 
	                10x46  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[11]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[10]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[9]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[8]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[7]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[6]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[5]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[4]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[3]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[2]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[1]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port input_value[0]
WARNING: [Synth 8-3331] design Triangle_Terahertz_FPGA_Ver1 has unconnected port sync_pin
INFO: [Synth 8-3886] merging instance 'S_reg[0]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[1]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[2]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[3]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[4]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[5]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[6]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[7]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[8]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[9]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[10]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[11]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[12]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[13]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[14]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[15]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[16]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[17]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[18]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[19]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[20]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[21]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[22]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[23]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[24]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[25]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[26]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[27]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[28]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[29]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[30]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[31]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[32]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[33]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[34]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[35]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[36]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[37]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[38]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[39]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[40]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[41]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[42]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[43]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[44]' (FDE) to 'S_reg[45]'
INFO: [Synth 8-3886] merging instance 'S_reg[45]' (FDE) to 'P_reg[0]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[1]' (FD) to 'S_Multiplied_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_Multiplied_reg[2] )
INFO: [Synth 8-3886] merging instance 'P_reg[0]' (FDE) to 'P_reg[1]'
INFO: [Synth 8-3886] merging instance 'P_reg[1]' (FDE) to 'P_reg[2]'
INFO: [Synth 8-3886] merging instance 'P_reg[2]' (FDE) to 'P_reg[3]'
INFO: [Synth 8-3886] merging instance 'P_reg[3]' (FDE) to 'P_reg[4]'
INFO: [Synth 8-3886] merging instance 'P_reg[4]' (FDE) to 'P_reg[5]'
INFO: [Synth 8-3886] merging instance 'P_reg[5]' (FDE) to 'P_reg[6]'
INFO: [Synth 8-3886] merging instance 'P_reg[6]' (FDE) to 'P_reg[7]'
INFO: [Synth 8-3886] merging instance 'P_reg[7]' (FDE) to 'P_reg[8]'
INFO: [Synth 8-3886] merging instance 'P_reg[8]' (FDE) to 'P_reg[9]'
INFO: [Synth 8-3886] merging instance 'P_reg[9]' (FDE) to 'P_reg[10]'
INFO: [Synth 8-3886] merging instance 'P_reg[10]' (FDE) to 'P_reg[11]'
INFO: [Synth 8-3886] merging instance 'P_reg[11]' (FDE) to 'P_reg[12]'
INFO: [Synth 8-3886] merging instance 'P_reg[12]' (FDE) to 'P_reg[13]'
INFO: [Synth 8-3886] merging instance 'P_reg[13]' (FDE) to 'P_reg[14]'
INFO: [Synth 8-3886] merging instance 'P_reg[14]' (FDE) to 'P_reg[15]'
INFO: [Synth 8-3886] merging instance 'P_reg[15]' (FDE) to 'P_reg[16]'
INFO: [Synth 8-3886] merging instance 'P_reg[16]' (FDE) to 'P_reg[17]'
INFO: [Synth 8-3886] merging instance 'P_reg[17]' (FDE) to 'P_reg[18]'
INFO: [Synth 8-3886] merging instance 'P_reg[18]' (FDE) to 'P_reg[19]'
INFO: [Synth 8-3886] merging instance 'P_reg[19]' (FDE) to 'P_reg[20]'
INFO: [Synth 8-3886] merging instance 'P_reg[20]' (FDE) to 'P_reg[21]'
INFO: [Synth 8-3886] merging instance 'P_reg[21]' (FDE) to 'P_reg[22]'
INFO: [Synth 8-3886] merging instance 'P_reg[22]' (FDE) to 'P_reg[23]'
INFO: [Synth 8-3886] merging instance 'P_reg[23]' (FDE) to 'P_reg[24]'
INFO: [Synth 8-3886] merging instance 'P_reg[24]' (FDE) to 'P_reg[25]'
INFO: [Synth 8-3886] merging instance 'P_reg[25]' (FDE) to 'P_reg[26]'
INFO: [Synth 8-3886] merging instance 'P_reg[26]' (FDE) to 'P_reg[27]'
INFO: [Synth 8-3886] merging instance 'P_reg[27]' (FDE) to 'P_reg[28]'
INFO: [Synth 8-3886] merging instance 'P_reg[28]' (FDE) to 'P_reg[29]'
INFO: [Synth 8-3886] merging instance 'P_reg[29]' (FDE) to 'P_reg[30]'
INFO: [Synth 8-3886] merging instance 'P_reg[30]' (FDE) to 'P_reg[31]'
INFO: [Synth 8-3886] merging instance 'P_reg[31]' (FDE) to 'P_reg[32]'
INFO: [Synth 8-3886] merging instance 'P_reg[32]' (FDE) to 'P_reg[33]'
INFO: [Synth 8-3886] merging instance 'P_reg[33]' (FDE) to 'P_reg[34]'
INFO: [Synth 8-3886] merging instance 'P_reg[34]' (FDE) to 'P_reg[35]'
INFO: [Synth 8-3886] merging instance 'P_reg[35]' (FDE) to 'P_reg[36]'
INFO: [Synth 8-3886] merging instance 'P_reg[36]' (FDE) to 'P_reg[37]'
INFO: [Synth 8-3886] merging instance 'P_reg[37]' (FDE) to 'P_reg[38]'
INFO: [Synth 8-3886] merging instance 'P_reg[38]' (FDE) to 'P_reg[39]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P_reg[39] )
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[2]' (FD) to 'S_Multiplied_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_Multiplied_reg[3] )
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[7]' (FD) to 'S_Multiplied_reg[8]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[8]' (FD) to 'S_Multiplied_reg[9]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[9]' (FD) to 'S_Multiplied_reg[10]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[10]' (FD) to 'S_Multiplied_reg[11]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[11]' (FD) to 'S_Multiplied_reg[12]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[12]' (FD) to 'S_Multiplied_reg[13]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[13]' (FD) to 'S_Multiplied_reg[14]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[14]' (FD) to 'S_Multiplied_reg[15]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[15]' (FD) to 'S_Multiplied_reg[16]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[16]' (FD) to 'S_Multiplied_reg[17]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[17]' (FD) to 'S_Multiplied_reg[18]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[18]' (FD) to 'S_Multiplied_reg[19]'
INFO: [Synth 8-3886] merging instance 'S_Multiplied_reg[19]' (FD) to 'S_Multiplied_reg[20]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_Multiplied_reg[55] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 954.805 ; gain = 333.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module your_instance_name has unconnected pin s_axis_divisor_tvalid
CRITICAL WARNING: [Synth 8-4442] BlackBox module your_instance_name has unconnected pin s_axis_dividend_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_1     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |div_gen_1_bbox_0 |     1|
|2     |BUFG             |     1|
|3     |FDRE             |    96|
|4     |IBUF             |     2|
|5     |OBUF             |    96|
+------+-----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   293|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 958.922 ; gain = 245.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 958.922 ; gain = 337.848
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 976.402 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 30 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 976.402 ; gain = 587.340
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 976.402 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Other/Dropbox/Rodgel/Projects/Triangle-TeraHertz/Triangle_Terahertz_FPGA_Ver1/Triangle_Terahertz_FPGA_Ver1.runs/synth_1/Triangle_Terahertz_FPGA_Ver1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Triangle_Terahertz_FPGA_Ver1_utilization_synth.rpt -pb Triangle_Terahertz_FPGA_Ver1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 17:25:06 2023...
