{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1572225443234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1572225443234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 12:17:23 2019 " "Processing started: Mon Oct 28 12:17:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1572225443234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1572225443234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1q6 -c part1q6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1q6 -c part1q6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1572225443234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1572225443475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1q6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part1q6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1q6-Behavior " "Found design unit 1: part1q6-Behavior" {  } { { "part1q6.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/part1q6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572225443826 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1q6 " "Found entity 1: part1q6" {  } { { "part1q6.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/part1q6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572225443826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572225443826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm4consequence.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm4consequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM4Consequence-Behavior " "Found design unit 1: FSM4Consequence-Behavior" {  } { { "FSM4Consequence.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/FSM4Consequence.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572225443828 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM4Consequence " "Found entity 1: FSM4Consequence" {  } { { "FSM4Consequence.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/FSM4Consequence.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572225443828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572225443828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffwithreset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dffwithreset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflop-Behavior " "Found design unit 1: Dflop-Behavior" {  } { { "DFFWithReset.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/DFFWithReset.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572225443830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflop " "Found entity 1: Dflop" {  } { { "DFFWithReset.vhd" "" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/DFFWithReset.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1572225443830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1572225443830 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1q6 " "Elaborating entity \"part1q6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1572225443853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM4Consequence FSM4Consequence:simulateToBoard " "Elaborating entity \"FSM4Consequence\" for hierarchy \"FSM4Consequence:simulateToBoard\"" {  } { { "part1q6.vhd" "simulateToBoard" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/part1q6.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572225443855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflop FSM4Consequence:simulateToBoard\|Dflop:\\generateNextState:0:RealiseNextState " "Elaborating entity \"Dflop\" for hierarchy \"FSM4Consequence:simulateToBoard\|Dflop:\\generateNextState:0:RealiseNextState\"" {  } { { "FSM4Consequence.vhd" "\\generateNextState:0:RealiseNextState" { Text "W:/UNSWSTUDY/COMPStudy/COMP3222/WKSpace/Lab5/part1q6/FSM4Consequence.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1572225443873 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1572225444269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1572225444269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1572225444311 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1572225444311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1572225444311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1572225444311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1572225444338 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 12:17:24 2019 " "Processing ended: Mon Oct 28 12:17:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1572225444338 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1572225444338 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1572225444338 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1572225444338 ""}
