# Info: [9566]: Logging project transcript to file /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation memory_synth_impl_1 in project /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth.psp.
new_project -name memory_synth -folder /tp/xph2sei/xph2sei413/ARM-Processor/test -createimpl_name memory_synth_impl_1
# COMMAND: add_input_file {../vhd/memory.vhd}
add_input_file {../vhd/memory.vhd}
# COMMAND: add_input_file {../vhd/instruct_package.vhd}
add_input_file {../vhd/instruct_package.vhd}
# COMMAND: move_input_file_to_bottom -from {0}
move_input_file_to_bottom -from {0}
# COMMAND: setup_design -manufacturer Altera -family "Cyclone II" -part EP2C70F896I -speed 8
# Info: [15297]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15323]: Setting Part to: "EP2C70F896I".
# Info: [15324]: Setting Process to: "8".
setup_design -manufacturer Altera -family "Cyclone II" -part EP2C70F896I -speed 8
# COMMAND: setup_design -frequency 100 -max_fanout=1000
# Info: [573]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
setup_design -frequency 100 -max_fanout=1000
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Info: [656]: Top module of the design is set to: memory.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(rtl): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 18: Input port ldr_str_logic[4:2] has never been used.
# Warning: [45731]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 19: Output port mem_addr_out has never been assigned a value.
# Warning: [45731]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 25: Output port mem_data_out has never been assigned a value.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 33: signal data_out_i has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 34: signal data_in_i has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 37: signal mem_data_in_i has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 38: signal mem_data_out_i has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 39: signal mem_addr_out_i has never been used.
# Info: [44523]: Root Module work.memory(rtl): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 65: Module work.memory(rtl), Net(s) ldr_str_base_reg[3:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 40: Net mem_ok_i is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 17: Net rC_data[31:0] is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 24: Net mem_data_in[31:0] is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 65: Module work.memory(rtl), Net(s) dest_reg_i[3:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 96.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Error: [42512]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 62: Use of undeclared identifier 'mem_wr_i'
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Info: [656]: Top module of the design is set to: memory.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(rtl): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 18: Input port ldr_str_logic[4:2] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 33: signal data_out_i has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 34: signal reg_wr_i has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 36: signal mem_data_in_i has never been used.
# Info: [44523]: Root Module work.memory(rtl): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 66: Module work.memory(rtl), Net(s) rC_data[31:0], ldr_str_base_reg[3:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 39: Net mem_ok_i is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 24: Net mem_data_in[31:0] is unused after optimization
# Info: [45309]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 44: Optimizing state bit(s) reg_wr to constant 0
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 66: Module work.memory(rtl), Net(s) dest_reg_i[3:0]: Latch inferred.
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 66: Module work.memory(rtl), Net(s) mem_data_out_i[31:0]: Latch inferred.
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 66: Module work.memory(rtl), Net(s) mem_addr_out_i[31:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 97.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Info: [656]: Top module of the design is set to: memory.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(rtl): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 18: Input port ldr_str_logic[4:2] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 36: signal mem_data_in_i has never been used.
# Info: [44523]: Root Module work.memory(rtl): Compiling...
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 39: Net mem_ok_i is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 24: Net mem_data_in[31:0] is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) data_out_i[31:0]: Latch inferred.
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) dest_reg_i[3:0]: Latch inferred.
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) mem_data_out_i[31:0]: Latch inferred.
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) mem_addr_out_i[31:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 98.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Info: [656]: Top module of the design is set to: memory.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(rtl): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 18: Input port ldr_str_logic[4:2] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 36: signal mem_data_in_i has never been used.
# Info: [44523]: Root Module work.memory(rtl): Compiling...
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 39: Net mem_ok_i is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 24: Net mem_data_in[31:0] is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) data_out_i[31:0]: Latch inferred.
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) mem_data_out_i[31:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 101.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Info: [656]: Top module of the design is set to: memory.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(rtl): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 18: Input port ldr_str_logic[4:2] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 36: signal mem_data_in_i has never been used.
# Info: [44523]: Root Module work.memory(rtl): Compiling...
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 24: Net mem_data_in[31:0] is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 67: Module work.memory(rtl), Net(s) data_out_i[31:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 105.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/instruct_package.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd" ...
# Info: [656]: Top module of the design is set to: memory.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.memory(rtl): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 18: Input port ldr_str_logic[4:2] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 36: signal mem_data_in_i has never been used.
# Info: [44523]: Root Module work.memory(rtl): Compiling...
# Info: [45193]: "/tp/xph2sei/xph2sei413/ARM-Processor/test/../vhd/memory.vhd", line 24: Net mem_data_in[31:0] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 106.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1.
# Info: [15002]: Optimizing design view:.work.memory.rtl
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1/memory.vqm.
# Info: Info, Writing xrf file '/tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1/memory.xrf'
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1/memory.xrf.
# Info: -- Writing file /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth_impl_1/memory.tcl
# Info: exq_pr_compile_project gen_vcf memory 1
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.1 s secs.
# Info: [11020]: Overall running time for synthesis: 1.2 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation memory_synth_impl_1 in project /tp/xph2sei/xph2sei413/ARM-Processor/test/memory_synth.psp.
save_project
# COMMAND: close_project -discard
