#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Oct 30 14:34:20 2017
# Process ID: 19224
# Current directory: /home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.runs/design_1_sim_clk_gen_0_0_synth_1
# Command line: vivado -log design_1_sim_clk_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_sim_clk_gen_0_0.tcl
# Log file: /home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.runs/design_1_sim_clk_gen_0_0_synth_1/design_1_sim_clk_gen_0_0.vds
# Journal file: /home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.runs/design_1_sim_clk_gen_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_sim_clk_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1170.348 ; gain = 234.977 ; free physical = 8461 ; free virtual = 28592
INFO: [Synth 8-638] synthesizing module 'design_1_sim_clk_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
ERROR: [Synth 8-439] module 'sim_clk_gen' not found [/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:71]
ERROR: [Synth 8-285] failed synthesizing module 'design_1_sim_clk_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu2-sim/cpu2.srcs/sources_1/bd/design_1/ip/design_1_sim_clk_gen_0_0/synth/design_1_sim_clk_gen_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1210.816 ; gain = 275.445 ; free physical = 8420 ; free virtual = 28551
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
