read_verilog ../top_mem.v
proc
synth -top top
abc9 -D 2 -lut 2
