

================================================================
== Vivado HLS Report for 'unite'
================================================================
* Date:           Tue Apr 16 23:58:13 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls
* Solution:       solution
* Product family: kintexuplus
* Target device:  xcku5p-sfvb784-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.636|        0.42|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   69|   69|   69|   69|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |                        |             |  Latency  |  Interval | Pipeline|
        |        Instance        |    Module   | min | max | min | max |   Type  |
        +------------------------+-------------+-----+-----+-----+-----+---------+
        |grp_readCompare_fu_113  |readCompare  |   34|   34|   34|   34|   none  |
        +------------------------+-------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- readAdj1  |   32|   32|         2|          1|          1|    32|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|    6531|    -|
|FIFO             |        0|      -|       5|      44|    -|
|Instance         |        0|      -|    2102|    4224|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      60|    -|
|Register         |        -|      -|    2072|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    4179|   10859|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      960|   1824|  433920|  216960|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+------+------+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------+---------------------+---------+-------+------+------+
    |grp_readCompare_fu_113  |readCompare          |        0|      0|    12|    88|
    |unite_control_s_axi_U   |unite_control_s_axi  |        0|      0|  2090|  4136|
    +------------------------+---------------------+---------+-------+------+------+
    |Total                   |                     |        0|      0|  2102|  4224|
    +------------------------+---------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+------+-----+---------+
    |items1_stream_V_fifo_U  |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+
    |Total                   |        0|  5|  44|     1|   32|       32|
    +------------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |i_fu_124_p2                       |     +    |      0|  0|    15|           6|           1|
    |tmp_11_fu_212_p2                  |     -    |      0|  0|    18|          10|          11|
    |tmp_5_fu_171_p2                   |     -    |      0|  0|    18|          11|          11|
    |tmp_7_fu_183_p2                   |     -    |      0|  0|    18|          11|          11|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|     2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|     2|           1|           1|
    |p_Result_s_fu_237_p2              |    and   |      0|  0|  1024|        1024|        1024|
    |exitcond_i_fu_118_p2              |   icmp   |      0|  0|    11|           6|           7|
    |tmp_1_fu_148_p2                   |   icmp   |      0|  0|    13|          10|          10|
    |tmp_14_fu_222_p2                  |   lshr   |      0|  0|  2171|        1024|        1024|
    |tmp_15_fu_231_p2                  |   lshr   |      0|  0|  2171|           2|        1024|
    |Hi_assign_fu_142_p2               |    or    |      0|  0|    10|           5|          10|
    |tmp_10_fu_204_p3                  |  select  |      0|  0|    11|           1|          11|
    |tmp_8_fu_189_p3                   |  select  |      0|  0|    11|           1|          11|
    |tmp_9_fu_197_p3                   |  select  |      0|  0|  1021|           1|        1024|
    |ap_enable_pp0                     |    xor   |      0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|     2|           2|           1|
    |tmp_6_fu_177_p2                   |    xor   |      0|  0|    11|          11|          10|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |Total                             |          |      0|  0|  6531|        2128|        4194|
    +----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_assign_reg_102         |   9|          2|    6|         12|
    |items1_stream_V_read     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  60|         12|    9|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+------+----+------+-----------+
    |                 Name                |  FF  | LUT| Bits | Const Bits|
    +-------------------------------------+------+----+------+-----------+
    |adj1_data_V_read_reg_247             |  1024|   0|  1024|          0|
    |ap_CS_fsm                            |     4|   0|     4|          0|
    |ap_enable_reg_pp0_iter0              |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1              |     1|   0|     1|          0|
    |exitcond_i_reg_259                   |     1|   0|     1|          0|
    |grp_readCompare_fu_113_ap_start_reg  |     1|   0|     1|          0|
    |i_assign_reg_102                     |     6|   0|     6|          0|
    |tmp_11_reg_268                       |    10|   0|    11|          1|
    |tmp_14_reg_273                       |  1024|   0|  1024|          0|
    +-------------------------------------+------+----+------+-----------+
    |Total                                |  2072|   0|  2073|          1|
    +-------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    9|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    9|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |     unite    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |     unite    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     unite    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     unite    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     unite    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     unite    | return value |
+-----------------------+-----+-----+------------+--------------+--------------+

