// Seed: 1021093123
module module_0 (
    output id_0,
    input id_1,
    output id_2,
    output id_3,
    output logic id_4,
    output id_5,
    input id_6,
    input id_7,
    output id_8,
    output logic id_9,
    input logic id_10,
    input logic id_11,
    input id_12,
    input id_13,
    input id_14,
    input logic id_15
    , id_33,
    output id_16,
    input id_17,
    input id_18,
    input logic id_19,
    input logic id_20,
    input id_21,
    output logic id_22,
    input logic id_23,
    output id_24,
    input logic id_25,
    input logic id_26,
    input logic id_27,
    input id_28,
    input id_29,
    output id_30,
    input id_31,
    output id_32
);
  assign id_5 = id_1 ? 1'b0 : 1;
endmodule
module module_1 (
    input id_0,
    input id_1,
    input id_2,
    output tri id_3,
    input id_4,
    output logic id_5,
    output id_6,
    input id_7,
    input logic id_8,
    output tri id_9,
    input id_10,
    input id_11,
    output reg id_12,
    input id_13
);
  logic id_33 = (1);
  assign id_9[1] = id_10 ? (1) : 1'b0;
  assign id_5 = id_31 || (1);
  logic id_34;
  logic id_35;
  logic id_36;
  assign id_3[1'b0] = id_34;
  logic id_37;
  logic id_38;
  initial begin
    id_22 <= 1;
    if (1) begin
      if (1) id_36 = 1;
    end else begin
      id_12 <= 1 - 1;
    end
  end
endmodule
