===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3269 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2910 ( 17.3%)    0.2910 ( 21.9%)  FIR Parser
    1.0848 ( 64.6%)    0.7312 ( 55.1%)  'firrtl.circuit' Pipeline
    0.1335 (  7.9%)    0.0729 (  5.5%)    'firrtl.module' Pipeline
    0.1153 (  6.9%)    0.0628 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0183 (  1.1%)    0.0100 (  0.8%)      LowerCHIRRTLPass
    0.0156 (  0.9%)    0.0156 (  1.2%)    InferWidths
    0.0590 (  3.5%)    0.0590 (  4.4%)    InferResets
    0.0022 (  0.1%)    0.0022 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0027 (  0.2%)    0.0027 (  0.2%)    PrefixModules
    0.0671 (  4.0%)    0.0671 (  5.1%)    LowerFIRRTLTypes
    0.6229 ( 37.1%)    0.3299 ( 24.9%)    'firrtl.module' Pipeline
    0.0869 (  5.2%)    0.0474 (  3.6%)      ExpandWhens
    0.0021 (  0.1%)    0.0010 (  0.1%)      RemoveResets
    0.5338 ( 31.8%)    0.2815 ( 21.2%)      Canonicalizer
    0.0214 (  1.3%)    0.0214 (  1.6%)    Inliner
    0.0340 (  2.0%)    0.0340 (  2.6%)    IMConstProp
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1159 (  6.9%)    0.1159 (  8.7%)    'firrtl.module' Pipeline
    0.1159 (  6.9%)    0.1159 (  8.7%)      Canonicalizer
    0.0096 (  0.6%)    0.0096 (  0.7%)    CreateSiFiveMetadata
    0.0029 (  0.2%)    0.0029 (  0.2%)    EmitOMIR
    0.0005 (  0.0%)    0.0005 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0902 (  5.4%)    0.0902 (  6.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.1333 (  7.9%)    0.1333 ( 10.0%)  'hw.module' Pipeline
    0.0155 (  0.9%)    0.0155 (  1.2%)    HWCleanup
    0.0308 (  1.8%)    0.0308 (  2.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0696 (  4.1%)    0.0696 (  5.2%)    Canonicalizer
    0.0010 (  0.1%)    0.0010 (  0.1%)    HWLegalizeModules
    0.0164 (  1.0%)    0.0164 (  1.2%)    PrettifyVerilog
    0.0801 (  4.8%)    0.0801 (  6.0%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.6804 (100.0%)    1.3269 (100.0%)  Total

{
  totalTime: 1.344,
  maxMemory: 67489792
}
