# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:56:28 on Oct 12,2025
# vlog -reportprogress 300 demux.v "+acc" 
# -- Compiling module demux
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:56:28 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:56:28 on Oct 12,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb(fast)
# Loading work.demux(fast)
# y=0 s=000 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=0
# y=0 s=001 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=10
# y=0 s=010 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=20
# y=0 s=011 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=30
# y=0 s=100 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=40
# y=0 s=101 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=50
# y=0 s=110 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=60
# y=0 s=111 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=70
# y=1 s=000 i0=1 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=80
# y=1 s=001 i0=0 i1=1 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=90
# y=1 s=010 i0=0 i1=0 i2=1 i3=0 i4=0 i5=0 i6=0 i7=0 Time=100
# y=1 s=011 i0=0 i1=0 i2=0 i3=1 i4=0 i5=0 i6=0 i7=0 Time=110
# y=1 s=100 i0=0 i1=0 i2=0 i3=0 i4=1 i5=0 i6=0 i7=0 Time=120
# y=1 s=101 i0=0 i1=0 i2=0 i3=0 i4=0 i5=1 i6=0 i7=0 Time=130
# y=1 s=110 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=1 i7=0 Time=140
# y=1 s=111 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=1 Time=150
# y=1 s=000 i0=1 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=160
# y=1 s=001 i0=0 i1=1 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=170
# y=1 s=010 i0=0 i1=0 i2=1 i3=0 i4=0 i5=0 i6=0 i7=0 Time=180
# y=1 s=011 i0=0 i1=0 i2=0 i3=1 i4=0 i5=0 i6=0 i7=0 Time=190
# y=1 s=100 i0=0 i1=0 i2=0 i3=0 i4=1 i5=0 i6=0 i7=0 Time=200
# y=1 s=101 i0=0 i1=0 i2=0 i3=0 i4=0 i5=1 i6=0 i7=0 Time=210
# y=1 s=110 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=1 i7=0 Time=220
# y=1 s=111 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=1 Time=230
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 10:57:42 on Oct 12,2025
# vlog -reportprogress 300 demux.v "+acc" 
# -- Compiling module demux
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 10:57:42 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:57:44 on Oct 12,2025, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 10:57:44 on Oct 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.demux(fast)
# y=0 s=000 i0=0 i1=x i2=x i3=x i4=x i5=x i6=x i7=x Time=0
# y=0 s=001 i0=0 i1=0 i2=x i3=x i4=x i5=x i6=x i7=x Time=10
# y=0 s=010 i0=0 i1=0 i2=0 i3=x i4=x i5=x i6=x i7=x Time=20
# y=0 s=011 i0=0 i1=0 i2=0 i3=0 i4=x i5=x i6=x i7=x Time=30
# y=0 s=100 i0=0 i1=0 i2=0 i3=0 i4=0 i5=x i6=x i7=x Time=40
# y=0 s=101 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=x i7=x Time=50
# y=0 s=110 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=x Time=60
# y=0 s=111 i0=0 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=70
# y=1 s=000 i0=1 i1=0 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=80
# y=1 s=001 i0=1 i1=1 i2=0 i3=0 i4=0 i5=0 i6=0 i7=0 Time=90
# y=1 s=010 i0=1 i1=1 i2=1 i3=0 i4=0 i5=0 i6=0 i7=0 Time=100
# y=1 s=011 i0=1 i1=1 i2=1 i3=1 i4=0 i5=0 i6=0 i7=0 Time=110
# y=1 s=100 i0=1 i1=1 i2=1 i3=1 i4=1 i5=0 i6=0 i7=0 Time=120
# y=1 s=101 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=0 i7=0 Time=130
# y=1 s=110 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=0 Time=140
# y=1 s=111 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=150
# y=1 s=000 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=160
# y=1 s=001 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=170
# y=1 s=010 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=180
# y=1 s=011 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=190
# y=1 s=100 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=200
# y=1 s=101 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=210
# y=1 s=110 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=220
# y=1 s=111 i0=1 i1=1 i2=1 i3=1 i4=1 i5=1 i6=1 i7=1 Time=230
pd
# invalid command name "pd"
pwd
# D:/VLSI/Verilog/Behavioral modeling/Combinational Circuits/DEMUX
cd {D:\VLSI\Verilog\Behavioral modeling\Combinational Circuits\FULL ADDER}
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 11:00:59 on Oct 12,2025, Elapsed time: 0:03:15
# Errors: 2, Warnings: 0
cd {D:\VLSI\Verilog\Behavioral modeling\Combinational Circuits\FULL ADDER}
pwd
# D:/VLSI/Verilog/Behavioral modeling/Combinational Circuits/FULL ADDER
ls
# fa.v  run.do  transcript  vsim.wlf  work        
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:01:11 on Oct 12,2025
# vlog -reportprogress 300 fa.v "+acc" 
# -- Compiling module fa
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:01:11 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 11:01:11 on Oct 12,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.fa(fast)
# a=0 b=1 cin=1 sum=0 carry=1 Time=0
# a=1 b=1 cin=1 sum=1 carry=1 Time=10
# a=1 b=0 cin=1 sum=0 carry=1 Time=20
# a=0 b=1 cin=0 sum=1 carry=0 Time=50
# a=1 b=1 cin=0 sum=0 carry=1 Time=60
# a=1 b=0 cin=0 sum=1 carry=0 Time=70
# a=0 b=1 cin=0 sum=1 carry=0 Time=80
# a=1 b=1 cin=1 sum=1 carry=1 Time=90
# a=1 b=0 cin=0 sum=1 carry=0 Time=100
# a=0 b=0 cin=1 sum=1 carry=0 Time=110
# a=0 b=1 cin=1 sum=0 carry=1 Time=120
# a=1 b=1 cin=1 sum=1 carry=1 Time=130
# a=0 b=0 cin=1 sum=1 carry=0 Time=140
# a=1 b=1 cin=0 sum=0 carry=1 Time=150
# a=0 b=0 cin=0 sum=0 carry=0 Time=160
# a=0 b=1 cin=0 sum=1 carry=0 Time=170
# a=0 b=1 cin=1 sum=0 carry=1 Time=180
# a=0 b=0 cin=0 sum=0 carry=0 Time=190
# a=0 b=0 cin=1 sum=1 carry=0 Time=200
# a=1 b=1 cin=1 sum=1 carry=1 Time=210
# a=1 b=0 cin=0 sum=1 carry=0 Time=220
# a=1 b=1 cin=1 sum=1 carry=1 Time=230
# a=0 b=0 cin=1 sum=1 carry=0 Time=240
# a=1 b=0 cin=1 sum=0 carry=1 Time=250
# a=1 b=1 cin=0 sum=0 carry=1 Time=270
# a=0 b=0 cin=0 sum=0 carry=0 Time=290
# ** Note: $stop    : fa.v(65)
#    Time: 1 us  Iteration: 0  Instance: /tb
# Break in Module tb at fa.v line 65
quit -sim
# End time: 11:06:13 on Oct 12,2025, Elapsed time: 0:05:02
# Errors: 0, Warnings: 0
cd {D:\VLSI\Verilog\Behavioral modeling\Combinational Circuits\PRIORITY ENCODER}
pwd
# D:/VLSI/Verilog/Behavioral modeling/Combinational Circuits/PRIORITY ENCODER
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:06:47 on Oct 12,2025
# vlog -reportprogress 300 enc.v "+acc" 
# -- Compiling module enc
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:06:48 on Oct 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 11:06:48 on Oct 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.enc(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Shashank K S  Hostname: LAPTOP-15661E6O  ProcessID: 15336
#           Attempting to use alternate WLF file "./wlft51kgfm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft51kgfm
# in=0100 y2=1 y1=0 Time=0
# in=0001 y2=0 y1=0 Time=10
# in=1001 y2=1 y1=1 Time=20
# in=0011 y2=0 y1=1 Time=30
# in=1101 y2=1 y1=1 Time=40
# in=0101 y2=1 y1=0 Time=60
# in=0010 y2=0 y1=1 Time=70
# in=0001 y2=0 y1=0 Time=80
# in=1101 y2=1 y1=1 Time=90
# ** Note: $stop    : enc.v(69)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at enc.v line 69
quit -sim
# End time: 11:28:45 on Oct 12,2025, Elapsed time: 0:21:57
# Errors: 0, Warnings: 2
cd {D:\VLSI\Verilog\Behavioral modeling\Sequential Circuits\LATCHES\JK-LATCH}
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:28:58 on Oct 12,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module jkl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:28:58 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 11:28:58 on Oct 12,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:29:22 on Oct 12,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module jkl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:29:22 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 11:28:58 on Oct 12,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:29:46 on Oct 12,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module jkl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:29:46 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 11:28:58 on Oct 12,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
pwd
# D:/VLSI/Verilog/Behavioral modeling/Sequential Circuits/LATCHES/JK-LATCH
ls
# jkl.v   tb.v        vsim.wlf              wlft7mzwwe  
# run.do  transcript  vsim_stacktrace.vstf  work        
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 11:31:08 on Oct 12,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module jkl
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 11:31:08 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 11:28:58 on Oct 12,2025
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vsim-7) Failed to open info file "D:/VLSI/Verilog/Behavioral modeling/LATCHES/JK-LATCH/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Fatal: Internal Error - vopt returned success but vsim could not find a design to simulate!. Please contact customer support for further assistance.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 2
# End time: 11:31:17 on Oct 12,2025, Elapsed time: 0:02:19
# Errors: 16, Warnings: 0
