

================================================================
== Vivado HLS Report for 'fir_fixed'
================================================================
* Date:           Tue Dec 31 18:39:50 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project_process
* Solution:       loop_unrolling
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  302|  302|  302|  302|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT   |  150|  150|         3|          -|          -|    50|    no    |
        |- MAC     |  150|  150|         3|          -|          -|    50|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %x_V), !map !41"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %h_V), !map !47"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i17* %y_V), !map !53"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @fir_fixed_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x_V)" [fir_fixed.cpp:3]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0" [fir_fixed.cpp:8]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0_0 = phi i8 [ 99, %codeRepl ], [ %add_ln8_1, %5 ]" [fir_fixed.cpp:8]   --->   Operation 14 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0_0_cast = sext i8 %i_0_0 to i32" [fir_fixed.cpp:8]   --->   Operation 15 'sext' 'i_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_0_0, i32 7)" [fir_fixed.cpp:8]   --->   Operation 17 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.0.preheader, label %3" [fir_fixed.cpp:8]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [fir_fixed.cpp:9]   --->   Operation 19 'specloopname' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.55ns)   --->   "%icmp_ln9 = icmp eq i8 %i_0_0, 0" [fir_fixed.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = (!tmp_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %4" [fir_fixed.cpp:9]   --->   Operation 21 'br' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln12 = add i8 %i_0_0, -1" [fir_fixed.cpp:12]   --->   Operation 22 'add' 'add_ln12' <Predicate = (!tmp_1 & !icmp_ln9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i8 %add_ln12 to i64" [fir_fixed.cpp:12]   --->   Operation 23 'zext' 'zext_ln12_1' <Predicate = (!tmp_1 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%regs_V_addr = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_1" [fir_fixed.cpp:12]   --->   Operation 24 'getelementptr' 'regs_V_addr' <Predicate = (!tmp_1 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%regs_V_load = load i16* %regs_V_addr, align 2" [fir_fixed.cpp:12]   --->   Operation 25 'load' 'regs_V_load' <Predicate = (!tmp_1 & !icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 26 'store' <Predicate = (!tmp_1 & icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [fir_fixed.cpp:10]   --->   Operation 27 'br' <Predicate = (!tmp_1 & icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %.preheader.0"   --->   Operation 28 'br' <Predicate = (tmp_1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i32 %i_0_0_cast to i64" [fir_fixed.cpp:12]   --->   Operation 29 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%regs_V_load = load i16* %regs_V_addr, align 2" [fir_fixed.cpp:12]   --->   Operation 30 'load' 'regs_V_load' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%regs_V_addr_1 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12" [fir_fixed.cpp:12]   --->   Operation 31 'getelementptr' 'regs_V_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "store i16 %regs_V_load, i16* %regs_V_addr_1, align 2" [fir_fixed.cpp:12]   --->   Operation 32 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 33 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.91ns)   --->   "%add_ln8 = add i8 %i_0_0, -1" [fir_fixed.cpp:8]   --->   Operation 34 'add' 'add_ln8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i8 %add_ln8 to i32" [fir_fixed.cpp:8]   --->   Operation 35 'sext' 'sext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.55ns)   --->   "%icmp_ln9_1 = icmp eq i8 %add_ln8, 0" [fir_fixed.cpp:9]   --->   Operation 36 'icmp' 'icmp_ln9_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9_1, label %6, label %7" [fir_fixed.cpp:9]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln12_1 = add i8 %i_0_0, -2" [fir_fixed.cpp:12]   --->   Operation 38 'add' 'add_ln12_1' <Predicate = (!icmp_ln9_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i8 %add_ln12_1 to i32" [fir_fixed.cpp:12]   --->   Operation 39 'sext' 'sext_ln12' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i32 %sext_ln12 to i64" [fir_fixed.cpp:12]   --->   Operation 40 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%regs_V_addr_4 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_3" [fir_fixed.cpp:12]   --->   Operation 41 'getelementptr' 'regs_V_addr_4' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%regs_V_load_3 = load i16* %regs_V_addr_4, align 2" [fir_fixed.cpp:12]   --->   Operation 42 'load' 'regs_V_load_3' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 43 [1/1] (3.25ns)   --->   "store i16 %x_V_read, i16* getelementptr inbounds ([100 x i16]* @regs_V, i64 0, i64 0), align 16" [fir_fixed.cpp:10]   --->   Operation 43 'store' <Predicate = (icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %5" [fir_fixed.cpp:10]   --->   Operation 44 'br' <Predicate = (icmp_ln9_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i32 %sext_ln8 to i64" [fir_fixed.cpp:12]   --->   Operation 45 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%regs_V_load_3 = load i16* %regs_V_addr_4, align 2" [fir_fixed.cpp:12]   --->   Operation 46 'load' 'regs_V_load_3' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%regs_V_addr_5 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln12_2" [fir_fixed.cpp:12]   --->   Operation 47 'getelementptr' 'regs_V_addr_5' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (3.25ns)   --->   "store i16 %regs_V_load_3, i16* %regs_V_addr_5, align 2" [fir_fixed.cpp:12]   --->   Operation 48 'store' <Predicate = (!icmp_ln9_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 49 'br' <Predicate = (!icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln8_1 = add i8 %i_0_0, -2" [fir_fixed.cpp:8]   --->   Operation 50 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %0" [fir_fixed.cpp:8]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.25>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_0 = phi i17 [ %trunc_ln708_1, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ], [ 0, %.preheader.0.preheader ]" [fir_fixed.cpp:15]   --->   Operation 52 'phi' 'p_Val2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i7 [ %add_ln14, %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0 ], [ 0, %.preheader.0.preheader ]" [fir_fixed.cpp:14]   --->   Operation 53 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 54 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln14 = icmp eq i7 %i1_0_0, -28" [fir_fixed.cpp:14]   --->   Operation 55 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %8, label %_ZN13ap_fixed_baseILi33ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi17ELi2ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0" [fir_fixed.cpp:14]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i7 %i1_0_0 to i64" [fir_fixed.cpp:15]   --->   Operation 57 'zext' 'zext_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%h_V_addr = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15" [fir_fixed.cpp:15]   --->   Operation 58 'getelementptr' 'h_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (3.25ns)   --->   "%h_V_load = load i16* %h_V_addr, align 2" [fir_fixed.cpp:15]   --->   Operation 59 'load' 'h_V_load' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%regs_V_addr_2 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15" [fir_fixed.cpp:15]   --->   Operation 60 'getelementptr' 'regs_V_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%regs_V_load_1 = load i16* %regs_V_addr_2, align 4" [fir_fixed.cpp:15]   --->   Operation 61 'load' 'regs_V_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln14 = or i7 %i1_0_0, 1" [fir_fixed.cpp:14]   --->   Operation 62 'or' 'or_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i7 %or_ln14 to i64" [fir_fixed.cpp:15]   --->   Operation 63 'zext' 'zext_ln15_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%h_V_addr_1 = getelementptr [100 x i16]* %h_V, i64 0, i64 %zext_ln15_1" [fir_fixed.cpp:15]   --->   Operation 64 'getelementptr' 'h_V_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%h_V_load_1 = load i16* %h_V_addr_1, align 2" [fir_fixed.cpp:15]   --->   Operation 65 'load' 'h_V_load_1' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%regs_V_addr_3 = getelementptr [100 x i16]* @regs_V, i64 0, i64 %zext_ln15_1" [fir_fixed.cpp:15]   --->   Operation 66 'getelementptr' 'regs_V_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (3.25ns)   --->   "%regs_V_load_2 = load i16* %regs_V_addr_3, align 2" [fir_fixed.cpp:15]   --->   Operation 67 'load' 'regs_V_load_2' <Predicate = (!icmp_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_5 : Operation 68 [1/1] (1.87ns)   --->   "%add_ln14 = add i7 %i1_0_0, 2" [fir_fixed.cpp:14]   --->   Operation 68 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i17P(i17* %y_V, i17 %p_Val2_0)" [fir_fixed.cpp:17]   --->   Operation 69 'write' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "ret void" [fir_fixed.cpp:18]   --->   Operation 70 'ret' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 3.25>
ST_6 : Operation 71 [1/2] (3.25ns)   --->   "%h_V_load = load i16* %h_V_addr, align 2" [fir_fixed.cpp:15]   --->   Operation 71 'load' 'h_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 72 [1/2] (3.25ns)   --->   "%regs_V_load_1 = load i16* %regs_V_addr_2, align 4" [fir_fixed.cpp:15]   --->   Operation 72 'load' 'regs_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%h_V_load_1 = load i16* %h_V_addr_1, align 2" [fir_fixed.cpp:15]   --->   Operation 73 'load' 'h_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%regs_V_load_2 = load i16* %regs_V_addr_3, align 2" [fir_fixed.cpp:15]   --->   Operation 74 'load' 'regs_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 7 <SV = 4> <Delay = 9.40>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str24) nounwind" [fir_fixed.cpp:14]   --->   Operation 75 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %h_V_load to i32" [fir_fixed.cpp:15]   --->   Operation 76 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %regs_V_load_1 to i32" [fir_fixed.cpp:15]   --->   Operation 77 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1118" [fir_fixed.cpp:15]   --->   Operation 78 'mul' 'mul_ln1118' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %p_Val2_0, i15 0)" [fir_fixed.cpp:15]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192 = add i32 %shl_ln, %mul_ln1118" [fir_fixed.cpp:15]   --->   Operation 80 'add' 'add_ln1192' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %h_V_load_1 to i32" [fir_fixed.cpp:15]   --->   Operation 81 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %regs_V_load_2 to i32" [fir_fixed.cpp:15]   --->   Operation 82 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (3.36ns) (grouped into DSP with root node add_ln1192_1)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1118_1" [fir_fixed.cpp:15]   --->   Operation 83 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 84 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp, i15 0)" [fir_fixed.cpp:15]   --->   Operation 85 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln1192_1 = add i32 %shl_ln728_1, %mul_ln1118_1" [fir_fixed.cpp:15]   --->   Operation 86 'add' 'add_ln1192_1' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln1192_1, i32 15, i32 31)" [fir_fixed.cpp:15]   --->   Operation 87 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %.preheader.0" [fir_fixed.cpp:14]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ h_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ regs_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
x_V_read          (read             ) [ 00111000]
br_ln8            (br               ) [ 01111000]
i_0_0             (phi              ) [ 00111000]
i_0_0_cast        (sext             ) [ 00010000]
empty             (speclooptripcount) [ 00000000]
tmp_1             (bitselect        ) [ 00111000]
br_ln8            (br               ) [ 00000000]
specloopname_ln9  (specloopname     ) [ 00000000]
icmp_ln9          (icmp             ) [ 00111000]
br_ln9            (br               ) [ 00000000]
add_ln12          (add              ) [ 00000000]
zext_ln12_1       (zext             ) [ 00000000]
regs_V_addr       (getelementptr    ) [ 00010000]
store_ln10        (store            ) [ 00000000]
br_ln10           (br               ) [ 00000000]
br_ln0            (br               ) [ 00111111]
zext_ln12         (zext             ) [ 00000000]
regs_V_load       (load             ) [ 00000000]
regs_V_addr_1     (getelementptr    ) [ 00000000]
store_ln12        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
add_ln8           (add              ) [ 00000000]
sext_ln8          (sext             ) [ 00001000]
icmp_ln9_1        (icmp             ) [ 00111000]
br_ln9            (br               ) [ 00000000]
add_ln12_1        (add              ) [ 00000000]
sext_ln12         (sext             ) [ 00000000]
zext_ln12_3       (zext             ) [ 00000000]
regs_V_addr_4     (getelementptr    ) [ 00001000]
store_ln10        (store            ) [ 00000000]
br_ln10           (br               ) [ 00000000]
zext_ln12_2       (zext             ) [ 00000000]
regs_V_load_3     (load             ) [ 00000000]
regs_V_addr_5     (getelementptr    ) [ 00000000]
store_ln12        (store            ) [ 00000000]
br_ln0            (br               ) [ 00000000]
add_ln8_1         (add              ) [ 01111000]
br_ln8            (br               ) [ 01111000]
p_Val2_0          (phi              ) [ 00000111]
i1_0_0            (phi              ) [ 00000100]
empty_4           (speclooptripcount) [ 00000000]
icmp_ln14         (icmp             ) [ 00000111]
br_ln14           (br               ) [ 00000000]
zext_ln15         (zext             ) [ 00000000]
h_V_addr          (getelementptr    ) [ 00000010]
regs_V_addr_2     (getelementptr    ) [ 00000010]
or_ln14           (or               ) [ 00000000]
zext_ln15_1       (zext             ) [ 00000000]
h_V_addr_1        (getelementptr    ) [ 00000010]
regs_V_addr_3     (getelementptr    ) [ 00000010]
add_ln14          (add              ) [ 00100111]
write_ln17        (write            ) [ 00000000]
ret_ln18          (ret              ) [ 00000000]
h_V_load          (load             ) [ 00000001]
regs_V_load_1     (load             ) [ 00000001]
h_V_load_1        (load             ) [ 00000001]
regs_V_load_2     (load             ) [ 00000001]
specloopname_ln14 (specloopname     ) [ 00000000]
sext_ln1116       (sext             ) [ 00000000]
sext_ln1118       (sext             ) [ 00000000]
mul_ln1118        (mul              ) [ 00000000]
shl_ln            (bitconcatenate   ) [ 00000000]
add_ln1192        (add              ) [ 00000000]
sext_ln1116_1     (sext             ) [ 00000000]
sext_ln1118_1     (sext             ) [ 00000000]
mul_ln1118_1      (mul              ) [ 00000000]
tmp               (partselect       ) [ 00000000]
shl_ln728_1       (bitconcatenate   ) [ 00000000]
add_ln1192_1      (add              ) [ 00000000]
trunc_ln708_1     (partselect       ) [ 00100111]
br_ln14           (br               ) [ 00100111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="h_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_fixed_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln17_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="17" slack="0"/>
<pin id="73" dir="0" index="2" bw="17" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/5 "/>
</bind>
</comp>

<comp id="77" class="1004" name="regs_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="107" dir="0" index="4" bw="7" slack="0"/>
<pin id="108" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="109" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
<pin id="110" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="regs_V_load/2 store_ln10/2 store_ln12/3 regs_V_load_3/3 store_ln10/3 store_ln12/4 regs_V_load_1/5 regs_V_load_2/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="regs_V_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_1/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="regs_V_addr_4_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_4/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="regs_V_addr_5_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="32" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_5/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="h_V_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_V_addr/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="150" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="151" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="1"/>
<pin id="153" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_V_load/5 h_V_load_1/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="regs_V_addr_2_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_2/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="h_V_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="7" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_V_addr_1/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="regs_V_addr_3_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="regs_V_addr_3/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="i_0_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="i_0_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="8" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="p_Val2_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="1"/>
<pin id="177" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_Val2_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="17" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_0/5 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i1_0_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="1"/>
<pin id="190" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i1_0_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="1" slack="1"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_0/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 add_ln8/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="1"/>
<pin id="208" dir="0" index="1" bw="2" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/3 add_ln8_1/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_0_0_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_0_0_cast/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln9_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln12_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln12_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="1"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln8_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln9_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln12_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln12_3_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln12_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="1"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln14_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln15_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="7" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln15_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln14_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="sext_ln1116_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sext_ln1118_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="17" slack="2"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sext_ln1116_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sext_ln1118_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln728_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="17" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln728_1/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="trunc_ln708_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="17" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/7 "/>
</bind>
</comp>

<comp id="338" class="1007" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="0"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118/7 add_ln1192/7 "/>
</bind>
</comp>

<comp id="347" class="1007" name="grp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="16" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1118_1/7 add_ln1192_1/7 "/>
</bind>
</comp>

<comp id="356" class="1005" name="x_V_read_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="1"/>
<pin id="358" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_0_0_cast_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0_cast "/>
</bind>
</comp>

<comp id="370" class="1005" name="icmp_ln9_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="1"/>
<pin id="372" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="374" class="1005" name="regs_V_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="1"/>
<pin id="376" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_addr "/>
</bind>
</comp>

<comp id="379" class="1005" name="sext_ln8_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln8 "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln9_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9_1 "/>
</bind>
</comp>

<comp id="388" class="1005" name="regs_V_addr_4_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_addr_4 "/>
</bind>
</comp>

<comp id="393" class="1005" name="add_ln8_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8_1 "/>
</bind>
</comp>

<comp id="401" class="1005" name="h_V_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="1"/>
<pin id="403" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_V_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="regs_V_addr_2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_addr_2 "/>
</bind>
</comp>

<comp id="411" class="1005" name="h_V_addr_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="h_V_addr_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="regs_V_addr_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="1"/>
<pin id="418" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_addr_3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="add_ln14_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="426" class="1005" name="h_V_load_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_V_load "/>
</bind>
</comp>

<comp id="431" class="1005" name="regs_V_load_1_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_load_1 "/>
</bind>
</comp>

<comp id="436" class="1005" name="h_V_load_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="1"/>
<pin id="438" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="h_V_load_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="regs_V_load_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="regs_V_load_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="trunc_ln708_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="17" slack="1"/>
<pin id="448" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="84" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="84" pin="7"/><net_sink comp="84" pin=4"/></net>

<net id="121"><net_src comp="113" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="34" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="143" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="187"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="167" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="163" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="163" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="215"><net_src comp="167" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="167" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="167" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="199" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="242"><net_src comp="199" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="199" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="206" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="266"><net_src comp="192" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="192" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="278"><net_src comp="192" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="290"><net_src comp="192" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="48" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="175" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="318"><net_src comp="58" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="312" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="60" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="343"><net_src comp="292" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="295" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="298" pin="3"/><net_sink comp="338" pin=2"/></net>

<net id="346"><net_src comp="338" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="352"><net_src comp="306" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="309" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="321" pin="3"/><net_sink comp="347" pin=2"/></net>

<net id="355"><net_src comp="347" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="359"><net_src comp="64" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="84" pin=4"/></net>

<net id="365"><net_src comp="212" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="373"><net_src comp="224" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="77" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="382"><net_src comp="239" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="387"><net_src comp="243" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="100" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="396"><net_src comp="206" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="404"><net_src comp="122" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="409"><net_src comp="135" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="414"><net_src comp="143" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="419"><net_src comp="155" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="424"><net_src comp="286" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="429"><net_src comp="129" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="434"><net_src comp="84" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="439"><net_src comp="129" pin="7"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="444"><net_src comp="84" pin="7"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="449"><net_src comp="329" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="179" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {5 }
	Port: regs_V | {2 3 4 }
 - Input state : 
	Port: fir_fixed : x_V | {1 }
	Port: fir_fixed : h_V | {5 6 }
	Port: fir_fixed : regs_V | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		i_0_0_cast : 1
		tmp_1 : 1
		br_ln8 : 2
		icmp_ln9 : 1
		br_ln9 : 2
		add_ln12 : 1
		zext_ln12_1 : 2
		regs_V_addr : 3
		regs_V_load : 4
	State 3
		regs_V_addr_1 : 1
		store_ln12 : 2
		sext_ln8 : 1
		icmp_ln9_1 : 1
		br_ln9 : 2
		sext_ln12 : 1
		zext_ln12_3 : 2
		regs_V_addr_4 : 3
		regs_V_load_3 : 4
	State 4
		regs_V_addr_5 : 1
		store_ln12 : 2
	State 5
		icmp_ln14 : 1
		br_ln14 : 2
		zext_ln15 : 1
		h_V_addr : 2
		h_V_load : 3
		regs_V_addr_2 : 2
		regs_V_load_1 : 3
		or_ln14 : 1
		zext_ln15_1 : 1
		h_V_addr_1 : 2
		h_V_load_1 : 3
		regs_V_addr_3 : 2
		regs_V_load_2 : 3
		add_ln14 : 1
		write_ln17 : 1
	State 6
	State 7
		mul_ln1118 : 1
		add_ln1192 : 2
		mul_ln1118_1 : 1
		tmp : 3
		shl_ln728_1 : 4
		add_ln1192_1 : 5
		trunc_ln708_1 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_199       |    0    |    0    |    15   |
|    add   |       grp_fu_206       |    0    |    0    |    15   |
|          |     add_ln14_fu_286    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     icmp_ln9_fu_224    |    0    |    0    |    11   |
|   icmp   |    icmp_ln9_1_fu_243   |    0    |    0    |    11   |
|          |    icmp_ln14_fu_262    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|  muladd  |       grp_fu_338       |    1    |    0    |    0    |
|          |       grp_fu_347       |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_64  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln17_write_fu_70 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    i_0_0_cast_fu_212   |    0    |    0    |    0    |
|          |     sext_ln8_fu_239    |    0    |    0    |    0    |
|          |    sext_ln12_fu_249    |    0    |    0    |    0    |
|   sext   |   sext_ln1116_fu_292   |    0    |    0    |    0    |
|          |   sext_ln1118_fu_295   |    0    |    0    |    0    |
|          |  sext_ln1116_1_fu_306  |    0    |    0    |    0    |
|          |  sext_ln1118_1_fu_309  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|      tmp_1_fu_216      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln12_1_fu_230   |    0    |    0    |    0    |
|          |    zext_ln12_fu_235    |    0    |    0    |    0    |
|   zext   |   zext_ln12_3_fu_253   |    0    |    0    |    0    |
|          |   zext_ln12_2_fu_258   |    0    |    0    |    0    |
|          |    zext_ln15_fu_268    |    0    |    0    |    0    |
|          |   zext_ln15_1_fu_280   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln14_fu_274     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_fu_298     |    0    |    0    |    0    |
|          |   shl_ln728_1_fu_321   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|       tmp_fu_312       |    0    |    0    |    0    |
|          |  trunc_ln708_1_fu_329  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |    78   |
|----------|------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|regs_V|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|    1   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln14_reg_421  |    7   |
|  add_ln8_1_reg_393  |    8   |
|  h_V_addr_1_reg_411 |    7   |
|   h_V_addr_reg_401  |    7   |
|  h_V_load_1_reg_436 |   16   |
|   h_V_load_reg_426  |   16   |
|    i1_0_0_reg_188   |    7   |
|  i_0_0_cast_reg_362 |   32   |
|    i_0_0_reg_163    |    8   |
|  icmp_ln9_1_reg_384 |    1   |
|   icmp_ln9_reg_370  |    1   |
|   p_Val2_0_reg_175  |   17   |
|regs_V_addr_2_reg_406|    7   |
|regs_V_addr_3_reg_416|    7   |
|regs_V_addr_4_reg_388|    7   |
| regs_V_addr_reg_374 |    7   |
|regs_V_load_1_reg_431|   16   |
|regs_V_load_2_reg_441|   16   |
|   sext_ln8_reg_379  |   32   |
|trunc_ln708_1_reg_446|   17   |
|   x_V_read_reg_356  |   16   |
+---------------------+--------+
|        Total        |   252  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   6  |   7  |   42   ||    33   |
|  grp_access_fu_84 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_access_fu_84 |  p2  |   6  |   0  |    0   ||    33   |
|  grp_access_fu_84 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_129 |  p2  |   2  |   0  |    0   ||    9    |
|   i_0_0_reg_163   |  p0  |   2  |   8  |   16   ||    9    |
|  p_Val2_0_reg_175 |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_199    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   168  ||  16.287 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    -   |    0   |   78   |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   16   |    -   |   129  |    -   |
|  Register |    -   |    -   |    -   |   252  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   16   |   252  |   207  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
