// Seed: 3173148138
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output tri id_2,
    output wor id_3,
    output wor id_4,
    input supply1 id_5
);
  logic id_7;
endmodule
module module_1 (
    output wand id_0,
    input wire id_1,
    input wor id_2,
    input wor id_3,
    output logic id_4,
    input tri1 id_5,
    input wire id_6,
    output uwire id_7,
    output supply1 id_8,
    output wor id_9,
    output tri0 id_10,
    output tri1 id_11,
    output tri id_12
);
  always @(1 or -1) id_4 <= id_1;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_8,
      id_7,
      id_11,
      id_2
  );
endmodule
