/home/host/digital_ic/rv64-test/rtl/Adder.v
/home/host/digital_ic/rv64-test/rtl/Shifter.v
/home/host/digital_ic/rv64-test/rtl/alu.v
/home/host/digital_ic/rv64-test/rtl/alu_control.v
/home/host/digital_ic/rv64-test/rtl/branch_judge.v
/home/host/digital_ic/rv64-test/rtl/cla_adder32.v
/home/host/digital_ic/rv64-test/rtl/control.v
/home/host/digital_ic/rv64-test/rtl/data_memory.v
/home/host/digital_ic/rv64-test/rtl/datapath.v
/home/host/digital_ic/rv64-test/rtl/define.v
/home/host/digital_ic/rv64-test/rtl/instr_decode.v
/home/host/digital_ic/rv64-test/rtl/instr_memory.v
/home/host/digital_ic/rv64-test/rtl/main_control.v
/home/host/digital_ic/rv64-test/rtl/mux.v
/home/host/digital_ic/rv64-test/rtl/mux3.v
/home/host/digital_ic/rv64-test/rtl/mux5.v
/home/host/digital_ic/rv64-test/rtl/pc_reg.v
/home/host/digital_ic/rv64-test/rtl/registers.v
/home/host/digital_ic/rv64-test/rtl/risc.v
/home/host/digital_ic/rv64-test/rtl/riscv_top.v
/home/host/digital_ic/rv64-test/rtl/timescale.v
/home/host/digital_ic/rv64-test/test/tb.v
