<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001157A1-20030102-D00000.TIF SYSTEM "US20030001157A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00001.TIF SYSTEM "US20030001157A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00002.TIF SYSTEM "US20030001157A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00003.TIF SYSTEM "US20030001157A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00004.TIF SYSTEM "US20030001157A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00005.TIF SYSTEM "US20030001157A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00006.TIF SYSTEM "US20030001157A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001157A1-20030102-D00007.TIF SYSTEM "US20030001157A1-20030102-D00007.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001157</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10233976</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020903</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2000-299669</doc-number>
</priority-application-number>
<filing-date>20000929</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-279748</doc-number>
</priority-application-number>
<filing-date>20010914</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L029/04</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>059000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor device having thin film transistor for supplying current to driven element</title-of-invention>
</technical-information>
<continuity-data>
<continuations>
<continuation-of>
<parent-child>
<child>
<document-id>
<doc-number>10233976</doc-number>
<kind-code>A1</kind-code>
<document-date>20020903</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09966018</doc-number>
<document-date>20010928</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>GRANTED</parent-status>
<parent-patent>
<document-id>
<doc-number>6469318</doc-number>
<country-code>US</country-code>
</document-id>
</parent-patent>
</parent-child>
</continuation-of>
</continuations>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Tsutomu</given-name>
<family-name>Yamada</family-name>
</name>
<residence>
<residence-non-us>
<city>Motosu-gun</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Katsuya</given-name>
<family-name>Anzai</family-name>
</name>
<residence>
<residence-non-us>
<city>Anpachi-gun</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>CANTOR COLBURN, LLP</name-1>
<name-2></name-2>
<address>
<address-1>55 GRIFFIN ROAD SOUTH</address-1>
<city>BLOOMFIELD</city>
<state>CT</state>
<postalcode>06002</postalcode>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for driving elements are formed in parallel between a power source line and an organic EL element, and active layers of the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are spaced apart in a scanning direction of a laser used for annealing for polycrystallization. As a result, the annealing conditions for the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>will not be exactly the same, thereby reducing the chance of a same problem being caused in both transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b. </italic></highlight></paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">CROSS-REFERENCE TO RELATED APPLICATIONS </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is a continuation application of U.S. patent application Ser. No. 09/966,018, filed on Sep. 28, 2001, which is herein incorporated by reference in its entirety.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Organic electroluminescence (hereinafter referred to as &ldquo;EL&rdquo;) display panels using organic EL elements have been known as flat panel displays. While liquid crystal displays (LCDs) are widely used as flat panel displays, LCDs merely transmit or reflect light from a light source separately provided, and are not self-emissive. On the other hand, organic EL display elements are used in a self-emissive display for supplying a current to an organic EL layer provided between an anode and a cathode to cause the layer to emit light, and therefore back lighting is not required, as opposed to the LCDs. Organic EL display devices are expected to become the next mainstream flat display panel for that reason and because they are thin, compact, bright, and low power consumption devices. Particularly, it is expected that an active matrix organic EL displays including a switching element for each pixel will become mainstream devices among next-generation flat panel display devices because each pixel thereof can be independently turned on and the amount of current can be decreased, making it possible to maintain a high display quality when used for high resolution large screens. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> In such an active matrix organic EL display, a thin film transistor provided for switching for each of the organic EL elements (light emissive elements) arranged in a matrix individually controls supply of current from a power source to the organic EL element, and causes the element to emit light at a luminance in accordance with a data signal. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Known thin film transistors used as a switching element for each pixel include a semiconductor layer of amorphous silicon, polysilicon, or the like, which forms an active layer. Although for simplicity in manufacturing amorphous silicon has been used for the active layer of the thin film transistor, polycrystalline silicon has come to be used in order to enhance operation speed and implement a display device with a high resolution. To form a polysilicon layer on a substrate having a low melting point, a laser annealing process is first performed on a silicon film formed in the amorphous state, thereby polycrystallizing the amorphous silicon. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Such a laser annealing process is usually performed by sequentially scanning the irradiated object with a pulsed laser beam (sheet beam) shaped such that the irradiated area will be an elongated rectangle. However, as the laser irradiating conditions are varied and not always the same, resulting variation in crystal properties of the thin film transistors leads to a difference in properties among the thin film transistors located at different positions on the same substrate, resulting in variations in pixel luminance. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF INVENTION </heading>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> A semiconductor device having on a substrate a plurality of thin film transistors using a semiconductor layer annealed with a line pulsed laser as a channel region, includes: at least one element driving thin film transistor for supplying a driving current from a power source line to a corresponding driven element; and a switching thin film transistor for controlling the element driving thin film transistor based on a data signal supplied when selected; wherein the element driving thin film transistor is disposed such that a longitudinal direction of an area irradiated with the line pulsed laser traverses the element driving thin film transistor in a channel width direction thereof.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> illustrates a circuit configuration of a pixel of an organic EL display device according to a first embodiment of the present invention. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> illustrates an irradiation pitch of a laser. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 3A, 3B</cross-reference>, and <highlight><bold>3</bold></highlight>C show arrangements of channels of thin film transistors (TFTs). </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> illustrates a planar configuration of the organic EL display device according to the first embodiment of the present invention. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is a cross sectional view taken along the line B-B in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> illustrates a planar configuration of an organic EL display device according to a second embodiment of the present invention. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> illustrates another planar configuration of the organic EL display device according to the second embodiment of the present invention.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> Preferred embodiments of the present invention will now be described with reference to the accompanying drawings. </paragraph>
</section>
<section>
<heading lvl="1">FIRST EMBODIMENT </heading>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a circuit configuration for each pixel of an organic EL display panel of an active matrix type. For a single pixel, an organic EL element OEL, a thin film transistor TFT<highlight><bold>1</bold></highlight> for switching, TFTs for driving elements (TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>) , and a storage capacitor Cs are provided. The N-channel thin film transistor TFT<highlight><bold>1</bold></highlight> has a gate connected to a gate line (selection line) <highlight><bold>22</bold></highlight>, a drain connected to a data line <highlight><bold>61</bold></highlight>, and a source connected to gates of the two P-channel thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>connected in parallel. The thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>each have a source connected to a power source line <highlight><bold>16</bold></highlight>, and a drain connected in common to the organic EL element OEL whose other end is connected to a constant potential (Vcom) . The gates of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are connected to the storage capacitor Cs whose other end is connected to a power source <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> When a signal at a level sufficient to turn on the N-channel TFT<highlight><bold>1</bold></highlight> is applied to the gate line <highlight><bold>22</bold></highlight> as a selection signal, the thin film transistor TFT<highlight><bold>1</bold></highlight> is turned on, and the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are operated in accordance with a voltage value of a data signal applied to the data line <highlight><bold>61</bold></highlight> at that moment. Because the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are formed as the P-channel TFTs, these P-channel transistors are turned on when the data signal is at a level sufficient to turn on the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>(predetermined L level) and, in accordance with this L level, a current is supplied from the power source line <highlight><bold>16</bold></highlight> to the organic EL element OEL, whereby the organic EL element OEL emits light. Further, because the capacitor Cs is provided, the gate voltage of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>is maintained at the data signal voltage for a predetermined time after the thin film transistor TFT<highlight><bold>1</bold></highlight> is turned off. In accordance with this voltage, the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are continuously in the ON state, so that the organic EL element OEL continues light emission. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> A plurality of pixels, each having the above-described configuration, are arranged in a matrix in a display area of a display device. An H level selection signal is sequentially supplied to the gate line <highlight><bold>22</bold></highlight> extending in the row direction of pixels arranged in the matrix as described above, thereby sequentially selecting the corresponding line and turning on the thin film transistor TFT<highlight><bold>1</bold></highlight>. At the same time, display data for a pixel at the corresponding coordinates is supplied to the data line <highlight><bold>61</bold></highlight> extending in a column direction of the pixels arranged in the matrix, so that the organic EL element OEL for the corresponding pixel can emit light at the luminance in accordance with the display data. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The voltage of the data signal supplied to the data line <highlight><bold>61</bold></highlight> is adjusted in accordance with the luminance to be displayed, and is applied to the gates of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>through the thin film transistor TFT<highlight><bold>1</bold></highlight>. Consequently, the amount of current supplied from the power source line <highlight><bold>16</bold></highlight> to the organic EL element OEL for that pixel is adjusted, thereby adjusting the luminance of light emitted from the organic EL element OEL and displaying images with a desired tone. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In the present embodiment, two thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are provided as the thin film transistors for supplying a driving current from the power source line <highlight><bold>16</bold></highlight> to the organic EL element OEL. Provision of such a plurality of thin film transistors (TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>) connected in parallel enables supply of a sufficient driving current to the organic EL element OEL. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Further, a distance L between the channels of the two thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>is determined corresponding to a movement pitch of the laser during laser annealing. More specifically, the distance L is set larger than the movement pitch P during laser annealing (L&gt;P). </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows the movement pitch during laser annealing. For this laser annealing process, an excimer laser or the like is used, and the laser beam therefrom is shaped as an elongated rectangle having a width W. The laser is a pulsed laser, and moved in the width direction of the rectangle by the pitch P after each irradiation. The pitch P is smaller than the width W, being half the width W in this particular example. Basically the semiconductor layer is irradiated twice by the pulsed laser. It should be noted that, while the laser irradiation areas are illustrated in the figure as being shifted in the vertical direction for clarity of illustration, in actual operation the laser is not shifted in the vertical direction, but only scans in the horizontal direction. In the example shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, scanning is performed from the left, i.e. from (i) to (viii). When the width W is 600 m and the pitch P is 30 m, the area having the width W is irradiated 20 times by the laser and the ratio of the pitch to the width is {fraction (1/20)} in contrast to &frac12; in the above example. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> Although desirably a constant energy of the laser is maintained throughout irradiation, variation cannot be eliminated at present. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Therefore, the irradiated energy may differ among different irradiation areas as the laser moves by the pitch P. However, because in the present embodiment the two thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are spaced apart by a distance longer than the pitch P, it is possible to prevent the channels of both transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>from being annealed by the same n<highlight><superscript>th </superscript></highlight>shot. As a result, it is possible to effectively prevent the characteristics of the two thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>from varying in the same manner and the combined characteristics of these transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>from greatly differing from those of the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>for pixels at other locations. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> While the distance L exceeds the pitch Pin the first embodiment, maintaining such a relationship is not always necessary. As long as the channels of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are displaced from each other in the direction parallel to the laser scanning direction, the possibility of simultaneously irradiating both thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>with a particular laser shot having deviated characteristics can be reduced. Alternatively, a layout in which these two TFTs are disposed such that the channels thereof do not run in parallel to each other may be employed in the first embodiment to displace the TFTs from each other in the directions parallel and perpendicular to the laser scanning direction. Such a layout can reduce the possibility of varying the characteristics of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>in the same manner. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A, <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, and <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> illustrate examples of the relationship between the laser movement pitch (scanning pitch) P and the positions of the channels of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>. When the channels of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are arranged at exactly the same position with respect to the laser scanning direction as illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>B, both of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>will have substantially the same characteristics. On the other hand, a slight displacement as illustrated in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>A and <cross-reference target="DRAWINGS">FIG. 3C</cross-reference> can produce a difference in characteristics of these two transistors, thereby reducing variation in the amount of light emitted from the organic EL element OEL. The arrangement in which both of the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are not completely covered by a single shot as shown in <cross-reference target="DRAWINGS">FIG. 3A</cross-reference> is effective when the laser energy varies between shots, while the arrangement shown in <cross-reference target="DRAWINGS">FIGS. 3A and 3C</cross-reference> is effective when the laser energy varies within a single shot. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows an example of a planar configuration of an organic EL display device having a circuit configuration illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, and <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows a cross sectional view taken along the line B-B. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Referring to <cross-reference target="DRAWINGS">FIG. 4, a</cross-reference> single pixel region is defined by the gate line <highlight><bold>22</bold></highlight> extending in a row direction and the data line <highlight><bold>61</bold></highlight> in the column direction, and in this region the thin film transistor TFT<highlight><bold>1</bold></highlight>, the storage capacitor Cs, the two P-channel thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>, and an organic EL element <highlight><bold>60</bold></highlight> connected to the drains of the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>through a drain electrode <highlight><bold>17</bold></highlight> are disposed. The power source line <highlight><bold>16</bold></highlight> is disposed in a central portion sandwiched between the two data lines <highlight><bold>61</bold></highlight> and penetrating the central portion of each pixel region in the vertical direction. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> For each pixel region, the thin film transistor TFT<highlight><bold>1</bold></highlight> is formed near an intersection between the gate line <highlight><bold>22</bold></highlight> and the data line <highlight><bold>61</bold></highlight>. The thin film transistor TFT<highlight><bold>1</bold></highlight> includes an active layer <highlight><bold>42</bold></highlight> formed of p-Si obtained by polycrystallizing a-Si through a laser annealing process, and underlying, at two portions thereof, the gate electrode <highlight><bold>44</bold></highlight> protruding from the gate line <highlight><bold>22</bold></highlight>. Thus, the transistor is of a double gate structure. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> The P-channel thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>use a semiconductor layer <highlight><bold>12</bold></highlight> as their active layer. The semiconductor layer <highlight><bold>12</bold></highlight> is formed in the pattern of an island crossing under the power source line <highlight><bold>16</bold></highlight> and extending on either side of the line <highlight><bold>16</bold></highlight>. Referring to <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, impurities are doped to the opposing ends of the semiconductor layer <highlight><bold>12</bold></highlight> to form drain regions of the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>, and to portions stretching from the power source line <highlight><bold>16</bold></highlight> on both sides thereof to form source regions, which are connected to the power source line <highlight><bold>16</bold></highlight> through a source electrode <highlight><bold>24</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> The respective regions of the semiconductor layer <highlight><bold>12</bold></highlight> located under the gate electrodes <highlight><bold>14</bold></highlight> and sandwiched between the source and drain regions act as channel regions of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>. The distance between the channels (the distance between the gate electrodes <highlight><bold>14</bold></highlight>) corresponds to the above-described distance L, which is set longer than the scanning pitch P during the laser annealing process. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> It should be noted that, because the semiconductor layer <highlight><bold>12</bold></highlight> is simultaneously formed with the active layer <highlight><bold>42</bold></highlight> of the thin film transistor TFT<highlight><bold>1</bold></highlight>, polycrystalline silicon formed by polycrystallizing a-Si through the laser annealing process described above is used for this layer. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> Each gate electrode <highlight><bold>14</bold></highlight> of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>is a conductive layer simultaneously formed with, and of the same material as, the gate line <highlight><bold>22</bold></highlight>, and extending along the power source line <highlight><bold>16</bold></highlight>. Each of the gate electrodes <highlight><bold>14</bold></highlight> is connected to one electrode of the storage capacitor Cs, and this electrode is integrally formed with the active layer <highlight><bold>42</bold></highlight> of the thin film transistor TFT<highlight><bold>1</bold></highlight>. The other electrode of the storage capacitor Cs is integrally formed with an SC line <highlight><bold>50</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> After the thin film transistors TFT<highlight><bold>1</bold></highlight>, TFT<highlight><bold>2</bold></highlight><highlight><italic>a</italic></highlight>, and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are formed as described above, a planarization insulating layer <highlight><bold>18</bold></highlight> is formed over the entire surface of the substrate for the purpose of planarizing the upper surface. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> On this planarization insulating film <highlight><bold>18</bold></highlight>, the organic EL element <highlight><bold>60</bold></highlight> is formed including an anode (transparent electrode) <highlight><bold>91</bold></highlight>, a cathode (metal electrode) <highlight><bold>97</bold></highlight> provided as the uppermost layer shared by all pixels, and organic layers stacked between them. The anodes <highlight><bold>91</bold></highlight> are connected to each other through the drain regions of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>and the drain electrode <highlight><bold>17</bold></highlight>. The organic layers include, for example, a first hole transport layer <highlight><bold>93</bold></highlight>, a second hole transport layer <highlight><bold>94</bold></highlight>, an organic light emissive layer <highlight><bold>95</bold></highlight>, and an electron transport layer <highlight><bold>96</bold></highlight>, stacked in this order from the anode side. By way of example, the first hole transport layer <highlight><bold>93</bold></highlight> includes MTDATA: 4, 4&prime;, 4&Prime;-tris(3-methylphenylphenylamino) triphenylamine, the second hole transport layer <highlight><bold>94</bold></highlight> includes TPD :N, N&prime;-diphenyl-N, N&prime;-di(3-methylphenyl)-1, 1&prime;-biphenyl-4, 4&prime;-diamine, the organic light emissive layer <highlight><bold>95</bold></highlight> includes, for example, BeBq<highlight><subscript>2</subscript></highlight>: bis(10-hydroxybenzo &lsqb;h&rsqb;quinolinato)beryllium) containing quinacridone derivatives, though the material depends on the intended color of light emitted, i.e. R, G, or B, and the electron transport layer <highlight><bold>96</bold></highlight> includes BeBq<highlight><subscript>2</subscript></highlight>. Except for the anode <highlight><bold>91</bold></highlight> formed of ITO (indium tin oxide) or the like and the organic emissive layer <highlight><bold>95</bold></highlight>, the respective layers (<highlight><bold>93</bold></highlight>, <highlight><bold>94</bold></highlight>, <highlight><bold>96</bold></highlight>, and <highlight><bold>97</bold></highlight>) of the organic EL element <highlight><bold>60</bold></highlight> are shared by all pixels. It should be noted that the configuration of the element <highlight><bold>60</bold></highlight> is not limited to the example described above. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> The above-described elements are all stacked on the substrate <highlight><bold>10</bold></highlight> to form a multi-layered structure. More specifically, on the substrate <highlight><bold>10</bold></highlight> an insulating layer <highlight><bold>11</bold></highlight> of SiO<highlight><subscript>2 </subscript></highlight>and SiN is formed, and is topped by the semiconductor layer <highlight><bold>12</bold></highlight> formed in the above-described pattern, as illustrated in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. The gate electrode <highlight><bold>14</bold></highlight> of Cr is then formed in a predetermined pattern on the semiconductor layer <highlight><bold>12</bold></highlight> with a gate instulating film <highlight><bold>13</bold></highlight> interposed between them, and is covered with a multi-layered interlayer insulating film <highlight><bold>15</bold></highlight> formed of SiO<highlight><subscript>2 </subscript></highlight>and SiN. The drain electrode <highlight><bold>17</bold></highlight> connected to the drain region of the semiconductor layer <highlight><bold>12</bold></highlight> through a contact hole is next formed of Al, and the source electrode <highlight><bold>24</bold></highlight>, the power source line <highlight><bold>16</bold></highlight>, and the data line <highlight><bold>61</bold></highlight> are also formed. These elements are covered with the planarization insulating layer <highlight><bold>18</bold></highlight> formed of a photosensitive resin, and on this layer the organic EL element <highlight><bold>60</bold></highlight> of the above-described configuration is formed. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> In the present embodiment, the active layers <highlight><bold>42</bold></highlight> and <highlight><bold>12</bold></highlight> are formed of a polycrystalline silicon layer polycrystallized through a laser annealing process, which is performed by scanning the layer in the row direction with a laser beam elongated in the column direction of <cross-reference target="DRAWINGS">FIG. 4</cross-reference>. Because the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are spaced apart, i.e. the distance L between the channels exceeds the laser pitch P, the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>can be prevented from simultaneously causing a problem by laser annealing. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> Further, as shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, the power source line <highlight><bold>16</bold></highlight> is disposed penetrating the central portion of the pixels with respect to the horizontal direction, and the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>are disposed on opposing sides of the line <highlight><bold>16</bold></highlight>. As a result, provision of a wide separation between the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>will not particularly affect other factors, such as aperture ratio (light emissive area), and an effective layout can be achieved. </paragraph>
</section>
<section>
<heading lvl="1">SECOND EMBODIMENT </heading>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> Next, another exemplary pixel configuration will be described as a second embodiment of the present invention with reference to <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. The elements corresponding to those described above are labeled with the same numerals and characters. Mainly the layouts of the transistors TFT<highlight><bold>1</bold></highlight> and TFT<highlight><bold>2</bold></highlight>, the storage capacitor Cs, and the organic EL element <highlight><bold>60</bold></highlight> for each pixel differ from those in the first embodiment, and the cross sectional structures of the respective circuit elements are the same as those described above and as shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> In the example of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the laser used for annealing is set to scan in the column direction of the figure (the direction in which the data line <highlight><bold>61</bold></highlight> extends), and the thin film transistor TFT<highlight><bold>2</bold></highlight> supplying an electric current from the power source line <highlight><bold>16</bold></highlight> to the organic EL element <highlight><bold>60</bold></highlight> for driving is disposed such that the channel (<highlight><bold>12</bold></highlight><highlight><italic>c</italic></highlight>) length direction runs substantially parallel to the scanning direction of the annealing laser, or that the longitudinal edge of the area irradiated with the pulsed laser traverses the channel <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>in the width direction. On the other hand, the switching thin film transistor TFT<highlight><bold>1</bold></highlight> is formed such that the channel length direction thereof extends in the row direction, i.e. the direction the gate line <highlight><bold>22</bold></highlight> extends, as in the first embodiment. Therefore, in the configuration of the second embodiment, the channel length directions of the switching thin film transistor TFT<highlight><bold>1</bold></highlight> and the element driving thin film transistor TFT<highlight><bold>2</bold></highlight> are arranged to differ from each other. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> The active layer (semiconductor layer) <highlight><bold>12</bold></highlight> of the element driving transistor TFT<highlight><bold>2</bold></highlight> is formed of polysilicon obtained by polycrystallizing amorphous silicon through laser annealing, similarly to the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>in the first embodiment. The active layer <highlight><bold>12</bold></highlight> is patterned along the direction in which the data line <highlight><bold>61</bold></highlight> extends, as illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. Further, in the example of <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, the active layer <highlight><bold>12</bold></highlight> is electrically connected to the power source line <highlight><bold>16</bold></highlight> near the storage capacitor Cs, and to the ITO electrode (anode) <highlight><bold>91</bold></highlight> of the organic EL element <highlight><bold>60</bold></highlight> near the gate line <highlight><bold>22</bold></highlight> for the next row of the matrix. </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> The gate electrode <highlight><bold>14</bold></highlight> of the transistor TFT<highlight><bold>2</bold></highlight> is connected to one electrode of the storage capacitor Cs integral with the active layer <highlight><bold>42</bold></highlight> of the switching thin film transistor TFT<highlight><bold>1</bold></highlight>, and is patterned to extend in the column direction from the portion connected to the capacitor Cs, thereby extensively covering the active layer <highlight><bold>12</bold></highlight>. The active layer <highlight><bold>12</bold></highlight> includes the channel region <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>whose upper layer is covered with the gate electrode <highlight><bold>14</bold></highlight>, and a source region <highlight><bold>12</bold></highlight><highlight><italic>s </italic></highlight>(on, for example, the power source line <highlight><bold>16</bold></highlight> side) and a drain region <highlight><bold>12</bold></highlight><highlight><italic>d </italic></highlight>(on, for example, the anode <highlight><bold>91</bold></highlight> side) on opposing sides of the channel region <highlight><bold>12</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> Because a high with standing voltage is desired for the element driving thin film transistor TFT<highlight><bold>2</bold></highlight> required to supply a relatively large amount of current to the organic EL element <highlight><bold>60</bold></highlight>, it is very likely that the channel length CL will be designed longer than the channel width and longer than the channel length of the switching thin film transistor TFT<highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> Accordingly, arrangement of this transistor TFT<highlight><bold>2</bold></highlight> such that the channel length direction thereof coincides with the scanning direction of the annealing laser simplifies decreasing of the possibility of the entire channel region of the element driving transistor TFT<highlight><bold>2</bold></highlight> being annealed by a single laser shot such that characteristics of that particular transistor TFT<highlight><bold>2</bold></highlight> will not significantly differ from the transistors TFT<highlight><bold>2</bold></highlight> for pixels at other locations. </paragraph>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> In a display device such as that of the second embodiment, each of red, green, and blue pixels are often designed as a rectangle having a shorter side in the row direction and a longer side in the column direction, as illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. In such a case, a required channel length can easily be acquired by arranging the channel length of the transistor TFT<highlight><bold>2</bold></highlight> along the column direction, i.e. the longitudinal direction of the pixel region. In addition, such a layout enables to easily provide the channel length CL exceeding the laser movement pitch P. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> The laser movement pitch P can be adjusted by setting of the optical system or the like. In this example the pitch is preferably set to deal with the channel length greater than the channel width, i.e. the pitch P is set smaller than the channel length CL. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In the second embodiment, the channel length CL of the channel region <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>in the transistor TFT<highlight><bold>2</bold></highlight> is preferably set to exceed the movement pitch P between shots of the pulsed laser, as described above. Such setting ensures that the channel region <highlight><bold>12</bold></highlight><highlight><italic>c </italic></highlight>of the transistor TFT<highlight><bold>2</bold></highlight> is polycrystallized through a plurality of pulsed laser shots, thereby reducing the difference in characteristics among the transistors TFT<highlight><bold>2</bold></highlight> for pixels at different locations similarly polycrystallized through a plurality of pulsed laser shots. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> While a single transistor TFT<highlight><bold>2</bold></highlight> with its channel direction arranged as set forth above is provided between the corresponding organic EL element <highlight><bold>60</bold></highlight> (the anode <highlight><bold>91</bold></highlight> thereof) and the power source line <highlight><bold>16</bold></highlight> in the above-described layout of <cross-reference target="DRAWINGS">FIG. 6, a</cross-reference> plurality of transistors TFT<highlight><bold>2</bold></highlight> may be provided as in the first embodiment. <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows an exemplary layout in which a plurality of element driving transistors TFT<highlight><bold>2</bold></highlight> are connected in parallel between the power source line <highlight><bold>16</bold></highlight> and the organic EL element <highlight><bold>60</bold></highlight>. The equivalent circuit of the pixel configuration illustrated in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is the same as that shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> Active layers <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>of the element driving transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> also extend in the direction parallel to the scanning direction of the annealing laser (same as the direction in which the data line <highlight><bold>61</bold></highlight> extends in this example). The active layers <highlight><bold>12</bold></highlight><highlight><italic>a </italic></highlight>and <highlight><bold>12</bold></highlight><highlight><italic>b </italic></highlight>illustrated in <cross-reference target="DRAWINGS">FIG. 7</cross-reference> are aligned in a straight line. While the active layers of the plurality of transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>need not be aligned in a straight line, channel regions <highlight><bold>12</bold></highlight><highlight><italic>ca </italic></highlight>and <highlight><bold>12</bold></highlight><highlight><italic>cb </italic></highlight>of the transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b</italic></highlight>, respectively, are preferably arranged so as not to run in completely the same manner with respect to the laser scanning direction but to deviate from each other at least slightly. Such a deviation can significantly reduce the likelihood of resulting problems, such as the characteristics of both transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>deviating from the designed values in completely the same manner, and both transistors simultaneously becoming inoperable, whereby variation in total amount of current supplied to the organic EL element <highlight><bold>60</bold></highlight> for each pixel can be decreased. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> Further, in the configuration of <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, the distance L between the channels <highlight><bold>12</bold></highlight><highlight><italic>ca </italic></highlight>and <highlight><bold>12</bold></highlight><highlight><italic>cb </italic></highlight>of the thin film transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>is preferably longer than the laser movement pitch P. A layout satisfying such a condition ensures prevention of simultaneous malfunction of the plurality of transistors TFT<highlight><bold>2</bold></highlight><highlight><italic>a </italic></highlight>and TFT<highlight><bold>2</bold></highlight><highlight><italic>b </italic></highlight>in a single pixel which would otherwise be possibly caused by laser annealing. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> With the embodiments described above, the entire channel region of a single element driving thin film transist or for supplying a current to the organic EL element can be prevented from being annealed with a single shot by arranging the element driving thin film transistor such that the channel length direction thereof runs substantially parallel to the laser scanning direction or that the longitudinal direction of the laser irradiation area traverses the channel in the channel width direction. Such an arrangement averages variation,if generated,in irradiation energy among laser annealing shots, thereby preventing a significant difference in characteristics among the element driving thin film transistors for pixels at different locations. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> Further, displacing the plurality of thin film transistors for supplying a current to the corresponding organic EL element from each other with respect to the laser scanning direction can prevent the plurality of thin film transistors from varying in the same manner. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> Further, by separating the channels of the plurality of thin film transistors by the distance longer than the laser movement pitch, the likelihood of annealing the two thin film transistors through a particular laser shot can be decreased, thereby significantly reducing the chance of malfunctions, such as the same variation in the two thin film transistors. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device having on a substrate a plurality of thin film transistors using a semiconductor layer annealed with a line pulsed laser as a channel region, comprising: 
<claim-text>at least one element driving thin film transistor for supplying a driving current from a power source line to a corresponding driven element; and </claim-text>
<claim-text>a switching thin film transistor for controlling said element driving thin film transistor based on a data signal supplied when selected; wherein said element driving thin film transistor is disposed such that a longitudinal direction of an area irradiated with said line pulsed laser traverses said element driving thin film transistor in a channel width direction thereof. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein 
<claim-text>a channel length of said element driving thin film transistor is longer than a pitch of a single movement of said pulsed laser. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein 
<claim-text>a plurality of said element driving thin film transistors are provided between said power source line and said corresponding driven element. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00003">claim 3</dependent-claim-reference>, wherein said plurality of element driving thin film transistors are disposed such that channel length directions of said transistors are displaced from each other in a scanning direction of said pulsed laser. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein p<highlight><bold>1</bold></highlight> a channel length direction of said element driving thin film transistor does not coincide with a channel length direction of said switching thin film transistor. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, wherein 
<claim-text>a channel length direction of said element driving thin film transistor coincides with a direction in which a data line for supplying said data signal to said switching thin film transistor extends. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. A semiconductor device having on a substrate a plurality of thin film transistors using a semiconductor layer annealed with a pulsed laser as a channel region, comprising: 
<claim-text>at least one element driving thin film transistor for supplying a driving current from a power source line to a corresponding driven element; and </claim-text>
<claim-text>a switching thin film transistor for controlling said element driving thin film transistor based on a data signal supplied when selected; wherein </claim-text>
<claim-text>said element driving thin film transistor is disposed such that a channel length direction thereof runs substantially parallel to a scanning direction of said pulsed laser. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein 
<claim-text>a channel length of said element driving thin film transistor is longer than a pitch of a single movement of said pulsed laser. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein 
<claim-text>a plurality of said element driving thin film transistors are provided between said power source line and said corresponding driven element. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference>, wherein 
<claim-text>said plurality of element driving thin film transistors are disposed such that channel length directions of said transistors are displaced from each other in a scanning direction of said pulsed laser. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein 
<claim-text>a channel length direction of said element driving thin film transistor does not coincide with a channel length direction of said switching thin film transistor. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The semiconductor device according to <dependent-claim-reference depends_on="CLM-00007">claim 7</dependent-claim-reference>, wherein 
<claim-text>a channel length direction of said element driving thin film transistor coincides with a direction in which a data line for supplying said data signal to said switching thin film transistor extends.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>5</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001157A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001157A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001157A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001157A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001157A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001157A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001157A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001157A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
