<!DOCTYPE html>
<html lang="zh-CN">
    <head>
        <meta charset="utf-8">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="robots" content="noodp" />
        <title>Computer Organization and Architecture Top Level View of Computer Function and Interconnection - Jungle&#39;s Blog</title><meta name="description" content="Welcome to Jungle&#39;s blog."><meta property="og:title" content="Computer Organization and Architecture Top Level View of Computer Function and Interconnection" />
<meta property="og:description" content="Computer Organization and Architecture Top Level View of Computer Function and Interconnection Review What are the factors that directly affect computer performance?
The running speed of the processor
The organization and architecture of chip
Balance between the individual components
The meaning of Amdahl&#39;s law The parallel execution ability of the program is the key factor affecting the acceleration ratio of the multi-core processor Outline Key Terms
Computer Components
Computer Function" />
<meta property="og:type" content="article" />
<meta property="og:url" content="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-01-14T15:03:22+08:00" />
<meta property="article:modified_time" content="2023-01-14T15:03:22+08:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="Computer Organization and Architecture Top Level View of Computer Function and Interconnection"/>
<meta name="twitter:description" content="Computer Organization and Architecture Top Level View of Computer Function and Interconnection Review What are the factors that directly affect computer performance?
The running speed of the processor
The organization and architecture of chip
Balance between the individual components
The meaning of Amdahl&#39;s law The parallel execution ability of the program is the key factor affecting the acceleration ratio of the multi-core processor Outline Key Terms
Computer Components
Computer Function"/>
<meta name="application-name" content="Jungle&#39;s blog">
<meta name="apple-mobile-web-app-title" content="Jungle&#39;s blog"><meta name="theme-color" content="#ffffff"><meta name="msapplication-TileColor" content="#da532c"><link rel="shortcut icon" type="image/x-icon" href="/favicon.ico" />
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png"><link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png"><link rel="mask-icon" href="/safari-pinned-tab.svg" color="#5bbad5"><link rel="manifest" href="/site.webmanifest"><link rel="canonical" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" /><link rel="prev" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-computer-evolution-and-performance/" /><link rel="next" href="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" /><link rel="stylesheet" href="/css/page.min.css"><link rel="stylesheet" href="/css/home.min.css"><script type="application/ld+json">
    {
        "@context": "http://schema.org",
        "@type": "BlogPosting",
        "headline": "Computer Organization and Architecture Top Level View of Computer Function and Interconnection",
        "inLanguage": "zh-CN",
        "mainEntityOfPage": {
            "@type": "WebPage",
            "@id": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection\/"
        },"genre": "posts","keywords": "Computer Organization and Architecture","wordcount":  2881 ,
        "url": "https:\/\/Jungle430.github.io\/posts\/computer-organization-and-architecture\/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection\/","datePublished": "2023-01-14T15:03:22+08:00","dateModified": "2023-01-14T15:03:22+08:00","publisher": {
            "@type": "Organization",
            "name": "Jungle"},"author": {
                "@type": "Person",
                "name": "Jungle"
            },"description": ""
    }
    </script></head><body data-header-desktop="fixed" data-header-mobile="auto"><script>(window.localStorage && localStorage.getItem('theme') ? localStorage.getItem('theme') === 'dark' : ('' === 'auto' ? window.matchMedia('(prefers-color-scheme: dark)').matches : '' === 'dark')) && document.body.setAttribute('theme', 'dark');</script>

        <div id="mask"></div><div class="wrapper"><header class="desktop" id="header-desktop">
    <div class="header-wrapper">
        <div class="header-title">
            <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
        </div>
        <div class="menu">
            <div class="menu-inner"><a class="menu-item" href="/posts/">📚 文章 </a><a class="menu-item" href="/tags/">🏷️ 标签 </a><a class="menu-item" href="/categories/">🗃️ 分类 </a><a class="menu-item" href="/about/">👴 关于 </a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i>  </a><span class="menu-item delimiter"></span><a href="javascript:void(0);" class="menu-item theme-switch" title="切换主题">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div>
        </div>
    </div>
</header><header class="mobile" id="header-mobile">
    <div class="header-container">
        <div class="header-wrapper">
            <div class="header-title">
                <a href="/" title="Jungle&#39;s Blog">Jungle&#39;s Blog</a>
            </div>
            <div class="menu-toggle" id="menu-toggle-mobile">
                <span></span><span></span><span></span>
            </div>
        </div>
        <div class="menu" id="menu-mobile"><a class="menu-item" href="/posts/" title="">📚文章</a><a class="menu-item" href="/tags/" title="">🏷️标签</a><a class="menu-item" href="/categories/" title="">🗃️分类</a><a class="menu-item" href="/about/" title="">👴关于</a><a class="menu-item" href="https://github.com/Jungle430" title="GitHub" rel="noopener noreffer" target="_blank"><i class='fab fa-github fa-fw'></i></a><div class="menu-item"><a href="javascript:void(0);" class="theme-switch" title="切换主题">
                    <i class="fas fa-adjust fa-fw"></i>
                </a>
            </div></div>
    </div>
</header><main class="main">
                <div class="container"><div class="toc" id="toc-auto">
            <h2 class="toc-title">目录</h2>
            <div class="toc-content" id="toc-content-auto"></div>
        </div><article class="page single" data-toc="enable"><div class="single-card" ><h2 class="single-title animated flipInX">Computer Organization and Architecture Top Level View of Computer Function and Interconnection</h2><div class="post-meta">
                <div class="post-meta-line"><span class="post-author"><a href="https://github.com/Jungle430" title="Author" target="_blank" rel="noopener noreffer author" class="author"><i class="fas fa-user-circle fa-fw"></i>Jungle</a></span>&nbsp;<span class="post-category">出版于  <a href="/categories/computer-organization-and-architecture/"><i class="far fa-folder fa-fw"></i>Computer Organization and Architecture</a></span></div>
                <div class="post-meta-line"><span><i class="far fa-calendar-alt fa-fw"></i>&nbsp;<time datetime="2023-01-14">2023-01-14</time></span>&nbsp;<span><i class="fas fa-pencil-alt fa-fw"></i>&nbsp;约 2881 字</span>&nbsp;
                    <span><i class="far fa-clock fa-fw"></i>&nbsp;预计阅读 14 分钟</span>&nbsp;</div>
            </div>
            
            <hr><div class="details toc" id="toc-static"  data-kept="">
                    <div class="details-summary toc-title">
                        <span>目录</span>
                        <span><i class="details-icon fas fa-angle-right"></i></span>
                    </div>
                    <div class="details-content toc-content" id="toc-content-static"><nav id="TableOfContents">
  <ul>
    <li><a href="#top-level-view-of-computer-function-and-interconnection">Top Level View of Computer Function and Interconnection</a>
      <ul>
        <li><a href="#review">Review</a></li>
        <li><a href="#outline">Outline</a></li>
        <li><a href="#key-terms">Key terms</a></li>
        <li><a href="#computer-components">Computer Components</a>
          <ul>
            <li><a href="#program-concept">Program Concept</a></li>
            <li><a href="#function-of-control-unit">Function of Control Unit</a></li>
            <li><a href="#top-level-view">Top Level View</a></li>
          </ul>
        </li>
        <li><a href="#computer-function">Computer Function</a>
          <ul>
            <li><a href="#instruction-cycle">Instruction Cycle</a>
              <ul>
                <li><a href="#fetch-cycle">Fetch Cycle</a></li>
                <li><a href="#execute-cycle">Execute Cycle</a></li>
                <li><a href="#example-a-hypothetical-machine">Example: A Hypothetical Machine</a></li>
                <li><a href="#conclusion">Conclusion</a></li>
              </ul>
            </li>
            <li><a href="#interrupts">Interrupts</a>
              <ul>
                <li><a href="#interrupt-cycle">Interrupt Cycle</a></li>
                <li><a href="#transfer-of-control-via-interrupts">Transfer of Control via Interrupts</a></li>
                <li><a href="#instruction-cycle-with-interrupts">Instruction Cycle with Interrupts</a></li>
                <li><a href="#program-timing">Program Timing</a></li>
              </ul>
            </li>
            <li><a href="#multiple-interrupts">Multiple Interrupts</a>
              <ul>
                <li><a href="#sequential">Sequential</a></li>
                <li><a href="#nested">Nested</a></li>
              </ul>
            </li>
            <li><a href="#io-function">I/O Function</a></li>
          </ul>
        </li>
        <li><a href="#interconnection-structures">Interconnection Structures</a>
          <ul>
            <li><a href="#connecting-types">Connecting Types</a></li>
            <li><a href="#memory-connection">Memory Connection</a></li>
            <li><a href="#memory-operation">Memory Operation</a></li>
            <li><a href="#inputoutput-connection">Input/Output Connection</a></li>
            <li><a href="#cpu-connection">CPU Connection</a></li>
          </ul>
        </li>
        <li><a href="#bus-interconnection">Bus Interconnection</a>
          <ul>
            <li><a href="#main-points-of-bus">Main points of Bus</a></li>
            <li><a href="#bus-structure--">Bus Structure! ! !</a>
              <ul>
                <li><a href="#data-bus">Data Bus</a></li>
                <li><a href="#address-bus">Address Bus</a></li>
                <li><a href="#control-bus">Control Bus</a></li>
              </ul>
            </li>
            <li><a href="#operation-of-bus">Operation of bus</a></li>
            <li><a href="#problems-of-single-bus">Problems of single bus</a></li>
            <li><a href="#multiple-bus-hierarchies">Multiple-bus hierarchies</a></li>
            <li><a href="#traditional-bus-structureisa">Traditional Bus Structure(ISA)</a></li>
            <li><a href="#high-performance-bus">High Performance Bus</a></li>
            <li><a href="#elements-of-bus-design">Elements of bus design</a></li>
            <li><a href="#bus-types">Bus types</a></li>
            <li><a href="#bus-arbitration--">Bus arbitration! ! !</a></li>
            <li><a href="#timing">Timing</a></li>
            <li><a href="#bus-width---">Bus width ! ! !</a></li>
            <li><a href="#bus-data-transfer">Bus data transfer</a></li>
            <li><a href="#bus-speed---">Bus speed ! ! !</a></li>
            <li><a href="#summary---">Summary ! ! !</a></li>
          </ul>
        </li>
        <li><a href="#pci-bus"><code>PCI</code> Bus</a>
          <ul>
            <li><a href="#pci-bus-lines-required"><code>PCI</code> Bus Lines (required)</a></li>
            <li><a href="#pci-bus-lines-optional"><code>PCI</code> Bus Lines (Optional)</a></li>
            <li><a href="#pci-operations"><code>PCI</code> Operations</a></li>
            <li><a href="#data-transfers">Data transfers</a></li>
            <li><a href="#bus-arbitration">Bus arbitration</a></li>
          </ul>
        </li>
      </ul>
    </li>
  </ul>
</nav></div>
                </div><div class="content" id="content"><h1 id="computer-organization-and-architecture">Computer Organization and Architecture</h1>
<h2 id="top-level-view-of-computer-function-and-interconnection">Top Level View of Computer Function and Interconnection</h2>
<h3 id="review">Review</h3>
<ul>
<li>
<p>What are the factors that directly affect computer performance?</p>
<ul>
<li>
<p>The running speed of the processor</p>
</li>
<li>
<p>The organization and architecture of chip</p>
</li>
<li>
<p>Balance between the individual components</p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>The meaning of <code>Amdahl's</code> law
<ul>
<li>The parallel execution ability of the program is the key factor affecting the acceleration ratio of the multi-core processor</li>
</ul>
</li>
</ul>
<h3 id="outline">Outline</h3>
<ul>
<li>
<p>Key Terms</p>
</li>
<li>
<p>Computer Components</p>
</li>
<li>
<p>Computer Function</p>
</li>
<li>
<p>Interconnection Structures</p>
</li>
<li>
<p>Bus Interconnection</p>
</li>
<li>
<p><code>PCI</code> Bus</p>
</li>
</ul>
<h3 id="key-terms">Key terms</h3>
<ul>
<li>
<p>PC: Program counter</p>
</li>
<li>
<p>IR: Instruction register</p>
</li>
<li>
<p>MAR: Memory address register</p>
</li>
<li>
<p>MBR: Memory buffer register</p>
</li>
<li>
<p>I/O AR: I/O address register</p>
</li>
<li>
<p>I/O BR: I/O buffer register</p>
</li>
<li>
<p>AC: Accumulator</p>
</li>
</ul>
<h3 id="computer-components">Computer Components</h3>
<h4 id="program-concept">Program Concept</h4>
<ul>
<li>
<p>Logical units have certain functions</p>
<ul>
<li>
<p>And</p>
</li>
<li>
<p>Or</p>
</li>
<li>
<p>Not</p>
</li>
</ul>
</li>
<li>
<p>Multiple logical units are connected to complete certain functions</p>
<ul>
<li>
<p>Hardwired systems</p>
</li>
<li>
<p>To complete another calculation, logical units need to be reconfigured</p>
</li>
<li>
<p>Inflexible</p>
</li>
</ul>
</li>
</ul>
<hr>
<p><strong>What is program</strong></p>
<ul>
<li>
<p><strong>Construct a general purpose hardware with arithmetic and logic functions</strong></p>
<ul>
<li>
<p>Can do different tasks, given correct control signals</p>
</li>
<li>
<p><strong>For a new task, instead of re-wiring, supply a new set of control signals</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Use Program to provide control signals</strong></p>
<ul>
<li>
<p>A sequence of steps</p>
</li>
<li>
<p>For each step, an arithmetic or logical operation is done</p>
</li>
<li>
<p><strong>For each operation, a different set of control signals is needed</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="function-of-control-unit">Function of Control Unit</h4>
<ul>
<li>
<p><strong>For each operation a unique code is provided</strong></p>
<ul>
<li>e.g. ADD, MOVE</li>
</ul>
</li>
<li>
<p><strong>A hardware segment to generate control signal</strong></p>
<ul>
<li>
<p>Accepts code and issues control signals</p>
</li>
<li>
<p>Called controller or instruction interpreter</p>
</li>
</ul>
</li>
<li>
<p>ALU performs corresponding operations according to the control signal</p>
</li>
<li>
<p><strong>Sequence of operations is called software</strong></p>
</li>
<li>
<p>We have a computer!</p>
</li>
</ul>
<hr>
<ul>
<li>
<p><strong>The Control Unit(CU)and the Arithmetic and Logic Unit (ALU) constitute the Central Processing Unit(CPU)</strong></p>
</li>
<li>
<p>Data and instructions need to get into the system and results out</p>
<ul>
<li>
<p><strong>Input</strong></p>
</li>
<li>
<p><strong>Output</strong></p>
</li>
</ul>
</li>
<li>
<p>Temporary storage of code and results is needed</p>
<ul>
<li><strong>Main memory</strong></li>
</ul>
</li>
</ul>
<h4 id="top-level-view">Top Level View</h4>
<ul>
<li>
<p>The computer generally includes the CPU, main memory, $I/O$ module, and System Bus</p>
</li>
<li>
<p>$CPU=Control\ Unit+Arithmetic\ and\ Logic\ Unit\newline$</p>
</li>
<li>
<p>The main memory includes multiple data storage units, each with one address</p>
</li>
<li>
<p><strong>In the $I/O$ module, there is a set of caches for $I/O$ access, for data for temporary storage and $I/O$ interaction</strong></p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-1.png" title="/img/Computer Organization and Architecture/chapter3-1.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-1.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-1.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-1.png, /img/Computer%20Organization%20and%20Architecture/chapter3-1.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-1.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-1.png" />
    </a>
<h3 id="computer-function">Computer Function</h3>
<ul>
<li>
<p><strong>Instruction Fetch and Execute</strong></p>
<ul>
<li>Execute program</li>
</ul>
</li>
<li>
<p><strong>Interrupts</strong></p>
<ul>
<li><strong>Handling performance differences between CPU and other components</strong></li>
</ul>
</li>
<li>
<p>I/O Function</p>
<ul>
<li><strong>Inter working with peripherals</strong></li>
</ul>
</li>
</ul>
<h4 id="instruction-cycle">Instruction Cycle</h4>
<ul>
<li>
<p>The most basic function of a computer is execute program</p>
<ul>
<li>
<p>Program consists of instructions</p>
</li>
<li>
<p>Instruction in memory, execution in CPU</p>
</li>
</ul>
</li>
<li>
<p>Two steps involved: Fetch $\rightarrow$ Execute</p>
</li>
<li>
<p><strong>The processing required for a single instruction is called instruction cycle</strong></p>
<ul>
<li>Fetch cycle</li>
<li>Execute cycle</li>
</ul>
</li>
</ul>
<h5 id="fetch-cycle">Fetch Cycle</h5>
<ul>
<li>
<p><strong>Program Counter (PC) holds address of next instruction to fetch</strong></p>
</li>
<li>
<p><strong>Processor fetches instruction from memory location pointed to by PC</strong></p>
</li>
<li>
<p>Increment PC</p>
<ul>
<li>Unless told otherwise</li>
</ul>
</li>
<li>
<p><strong>Instruction loaded into Instruction Register (IR)</strong></p>
</li>
<li>
<p><strong>Processor interprets instruction and performs required actions</strong></p>
</li>
</ul>
<h5 id="execute-cycle">Execute Cycle</h5>
<ul>
<li>
<p><strong>Processor interprets instruction and performs required actions</strong></p>
</li>
<li>
<p><strong>Data processing</strong></p>
<ul>
<li><strong>Some arithmetic or logical operation on data</strong></li>
</ul>
</li>
<li>
<p><strong>Processor-memory</strong></p>
<ul>
<li><strong>data transfer between CPU and main memory</strong></li>
</ul>
</li>
<li>
<p><strong>Processor-I/O</strong></p>
<ul>
<li><strong>Data transfer between CPU and I/O module</strong></li>
</ul>
</li>
<li>
<p><strong>Control</strong></p>
<ul>
<li>
<p><strong>Alteration of sequence of operations</strong></p>
</li>
<li>
<p><strong>e.g. jump</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Combination of above</strong></p>
</li>
</ul>
<h5 id="example-a-hypothetical-machine">Example: A Hypothetical Machine</h5>
<ul>
<li>
<p>Both instructions and data are 16 bits long</p>
</li>
<li>
<p>The instruction format</p>
<ul>
<li>
<p>4 bit opcode</p>
</li>
<li>
<p>12 bits address</p>
</li>
</ul>
</li>
</ul>
<p><strong>Actions</strong></p>
<ul>
<li>
<p>Three actions – three instruction cycles</p>
<ul>
<li>
<p>Read data from address 940 to AC</p>
</li>
<li>
<p>Add the contents of 941 to AC</p>
</li>
<li>
<p>Store the result to address 941</p>
</li>
</ul>
</li>
<li>
<p>Instructions to be used (partial list)</p>
<ul>
<li>
<p>0001 = Load AC from memory</p>
</li>
<li>
<p>0010 = Store AC to memory</p>
</li>
<li>
<p>0101 = Add to AC from memory</p>
</li>
</ul>
</li>
</ul>
<p><strong>Cycle 1: Read Data From Address 940</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-2.png" title="/img/Computer Organization and Architecture/chapter3-2.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-2.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-2.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-2.png, /img/Computer%20Organization%20and%20Architecture/chapter3-2.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-2.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-2.png" />
    </a>
<p><strong>Cycle 2: Adding Data From 941 to AC</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-3.png" title="/img/Computer Organization and Architecture/chapter3-3.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-3.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-3.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-3.png, /img/Computer%20Organization%20and%20Architecture/chapter3-3.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-3.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-3.png" />
    </a>
<p><strong>Cycle 3: Writing Data From AC to 941</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-4.png" title="/img/Computer Organization and Architecture/chapter3-4.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-4.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-4.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-4.png, /img/Computer%20Organization%20and%20Architecture/chapter3-4.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-4.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-4.png" />
    </a>
<h5 id="conclusion">Conclusion</h5>
<ul>
<li>
<p>In this example, three instruction cycles, each consisting of</p>
<ul>
<li><strong>a fetch cycle</strong></li>
<li><strong>an execute cycle</strong></li>
</ul>
</li>
<li>
<p><strong>With a more complex set of instructions, fewer cycles would be needed since</strong></p>
<ul>
<li>
<p><strong>Execution cycle may perform more than one reference to memory</strong></p>
</li>
<li>
<p><strong>An instruction may specify I/O operation instead of memory reference</strong></p>
</li>
<li>
<p><strong>An instruction may specify an operation to be performed on a vector of numbers or a string of characters</strong></p>
<ul>
<li>e.g. ADD B, A</li>
</ul>
</li>
</ul>
</li>
</ul>
<figure><a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-5.png" title="/img/Computer Organization and Architecture/chapter3-5.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-5.png" data-sub-html="<h2>Instruction Cycle State Diagram</h2>">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-5.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-5.png, /img/Computer%20Organization%20and%20Architecture/chapter3-5.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-5.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-5.png" />
    </a><figcaption class="image-caption"><code>Instruction Cycle State Diagram</code></figcaption>
    </figure>
<p><strong>Multiple operands and multiple results allowed</strong></p>
<h4 id="interrupts">Interrupts</h4>
<ul>
<li>
<p><strong>Executing instructions need cooperation of different components</strong></p>
</li>
<li>
<p><strong>Execution speed of different components varies greatly</strong></p>
<ul>
<li>e.g. CPU is much faster then printer</li>
</ul>
</li>
<li>
<p><strong>Lots  of waste of CPU time</strong></p>
</li>
<li>
<p><strong>Interrupt is used to improve CPU utilization</strong></p>
</li>
</ul>
<hr>
<ul>
<li>
<p><strong>Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing</strong></p>
</li>
<li>
<p>Program</p>
<ul>
<li>e.g. overflow,division by zero</li>
</ul>
</li>
<li>
<p>Timer</p>
<ul>
<li>
<p>Generated by internal processor timer</p>
</li>
<li>
<p>Used in pre-emptive multi-tasking</p>
</li>
</ul>
</li>
<li>
<p>I/O</p>
<ul>
<li>from I/O controller</li>
</ul>
</li>
<li>
<p>Hardware failure</p>
<ul>
<li>e.g. memory parity error</li>
</ul>
</li>
</ul>
<h5 id="interrupt-cycle">Interrupt Cycle</h5>
<ul>
<li>
<p>Add an interrupt cycle in instruction cycle</p>
<ul>
<li>
<p>After the execution of the current instruction is completed，processor checks for interrupt</p>
</li>
<li>
<p>Indicated by an interrupt signal</p>
</li>
</ul>
</li>
<li>
<p><strong>If no interrupt, fetch next instruction</strong></p>
</li>
<li>
<p><strong>If interrupt pending</strong></p>
<ul>
<li>
<p><strong>Suspend execution of current program</strong></p>
</li>
<li>
<p><strong>Save context</strong></p>
</li>
<li>
<p><strong>Set PC to start address of interrupt handler routine</strong></p>
</li>
<li>
<p><strong>Process interrupt</strong></p>
</li>
<li>
<p><strong>Restore context and continue interrupted program</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="transfer-of-control-via-interrupts">Transfer of Control via Interrupts</h5>
<ul>
<li>
<p>Before the interrupt user program suspend and interrupt processing, after the user program recovery, are done by the processor</p>
</li>
<li>
<p><strong>User programs do not need to develop special code to accommodate interruptions</strong></p>
</li>
</ul>
<h5 id="instruction-cycle-with-interrupts">Instruction Cycle with Interrupts</h5>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-6.jpg" title="/img/Computer Organization and Architecture/chapter3-6.jpg" data-thumbnail="/img/Computer Organization and Architecture/chapter3-6.jpg">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-6.jpg"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-6.jpg, /img/Computer%20Organization%20and%20Architecture/chapter3-6.jpg 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-6.jpg 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-6.jpg" />
    </a>
<ul>
<li>
<p><strong>After the current instruction is executed, check if the interrupt is blocked. If the blocking is interrupted, continue to perform a process of pointing and executing instructions</strong></p>
</li>
<li>
<p><strong>If the interrupt allows, you need to detect whether the interrupt occurs and enter the interrupt cycle</strong></p>
</li>
<li>
<p><strong>If an interrupt is detected, perform the interrupt processor, otherwise proceed with the next instruction</strong></p>
</li>
</ul>
<h5 id="program-timing">Program Timing</h5>
<ul>
<li>
<p>The processing power of different I/O devices varies greatly, and for interruptions, short and long interruptions exist</p>
</li>
<li>
<p><strong>Short I/O Wait</strong></p>
<ul>
<li>
<p>Since the I/O device is not prepared for a long time, <strong>the CPU continues to process the user program</strong></p>
</li>
<li>
<p>After the I/O equipment is ready, the interrupt is initiated. The processor is processing, and after processing, continue to process the instructions behind the user program</p>
</li>
<li>
<p><strong>The CPU basically has no waiting state, and the processing efficiency is relatively high</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Long I/O Wait</strong></p>
</li>
<li>
<p>The preparation time of I/O equipment is very long. When the processor completes the subsequent operation and needs to conduct I/O operation again, the I/O equipment is not ready yet</p>
</li>
<li>
<p>The CPU can only wait for the I/O equipment to be ready and complete the I/O operation before continuing to execute the instructions related to the next write operation</p>
</li>
<li>
<p>Because the preparation time of the I/O equipment is too long, and there are I/O operations behind it, so there will be a period of waiting for the CPU</p>
</li>
</ul>
<p><strong>Instruction Cycle (with Interrupts) - State Diagram</strong></p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-7.png" title="/img/Computer Organization and Architecture/chapter3-7.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-7.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-7.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-7.png, /img/Computer%20Organization%20and%20Architecture/chapter3-7.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-7.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-7.png" />
    </a>
<h4 id="multiple-interrupts">Multiple Interrupts</h4>
<ul>
<li><strong>Ways to handle multiple interrupts: sequential，Nested</strong></li>
</ul>
<h5 id="sequential">Sequential</h5>
<ul>
<li>
<p><strong>when process interrupt, disable other interrupts</strong></p>
</li>
<li>
<p><strong>Processor will ignore further interrupts while processing one interrupt</strong></p>
</li>
<li>
<p>Interrupts remain pending and are checked after first interrupt has been processed</p>
</li>
<li>
<p>Interrupts handled in sequence as they occur</p>
</li>
<li>
<p><strong>Interrupts with high priority cannot be handled in time</strong></p>
</li>
</ul>
<h5 id="nested">Nested</h5>
<ul>
<li>
<p><strong>Allow interrupt to be interrupted</strong></p>
</li>
<li>
<p><strong>Define priorities</strong></p>
<ul>
<li>
<p><strong>Low priority interrupts can be interrupted by higher priority interrupts</strong></p>
</li>
<li>
<p><strong>When higher priority interrupt has been processed, processor returns to previous interrupt</strong></p>
</li>
<li>
<p><strong>After the low priority interrupt processing is completed, execute the user program</strong></p>
</li>
</ul>
</li>
<li>
<p><strong>Called interrupts-nested</strong></p>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-8.png" title="/img/Computer Organization and Architecture/chapter3-8.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-8.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-8.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-8.png, /img/Computer%20Organization%20and%20Architecture/chapter3-8.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-8.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-8.png" />
    </a>
<h4 id="io-function">I/O Function</h4>
<ul>
<li>
<p><strong>An I/O module can exchange data directly with the Processor</strong></p>
<ul>
<li>Example: a disk controller</li>
</ul>
</li>
<li>
<p><strong>The processor can also read data from or write data to an I/O module</strong></p>
<ul>
<li>
<p>The processor identifies a specific device that is controlled by a particular I/O module</p>
</li>
<li>
<p>Similar in form to memory that could occur</p>
</li>
<li>
<p><strong>I/O instructions rather than memory referencing instructions</strong></p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p><strong>In some cases, allow I/O exchanges to occur directly with memory</strong></p>
<ul>
<li>
<p>the processor grants to an I/O module the authority to read from or write to memory</p>
</li>
<li>
<p><strong>I/O-memory transfer can occur without tying up the processor</strong></p>
</li>
<li>
<p><strong>relieving the processor of responsibility for the exchange, <code>DMA</code>(direct memory access)</strong></p>
</li>
</ul>
</li>
</ul>
<h3 id="interconnection-structures">Interconnection Structures</h3>
<ul>
<li>
<p>A computer includes CPU, memory and I/O</p>
</li>
<li>
<p><strong>All the units must be connected to execute instructions</strong></p>
</li>
<li>
<p><strong>Collection of paths connecting various modules of a computer (CPU, memory, I/O) is called the interconnection structure</strong></p>
</li>
</ul>
<h4 id="connecting-types">Connecting Types</h4>
<ul>
<li>
<p>Types of transfers must be supported by interconnection structure</p>
<ul>
<li>
<p>Memory to CPU, CPU to memory</p>
</li>
<li>
<p>I/O to CPU, CPU to I/O</p>
</li>
<li>
<p>I/O to or from memory <strong>(Direct Memory Access –<code>DMA</code>)</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="memory-connection">Memory Connection</h4>
<ul>
<li>
<p>Receives and sends data</p>
</li>
<li>
<p>Receives addresses (of locations)</p>
</li>
<li>
<p>Receives control signals</p>
<ul>
<li>Read</li>
<li>Write</li>
<li>Timing</li>
</ul>
</li>
</ul>
<h4 id="memory-operation">Memory Operation</h4>
<ul>
<li>
<p>Read</p>
<ul>
<li>Input: address, read signal</li>
<li>Output: data</li>
</ul>
</li>
<li>
<p>Write</p>
<ul>
<li>Input: address, write signal, data</li>
<li>Output: null</li>
</ul>
</li>
</ul>
<h4 id="inputoutput-connection">Input/Output Connection</h4>
<ul>
<li>
<p><strong>I/O module is located between the CPU and peripherals</strong></p>
</li>
<li>
<p><strong>I/O connection is similar to memory from computer’s viewpoint</strong></p>
</li>
<li>
<p>Output</p>
<ul>
<li>
<p>Receive data from computer(CPU)</p>
</li>
<li>
<p>Send data to peripheral</p>
</li>
</ul>
</li>
<li>
<p>Input</p>
<ul>
<li>
<p>Receive data from peripheral</p>
</li>
<li>
<p>Send data to computer(CPU)</p>
</li>
</ul>
</li>
</ul>
<hr>
<ul>
<li>
<p>Receive control signals from computer(CPU)</p>
</li>
<li>
<p>Send control signals to peripherals</p>
<ul>
<li>e,g. write disk</li>
</ul>
</li>
<li>
<p>Receive addresses from computer(CPU)</p>
<ul>
<li>e.g. port number to identify peripheral</li>
</ul>
</li>
<li>
<p>Send interrupt signals (for control)</p>
</li>
</ul>
<h4 id="cpu-connection">CPU Connection</h4>
<ul>
<li>
<p>Reads instruction and data</p>
</li>
<li>
<p>Writes out data (after processing)</p>
</li>
<li>
<p>Sends control signals to other units</p>
</li>
<li>
<p>Receives and acts on interrupts</p>
</li>
</ul>
<h3 id="bus-interconnection">Bus Interconnection</h3>
<ul>
<li>
<p><strong>Bus: a communication pathway connecting two or more devices</strong></p>
</li>
<li>
<p><strong>Usually broadcast</strong></p>
</li>
<li>
<p>Often grouped</p>
<ul>
<li>A number of channels in one bus</li>
<li>e.g. 32 bit data bus is 32 separate single bit channels</li>
</ul>
</li>
<li>
<p><strong>Power lines may not be shown</strong></p>
</li>
</ul>
<h4 id="main-points-of-bus">Main points of Bus</h4>
<ul>
<li>
<p><strong>Only one device at a time can successfully transmit with BUS</strong></p>
</li>
<li>
<p>A bus consists of multiple communication pathways, or lines</p>
</li>
<li>
<p><strong>A bus that connects major computer components (processor, memory, I/O) is called a system bus</strong></p>
</li>
</ul>
<h4 id="bus-structure--">Bus Structure! ! !</h4>
<ul>
<li>Data</li>
<li>Address</li>
<li>control lines</li>
</ul>
<h5 id="data-bus">Data Bus</h5>
<ul>
<li>
<p><strong>The Data Bus provide a path for moving data between system modules</strong></p>
</li>
<li>
<p>Carries data</p>
<ul>
<li><strong>Remember that there is no difference between “data” and “instruction” at this level</strong></li>
</ul>
</li>
<li>
<p><strong>The number of lines being referred to as the <em>width</em> of the data bus</strong></p>
<ul>
<li>
<p><strong>Width is a key determinant of performance</strong></p>
</li>
<li>
<p><strong>Capability of data transmission</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="address-bus">Address Bus</h5>
<ul>
<li>
<p>Identify the source or destination of data</p>
<ul>
<li>Each memory unit (or each I/O device) is assigned to a unique address</li>
</ul>
</li>
<li>
<p><strong>Bus width determines maximum memory capacity of system</strong></p>
<ul>
<li>e.g. 8080 has 16 bit address bus giving $64k$ address space</li>
<li>e.g. one memory unit usually is one byte, $1byte \times 64k\newline$</li>
</ul>
</li>
<li>
<p>If memory is organized in multiple modules</p>
<ul>
<li>
<p><strong>Higher-order bits are used to select a particular module on the bus</strong></p>
</li>
<li>
<p><strong>Lower-order bits select a memory location or I/O port within the module</strong></p>
</li>
</ul>
</li>
</ul>
<h5 id="control-bus">Control Bus</h5>
<ul>
<li>
<p><strong>The control bus controls the use of data and address lines</strong></p>
</li>
<li>
<p>Control signals transmit both command and timing information among system modules</p>
</li>
<li>
<p>Typical control lines include</p>
<ul>
<li>
<p>Memory read/write</p>
</li>
<li>
<p>I/O read/write</p>
</li>
<li>
<p>Transfer <code>ACK</code>. Indicates that data have been accepted from or placed on bus</p>
</li>
<li>
<p>Interrupt request and acknowledge</p>
</li>
<li>
<p>Bus request and acknowledge</p>
</li>
<li>
<p>Clock used to synchronize operations</p>
</li>
<li>
<p>Reset</p>
</li>
</ul>
</li>
</ul>
<h4 id="operation-of-bus">Operation of bus</h4>
<ul>
<li>
<p><strong>Bus shared by all modules</strong></p>
</li>
<li>
<p>If one module wishes to send data to another, it must</p>
<ul>
<li>
<p>Obtain use of bus</p>
</li>
<li>
<p>Transfer data via bus</p>
</li>
</ul>
</li>
<li>
<p>If one module wishes to request data from another, it must</p>
<ul>
<li>
<p>Obtain the use of bus</p>
</li>
<li>
<p>Transfer a request to other module over control and address lines</p>
</li>
<li>
<p>Wait for second module to send data</p>
</li>
</ul>
</li>
</ul>
<h4 id="problems-of-single-bus">Problems of single bus</h4>
<ul>
<li>
<p>Single bus structure: permits a number of units to be connected together through a common set of wires</p>
</li>
<li>
<p>Lots of devices on one bus leads to</p>
<ul>
<li>
<p><strong>Propagation delays</strong></p>
</li>
<li>
<p><strong>Long data paths mean that co-ordination of bus use can adversely affect performance</strong></p>
</li>
<li>
<p><strong>If aggregate data transfer approaches bus capacity</strong></p>
</li>
<li>
<p><strong>Bus may become a bottleneck as total data transfer demand approaches capacity of bus</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="multiple-bus-hierarchies">Multiple-bus hierarchies</h4>
<ul>
<li>
<p>Most systems use multiple buses to overcome these problems</p>
</li>
<li>
<p><strong>Multiple Bus Structure: several buses laid out in hierarchy</strong></p>
<ul>
<li>
<p><strong>The bus with higher speed is closer to the CPU</strong></p>
</li>
<li>
<p><strong>The bus with low speed is in farther location</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="traditional-bus-structureisa">Traditional Bus Structure(ISA)</h4>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-9.png" title="/img/Computer Organization and Architecture/chapter3-9.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-9.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-9.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-9.png, /img/Computer%20Organization%20and%20Architecture/chapter3-9.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-9.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-9.png" />
    </a>
<h4 id="high-performance-bus">High Performance Bus</h4>
<ul>
<li>
<p><strong>A bridge is set between processor bus and the high-speed bus</strong></p>
</li>
<li>
<p><strong>The cache controller is integrated into a bridge</strong></p>
</li>
<li>
<p>High speed devices are connected to the high speed bus</p>
</li>
<li>
<p>Lower speed devices are connected to an expansion bus</p>
</li>
</ul>
<p>diagram</p>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-10.png" title="/img/Computer Organization and Architecture/chapter3-10.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-10.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-10.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-10.png, /img/Computer%20Organization%20and%20Architecture/chapter3-10.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-10.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-10.png" />
    </a>
<h4 id="elements-of-bus-design">Elements of bus design</h4>
<ul>
<li>
<p>Type</p>
<ul>
<li>Dedicated, multiplexed</li>
</ul>
</li>
<li>
<p><strong>Method of arbitration</strong></p>
<ul>
<li><strong>Centralized, distributed</strong></li>
</ul>
</li>
<li>
<p><strong>Timing</strong></p>
<ul>
<li><strong>Synchronous, asynchronous</strong></li>
</ul>
</li>
<li>
<p>Bus width</p>
<ul>
<li>Address, data</li>
</ul>
</li>
<li>
<p>Data transfer type</p>
<ul>
<li>Read, write, read-modify-write, read-after-write, block</li>
</ul>
</li>
</ul>
<h4 id="bus-types">Bus types</h4>
<ul>
<li>
<p><strong>Dedicated: Separate data &amp; address lines</strong></p>
</li>
<li>
<p><strong>Multiplexed: Shared lines, Address valid or data valid control line</strong></p>
<ul>
<li>More complex control</li>
<li>Ultimate performance</li>
</ul>
</li>
<li>
<p><strong>Physical dedication: the use of multiple buses, each of which connects only a subset of modules</strong></p>
</li>
</ul>
<h4 id="bus-arbitration--">Bus arbitration! ! !</h4>
<ul>
<li>Arbitration may be centralised or distributed</li>
</ul>
<hr>
<ul>
<li>
<p><strong>Master - slave mechanism</strong></p>
<ul>
<li>
<p><strong>Master controls the bus and place information onto it</strong></p>
</li>
<li>
<p><strong>Slave (target) receives information from the master</strong></p>
</li>
</ul>
</li>
</ul>
<hr>
<p><strong>Two methods of arbitration</strong></p>
<ul>
<li>
<p><strong>Centralised:  Single hardware device controlling bus access - bus controller (or arbiter)</strong></p>
<ol>
<li>The chaining method</li>
</ol>
<ul>
<li>
<p>Three controlling bus lines</p>
<ul>
<li>BS: bus busy</li>
<li>BR: bus request</li>
<li>BR: bus grant</li>
</ul>
</li>
<li>
<p><strong>Any device sends a BR signal</strong></p>
</li>
<li>
<p><strong>BG passes through each module from the highest priority to the lowest priority</strong></p>
</li>
<li>
<p><strong>The device that close to the arbiter has higher priority</strong></p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-11.png" title="/img/Computer Organization and Architecture/chapter3-11.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-11.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-11.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-11.png, /img/Computer%20Organization%20and%20Architecture/chapter3-11.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-11.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-11.png" />
    </a>
<ol start="2">
<li>
<p>The counter polling method</p>
<ul>
<li>
<p>Three controlling bus lines: BS, BR, BG</p>
</li>
<li>
<p>Arbiter uses a counter to send polling signals（instead of using BG signal）</p>
</li>
<li>
<p>Any device sends a BR signal</p>
</li>
<li>
<p>After receiving BR signal, when BS=0 (bus not busy), the arbiter sends device address</p>
</li>
<li>
<p>When the address matches the one that the device has, that device has gained the use of bus</p>
</li>
<li>
<p>The counter stops polling</p>
</li>
</ul>
</li>
<li>
<p>Independent method</p>
<ul>
<li>
<p>Each device has a BR, BG pair</p>
</li>
<li>
<p>The device that desire to use the bus sends BR</p>
</li>
<li>
<p>The arbiter decides which device can use the bus and sends BG to that device</p>
<ul>
<li>Each device sends a request signal independently</li>
<li>Central arbiter decides which device can use the bus</li>
<li>Sends a BG signal to this device</li>
</ul>
</li>
</ul>
</li>
</ol>
<ul>
<li><strong>The Operation in General</strong>
<ul>
<li>Bus request</li>
<li>Bus arbitration</li>
<li>Device addressing</li>
<li>Data transfer</li>
<li>Bus release</li>
</ul>
</li>
<li><strong>Distributed: there is no central controller</strong>
<ul>
<li>
<p>Each module may claim the bus</p>
</li>
<li>
<p>Control logic on all modules</p>
</li>
</ul>
</li>
</ul>
<h4 id="timing">Timing</h4>
<ul>
<li>
<p>Timing &ndash; Refers to way in which events are coordinated on bus</p>
</li>
<li>
<p><strong>Synchronous timing</strong></p>
<ul>
<li><strong>Occurrence of events on bus is determined by a clock</strong></li>
</ul>
</li>
<li>
<p><strong>Asynchronous timing</strong></p>
<ul>
<li><strong>Occurrence of one event on a bus follows and depends on occurrence of a previous event</strong></li>
</ul>
</li>
</ul>
<hr>
<p><strong>Timing – synchronous</strong></p>
<ul>
<li>
<p>Events determined by clock signals</p>
<ul>
<li>
<p>Control Bus includes clock line</p>
</li>
<li>
<p>A single 1-0 is a bus cycle</p>
</li>
</ul>
</li>
<li>
<p>All devices can read clock line</p>
<ul>
<li>
<p><strong>Usually sync on leading edge</strong></p>
</li>
<li>
<p><strong>Usually a single cycle for an event</strong></p>
</li>
</ul>
</li>
</ul>
<h4 id="bus-width---">Bus width ! ! !</h4>
<ul>
<li>
<p><strong>The width of data bus impacts system performance</strong></p>
<ul>
<li>
<p>How much information can be transferred at once</p>
</li>
<li>
<p>The wider the data bus, the greater the number of bits transferred at one time</p>
</li>
</ul>
</li>
<li>
<p><strong>The width of address bus impacts system capacity</strong></p>
<ul>
<li>
<p>The wider the address bus, the greater the range of locations that can be referenced</p>
</li>
<li>
<p>How much information can be stored</p>
</li>
</ul>
</li>
<li>
<p><strong>The width of control bus impacts system complexity</strong></p>
</li>
<li>
<p><strong>All buses support to read and write the data</strong></p>
</li>
</ul>
<h4 id="bus-data-transfer">Bus data transfer</h4>
<ul>
<li>
<p><strong>Some bus systems also support a block data transfer</strong></p>
<ul>
<li>
<p>One address cycle followed by n data cycles</p>
</li>
<li>
<p>First data item is transferred to or from specified address</p>
</li>
<li>
<p>Remaining data items are transferred to or from subsequent addresses</p>
</li>
</ul>
</li>
</ul>
<div class="mermaid" id="id-1"></div>
<p><strong>Block data transfer</strong></p>
<h4 id="bus-speed---">Bus speed ! ! !</h4>
<ul>
<li>
<p><strong>The bus speed reflects how many bits of information can be sent across each wire each second</strong></p>
</li>
<li>
<p><strong>Bandwidth, also called throughput, bus transfer rate, refers to the total amount of data that can be transferred on the bus in a second</strong></p>
<ul>
<li>Measured in <em>bits per second or bytes per second</em></li>
</ul>
</li>
<li>
<p>$Bandwidth=bus\ width \times bus\ speed\newline$</p>
</li>
</ul>
<h4 id="summary---">Summary ! ! !</h4>
<ul>
<li>
<p>Bus system: a communication pathway connecting two or more devices</p>
</li>
<li>
<p>The operation of bus</p>
<ul>
<li>Obtain the use of bus</li>
<li>Data transfer via bus</li>
</ul>
</li>
<li>
<p>The bus hierarchy</p>
<ul>
<li>Single bus</li>
<li>Multiple bus structures</li>
</ul>
</li>
<li>
<p>Elements of bus design: type，Method of arbitration，timing，bus width， Data transfer type</p>
</li>
</ul>
<h3 id="pci-bus"><code>PCI</code> Bus</h3>
<ul>
<li>
<p><strong><code>PCI</code>: Peripheral Component Interconnection</strong></p>
<ul>
<li>
<p>Bus structure developed for Pentium in 1990</p>
</li>
<li>
<p>Intel released to public domain</p>
</li>
<li>
<p><strong>High bandwidth, processor independent bus</strong></p>
</li>
</ul>
</li>
<li>
<p>Characteristic</p>
<ul>
<li>
<p><strong>delivers better system performance for high-speed I/O subsystems</strong></p>
</li>
<li>
<p><strong><code>PCI</code> requires very few chips to implement and supports</strong></p>
</li>
</ul>
</li>
</ul>
<a class="lightgallery" href="/img/Computer%20Organization%20and%20Architecture/chapter3-12.png" title="/img/Computer Organization and Architecture/chapter3-12.png" data-thumbnail="/img/Computer Organization and Architecture/chapter3-12.png">
        <img
            class="lazyload"
            src="/svg/loading.min.svg"
            data-src="/img/Computer%20Organization%20and%20Architecture/chapter3-12.png"
            data-srcset="/img/Computer%20Organization%20and%20Architecture/chapter3-12.png, /img/Computer%20Organization%20and%20Architecture/chapter3-12.png 1.5x, /img/Computer%20Organization%20and%20Architecture/chapter3-12.png 2x"
            data-sizes="auto"
            alt="/img/Computer Organization and Architecture/chapter3-12.png" />
    </a>
<img src="D:\JungleBlog\static\img\Computer Organization and Architecture\chapter3-13.png" style="zoom:67%;" />
<h4 id="pci-bus-lines-required"><code>PCI</code> Bus Lines (required)</h4>
<ul>
<li>
<p>Systems lines</p>
<ul>
<li>Including clock and reset</li>
</ul>
</li>
<li>
<p>Address &amp; Data</p>
<ul>
<li>32 time mux lines for address/data</li>
<li>Interrupt &amp; validate lines</li>
</ul>
</li>
<li>
<p>Interface Control</p>
</li>
<li>
<p><strong>Arbitration</strong></p>
<ul>
<li><strong>Not shared</strong></li>
<li><strong>Direct connection to <code>PCI</code> bus arbiter</strong></li>
</ul>
</li>
<li>
<p><strong>Error lines</strong></p>
</li>
</ul>
<h4 id="pci-bus-lines-optional"><code>PCI</code> Bus Lines (Optional)</h4>
<ul>
<li>
<p>Interrupt lines</p>
<ul>
<li>Not shared</li>
</ul>
</li>
<li>
<p>Cache support</p>
</li>
<li>
<p>64-bit Bus Extension</p>
<ul>
<li>Additional 32 lines</li>
<li>Time multiplexed</li>
<li>2 lines to enable devices to agree to use 64-bit transfer</li>
</ul>
</li>
<li>
<p>JTAG/Boundary Scan</p>
<ul>
<li>For testing procedure</li>
</ul>
</li>
</ul>
<h4 id="pci-operations"><code>PCI</code> Operations</h4>
<ul>
<li>
<p>Transaction between initiator (master) and target</p>
</li>
<li>
<p>Master claims bus</p>
</li>
<li>
<p>Determine type of transaction</p>
<ul>
<li>e.g. I/O read/write</li>
</ul>
</li>
<li>
<p>Address phase</p>
</li>
<li>
<p>One or more data phases</p>
</li>
</ul>
<hr>
<ul>
<li>Bus command are specified by C/BE# lines during the address phase</li>
</ul>
<h4 id="data-transfers">Data transfers</h4>
<ul>
<li>
<p><strong>Every data transfer on the <code>PCI</code> bus is a single transaction consisting of one address phase and one or more data phases</strong></p>
</li>
<li>
<p>The fundamentals of all <code>PCI</code> data transfers are controlled with three signals</p>
<ul>
<li>
<p>FRAME#: is driven by the master to indicate the beginning and end of a transaction</p>
</li>
<li>
<p>IRDY#: is driven by the master to indicate that it is ready to transfer data</p>
</li>
<li>
<p>TRDY#: is driven by the target to indicate that it is ready to transfer data</p>
</li>
</ul>
</li>
</ul>
<h4 id="bus-arbitration">Bus arbitration</h4>
<ul>
<li>
<p><strong><code>PCI</code> uses central arbitration scheme: each master agent has a unique <code>REQ</code># and a <code>GNT</code># signal</strong></p>
<ul>
<li>A simple request-grant handshake is used</li>
</ul>
</li>
<li>
<p>At a given instant in time, one or more <code>PCI</code> bus master may require the use of <code>PCI</code> bus</p>
</li>
<li>
<p><strong>An arbiter is used to efficiently manage access to a <code>PCI</code> bus that is shared by several masters</strong></p>
</li>
</ul>
</div><div class="post-footer" id="post-footer">
    <div class="post-info"><div class="post-info-tag"><span><a href="/tags/computer-organization-and-architecture/">Computer Organization and Architecture</a>
                </span></div><div class="post-info-line"><div class="post-info-mod">
                <span>更新于 2023-01-14</span>
            </div><div class="post-info-mod"></div>
        </div><div class="post-info-share">
            <span><a href="javascript:void(0);" title="分享到 Twitter" data-sharer="twitter" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection" data-hashtags="Computer Organization and Architecture"><i class="fab fa-twitter fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Facebook" data-sharer="facebook" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-hashtag="Computer Organization and Architecture"><i class="fab fa-facebook-square fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Linkedin" data-sharer="linkedin" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/"><i class="fab fa-linkedin fa-fw"></i></a><a href="javascript:void(0);" title="分享到 WhatsApp" data-sharer="whatsapp" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection" data-web><i class="fab fa-whatsapp fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Line" data-sharer="line" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection"><i class="fab fa-line fa-fw"></i></a><a href="javascript:void(0);" title="分享到 微博" data-sharer="weibo" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection"><i class="fab fa-weibo fa-fw"></i></a><a href="javascript:void(0);" title="分享到 Myspace" data-sharer="myspace" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection" data-description=""><i data-svg-src="/lib/simple-icons/icons/myspace.min.svg"></i></a><a href="javascript:void(0);" title="分享到 Blogger" data-sharer="blogger" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection" data-description=""><i class="fab fa-blogger fa-fw"></i></a><a href="javascript:void(0);" title="分享到 百度" data-sharer="baidu" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection"><i data-svg-src="/lib/simple-icons/icons/baidu.min.svg"></i></a><a href="javascript:void(0);" title="分享到 Evernote" data-sharer="evernote" data-url="https://Jungle430.github.io/posts/computer-organization-and-architecture/computer-organization-and-architecture-top-level-view-of-computer-function-and-interconnection/" data-title="Computer Organization and Architecture Top Level View of Computer Function and Interconnection"><i class="fab fa-evernote fa-fw"></i></a></span>
        </div></div><div class="post-nav"><a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-computer-evolution-and-performance/" class="prev" rel="prev" title="Computer Organization and Architecture Computer Evolution and Performance"><i class="fas fa-angle-left fa-fw"></i>Previous Post</a>
            <a href="/posts/computer-organization-and-architecture/computer-organization-and-architecture-cache-memory/" class="next" rel="next" title="Computer Organization and Architecture Cache Memory">Next Post<i class="fas fa-angle-right fa-fw"></i></a></div></div>
</div></article></div>
            </main>
            <footer class="footer"><div class="footer-container"><div class="footer-line">由 <a href="https://gohugo.io/" target="_blank" rel="noopener noreffer" title="Hugo 0.105.0">Hugo</a> 强力驱动 | 主题 - <a href="https://github.com/khusika/FeelIt" target="_blank" rel="noopener noreffer" title="FeelIt 1.0.1"><i class="fas fa-hand-holding-heart fa-fw"></i> FeelIt</a>
        </div><div class="footer-line" itemscope itemtype="http://schema.org/CreativeWork"><i class="far fa-copyright fa-fw"></i><span itemprop="copyrightYear">2022 - 2023</span><span class="author" itemprop="copyrightHolder">&nbsp;<a href="https://github.com/Jungle430">Jungle</a></span>&nbsp;|&nbsp;<span class="license"><a rel="license external nofollow noopener noreffer" href="https://creativecommons.org/licenses/by-nc/4.0/" target="_blank">CC BY-NC 4.0</a></span></div>
</div>
<script>
if ('serviceWorker' in navigator) {
    navigator.serviceWorker
        .register('/sw.min.js?version=0.0.1', { scope: '/' })
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Registered');
        }, err => console.error('Jungle\u0027s Blog\u00A0Service Worker registration failed: ', err));

    navigator.serviceWorker
        .ready
        .then(() => {
            console.info('Jungle\u0027s Blog\u00A0Service Worker Ready');
        });
}
</script>
</footer>
        </div>

        <div id="fixed-buttons"><a href="#" id="back-to-top" class="fixed-button" title="回到顶部">
                <i class="fas fa-chevron-up fa-fw"></i>
            </a></div><link rel="stylesheet" href="/lib/fontawesome-free/all.min.css"><link rel="stylesheet" href="/lib/animate/animate.min.css"><link rel="stylesheet" href="/lib/katex/katex.min.css"><link rel="stylesheet" href="/lib/katex/copy-tex.min.css"><script src="https://polyfill.io/v3/polyfill.min.js?features=Array.prototype.fill%2CArray.prototype.find%2CArray.from%2CIntersectionObserver%2CMath.sign%2CObject.assign%2CPromise%2CObject.entries%2Chtml5shiv%2CObject.values%2Cfetch%2CElement.prototype.after"></script><script src="/lib/lazysizes/lazysizes.min.js"></script><script src="/lib/clipboard/clipboard.min.js"></script><script src="/lib/sharer/sharer.min.js"></script><script src="/lib/katex/katex.min.js"></script><script src="/lib/katex/auto-render.min.js"></script><script src="/lib/katex/copy-tex.min.js"></script><script src="/lib/katex/mhchem.min.js"></script><script src="/lib/mermaid/mermaid.min.js"></script><script>window.config={"code":{"copyTitle":"复制到剪贴板","maxShownLines":100},"comment":{},"data":{"id-1":"graph LR\nA(Address)\nB(Data)\nC(Data)\nD(Data)\nA----B----C----D"},"math":{"delimiters":[{"display":true,"left":"$$","right":"$$"},{"display":true,"left":"\\[","right":"\\]"},{"display":false,"left":"$","right":"$"},{"display":false,"left":"\\(","right":"\\)"}],"strict":false}};</script><script src="/js/theme.min.js"></script></body></html>
