SSD
Meza, Justin, Qiang Wu, Sanjev Kumar, and Onur Mutlu. "A large-scale study of flash memory failures in the field." In ACM SIGMETRICS Performance Evaluation Review, vol. 43, no. 1, pp. 177-190. ACM, 2015.
[1] NVM Express Speci(cation. .
http://www.nvmexpress.org/specifications/
[2] The R Project for Statistical Computing. .
http://www.r-project.org/
[3] American National Standards Institute. AT Attachment
8 { ATA/ATAPI Command Set. http://www.t13.org/documents/uploadeddocuments/
, 2008. docs2008/d1699r6a-ata8-acs.pdf
[4] H. Belgal, N. Righos, I. Kalastirsky, et al. A New
Reliability Model for Post-Cycling Charge Retention of Flash Memories.
IRPS, 2002.
[5] A. Brand, K. Wu, S. Pan, et al. Novel Read Disturb
Failure Mechanism Induced By Flash Cycling. IRPS, 1993.
[6] Y. Cai, E. F. Haratsch, O. Mutlu, et al. Error
Patterns in MLC NAND Flash Memory: Measurement, Characterization, and
Analysis. In DATE, 2012.
[7] Y. Cai, E. F. Haratsch, O. Mutlu, et al. Threshold
Voltage Distribution in MLC NAND Flash Memory: Characterization, Analysis,
and Modeling. In DATE, 2013.
[8] Y. Cai, Y. Luo, S. Ghose, et al. Read Disturb Errors
in MLC NAND Flash Memory: Characterization and Mitigation. In DSN,
2015.
[9] Y. Cai, Y. Luo, E. F. Haratsch, et al. Data
Retention in MLC NAND Flash Memory: Characterization, Optimization and
Recovery. In HPCA, 2015.
[10] Y. Cai, O. Mutlu, E. F. Haratsch, et al. Program
Interference in MLC NAND Flash Memory: Characterization, Modeling, and
Mitigation. In ICCD, 2013.
[11] Y. Cai, G. Yalcin, O. Mutlu, et al. Flash
Correct-and-Refresh: Retention-Aware Error Management for Increased Flash
Memory Lifetime. In ICCD, 2012.
[12] Y. Cai, G. Yalcin, O. Mutlu, et al. Error Analysis
and Retention-Aware Error Management for NAND Flash Memory. ITJ,
2013.
[13] Y. Cai, G. Yalcin, O. Mutlu, et al. Neighbor-Cell
Assisted Error Correction for MLC NAND Flash Memories. In SIGMETRICS,
2014.
[14] A. Chimenton and P. Olivo. Erratic Erase in Flash
Memories { Part I: Basic Experimental and Statistical Characterization.
IEEE Trans. Elect. Dev., 50(4), 2003.
[15] T.-S. Chung, D.-J. Park, S. Park, et al. A survey
of ash translation layer. J. Sys. Arch., 55, 2009.
[16] C. Compagnoni, A. Spinelli, R. Gusmeroli, et al.
First Evidence for Injection Statistics Accuracy Limitations in NAND Flash
Constant-Current Fowler-Nordheim Programming. IEDM Tech Dig.,
2007.
[17] J. Cooke. The Inconvenient Truths of NAND Flash
Memory. In Flash Memory Summit, 2007.
[18] R. Degraeve, F. Schuler, B. Kaczer, et al.
Analytical Percolation Model for Predicting Anomalous Charge Loss in Flash
Memories. IEEE Trans. Elect. Dev., 51(9), 2004.
[19] A. Gartrell, M. Srinivasan, B. Alger, et al.
McDipper: A Key-Value Cache for Flash Storage. https: , 2013.
//www.facebook.com/notes/10151347090423920
[20] L. M. Grupp, J. D. Davis, and S. Swanson. The Bleak
Future of NAND Flash Memory. In FAST, 2012.
[21] S. Hur, J. Lee, M. Park, et al. E(ective Program
Inhibition Beyond 90nm NAND Flash Memories. NVSM, 2004.
[22] S. Joo, H. Yang, K. Noh, et al. Abnormal
Disturbance Mechanism of Sub-100 nm NAND Flash Memory. Japanese J. Applied
Physics, 45(8A), 2006.
[23] T. Jung, Y. Choi, K. Suh, et al. A 3.3V 128Mb
Multi-Level NAND Flash Memory for Mass Storage Applications. ISSCC,
1996.
[24] M. Kato, N. Miyamoto, H. Kume, et al. Read-Disturb
Degradation Mechanism Due to Electron Trapping in the Tunnel Oxide for
Low-Voltage Flash Memories. IEDM, 1994.
[25] H. Kurata, K. Otsuga, A. Kotabe, et al. The Impact
of Random Telegraph Signals on the Scaling of Multilevel Flash Memories.
VLSI, 2006.
[26] J. Lee, J. Choi, D. Park, et al. Degradation of
Tunnel Oxide by FN Current Stress and Its E(ects on Data Retention
Characteristics of 90-nm NAND Flash Memory. IRPS, 2003.
[27] J. Lee, C. Lee, M. Lee, et al. A New Program
Disturbance Phenomenon in NAND Flash Memory by Source/Drain Hot-Electrons
Generated by GIDL Current. NVSM, 2006.
[28] A. Maislos. A New Era in Embedded Flash Memory,
2011. Presentation at Flash Memory Summit.
[29] Micron. Garbage Collection in Single-Level Cell
NAND Flash Memory. Technical report, 2011.
[30] N. Mielke, H. Belgal, A. Fazio, et al. Recovery
E(ects in the Distributed Cycling of Flash Memories. IRPS,
2006.
[31] N. Mielke, H. Belgal, I. Kalastirsky, et al. Flash
EEPROM Threshold Instabilities due to Charge Trapping During Program/Erase
Cycling. IEEE Trans. Dev. and Mat. Reliability, 2(3), 2004.
[32] N. Mielke, T. Marquart, N. Wu, et al. Bit Error
Rate in NAND Flash Memories. In IRPS, 2008.
[33] T. Ong, A. Fazio, N. Mielke, et al. Erratic Erase
in TM ETOX Flash Memory Array. VLSI, 1993.
[34] J. Ouyang, S. Lin, S. Jiang, et al. SDF:
Software-De(ned Flash for Web-Scale Internet Storage Systems. ASPLOS,
2014.
[35] B. Schroeder and G. A. Gibson. Disk Failures in the
Real World: What Does an MTTF of 1,000,000 Hours Mean to You? In FAST,
2007.
[36] K. Suh, B. Suh, Y. Lim, et al. A 3.3 V 32 Mb NAND
Flash Memory with Incremental Step Pulse Programming Scheme. IEEE JSSC,
30(11), 1995.
[37] K. Takeuchi, S. Satoh, T. Tanaka, et al. A Negative
Vth Cell Architecture for Highly Scalable, Excellently Noise-Immune, and
Highly Reliable NAND Flash Memories. IEEE JSSC, 34(5), 1995.
[38] A. Thusoo, J. Sen Sarma, N. Jain, et al. Hive { A
Petabyte Scale Data Warehouse Using Hadoop. In ICDE, 2010.
[39] M. Xu, C. Tan, and L. MingFu. Extended Arrhenius
Law of Time-to-Breakdown of Ultrathin Gate Oxides. Applied Physics Letters,
82(15), 2003.
[40] R. Yamada, Y. Mori, Y. Okuyama, et al. Analysis of
Detrap Current Due to Oxide Traps to Improve Flash Memory Retention. IRPS,
2000.
[41] R. Yamada, T. Sekiguchi, Y. Okuyama, et al. A Novel
Analysis Method of Threshold Voltage Shift Due to Detrap in a Multi-Level
Flash Memory. VLSI, 2001.
