# SystemVerilog RISC-V CPU
![Alt Text](riscv_code.gif)
