OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   riscv
Die area:                 ( 0 0 ) ( 403950 403950 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     23608
Number of terminals:      165
Number of snets:          2
Number of nets:           8192

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 350.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 285072.
[INFO DRT-0033] mcon shape region query size = 266720.
[INFO DRT-0033] met1 shape region query size = 64743.
[INFO DRT-0033] via shape region query size = 10730.
[INFO DRT-0033] met2 shape region query size = 6493.
[INFO DRT-0033] via2 shape region query size = 8584.
[INFO DRT-0033] met3 shape region query size = 6548.
[INFO DRT-0033] via3 shape region query size = 8584.
[INFO DRT-0033] met4 shape region query size = 2596.
[INFO DRT-0033] via4 shape region query size = 421.
[INFO DRT-0033] met5 shape region query size = 450.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1480 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 340 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0084]   Complete 4897 groups.
#scanned instances     = 23608
#unique  instances     = 350
#stdCellGenAp          = 13626
#stdCellValidPlanarAp  = 237
#stdCellValidViaAp     = 8759
#stdCellPinNoAp        = 15
#stdCellPinCnt         = 31188
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:04:44, elapsed time = 00:00:18, memory = 200.82 (MB), peak = 200.82 (MB)

Number of guides:     82579

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 58 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 58 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 25529.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 20486.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 12791.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 2700.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 932.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 42.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 39252 vertical wires in 2 frboxes and 23228 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 7314 vertical wires in 2 frboxes and 9384 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:02, memory = 391.35 (MB), peak = 446.05 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 391.35 (MB), peak = 446.05 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 832.33 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 924.05 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:24, memory = 815.42 (MB).
    Completing 40% with 2866 violations.
    elapsed time = 00:00:29, memory = 1006.20 (MB).
    Completing 50% with 2866 violations.
    elapsed time = 00:00:46, memory = 1028.58 (MB).
    Completing 60% with 5884 violations.
    elapsed time = 00:00:59, memory = 1098.49 (MB).
    Completing 70% with 5884 violations.
    elapsed time = 00:01:11, memory = 1148.15 (MB).
    Completing 80% with 5884 violations.
    elapsed time = 00:01:27, memory = 1102.13 (MB).
    Completing 90% with 9366 violations.
    elapsed time = 00:01:54, memory = 1272.05 (MB).
    Completing 100% with 12888 violations.
    elapsed time = 00:02:00, memory = 1205.93 (MB).
[INFO DRT-0199]   Number of violations = 19141.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4   met5
Cut Spacing          0     17      0      0      0      0      0      0      0
Metal Spacing       43      0   1437      0    821      0     72     14     10
Min Hole             0      0      4      0      0      0      0      0      0
Recheck              0      0   3234      0   2353      0    557     96     13
Short                0      1   8186      5   2065      1    206      3      3
[INFO DRT-0267] cpu time = 00:21:24, elapsed time = 00:02:01, memory = 1495.51 (MB), peak = 1495.51 (MB)
Total wire length = 416507 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 151120 um.
Total wire length on LAYER met2 = 161861 um.
Total wire length on LAYER met3 = 69982 um.
Total wire length on LAYER met4 = 30551 um.
Total wire length on LAYER met5 = 2991 um.
Total number of vias = 75367.
Up-via summary (total 75367):.

------------------------
 FR_MASTERSLICE        0
            li1    31040
           met1    37663
           met2     4904
           met3     1695
           met4       65
------------------------
                   75367


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 19141 violations.
    elapsed time = 00:00:07, memory = 1511.80 (MB).
    Completing 20% with 19141 violations.
    elapsed time = 00:00:16, memory = 1515.93 (MB).
    Completing 30% with 19141 violations.
    elapsed time = 00:00:21, memory = 1507.79 (MB).
    Completing 40% with 16573 violations.
    elapsed time = 00:00:33, memory = 1546.57 (MB).
    Completing 50% with 16573 violations.
    elapsed time = 00:00:42, memory = 1525.36 (MB).
    Completing 60% with 14499 violations.
    elapsed time = 00:00:52, memory = 1530.50 (MB).
    Completing 70% with 14499 violations.
    elapsed time = 00:01:01, memory = 1540.30 (MB).
    Completing 80% with 14499 violations.
    elapsed time = 00:01:13, memory = 1531.82 (MB).
    Completing 90% with 12135 violations.
    elapsed time = 00:01:32, memory = 1564.80 (MB).
    Completing 100% with 9427 violations.
    elapsed time = 00:01:38, memory = 1541.46 (MB).
[INFO DRT-0199]   Number of violations = 10446.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          7      0      0      0      0      0
Metal Spacing        0   1163      0    485     31      0
Min Hole             0      1      0      1      0      0
Recheck              0      6      0      1    713    299
Short                0   6686      2   1020     26      5
[INFO DRT-0267] cpu time = 00:17:45, elapsed time = 00:01:38, memory = 1544.56 (MB), peak = 1579.49 (MB)
Total wire length = 412285 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 149064 um.
Total wire length on LAYER met2 = 160543 um.
Total wire length on LAYER met3 = 69615 um.
Total wire length on LAYER met4 = 30198 um.
Total wire length on LAYER met5 = 2863 um.
Total number of vias = 75067.
Up-via summary (total 75067):.

------------------------
 FR_MASTERSLICE        0
            li1    31031
           met1    37452
           met2     4899
           met3     1626
           met4       59
------------------------
                   75067


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 10446 violations.
    elapsed time = 00:00:01, memory = 1549.25 (MB).
    Completing 20% with 10446 violations.
    elapsed time = 00:00:22, memory = 1560.94 (MB).
    Completing 30% with 10446 violations.
    elapsed time = 00:00:27, memory = 1554.65 (MB).
    Completing 40% with 10383 violations.
    elapsed time = 00:00:45, memory = 1596.64 (MB).
    Completing 50% with 10383 violations.
    elapsed time = 00:00:50, memory = 1596.64 (MB).
    Completing 60% with 10011 violations.
    elapsed time = 00:00:55, memory = 1554.81 (MB).
    Completing 70% with 10011 violations.
    elapsed time = 00:01:11, memory = 1555.23 (MB).
    Completing 80% with 10011 violations.
    elapsed time = 00:01:17, memory = 1555.23 (MB).
    Completing 90% with 9593 violations.
    elapsed time = 00:01:35, memory = 1555.24 (MB).
    Completing 100% with 9023 violations.
    elapsed time = 00:01:42, memory = 1555.24 (MB).
[INFO DRT-0199]   Number of violations = 9854.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         11      0      0      0      0      0
Metal Spacing        0   1083      0    395     21      3
Min Hole             0      3      0      0      0      0
NS Metal             0      1      0      0      0      0
Recheck              0      0      0      0    831      0
Short                0   6499      2    984     20      1
[INFO DRT-0267] cpu time = 00:19:14, elapsed time = 00:01:42, memory = 1558.08 (MB), peak = 1596.64 (MB)
Total wire length = 410366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 148549 um.
Total wire length on LAYER met2 = 160030 um.
Total wire length on LAYER met3 = 68864 um.
Total wire length on LAYER met4 = 30102 um.
Total wire length on LAYER met5 = 2818 um.
Total number of vias = 74819.
Up-via summary (total 74819):.

------------------------
 FR_MASTERSLICE        0
            li1    31034
           met1    37234
           met2     4883
           met3     1609
           met4       59
------------------------
                   74819


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9854 violations.
    elapsed time = 00:00:04, memory = 1587.72 (MB).
    Completing 20% with 9854 violations.
    elapsed time = 00:00:19, memory = 1599.58 (MB).
    Completing 30% with 9854 violations.
    elapsed time = 00:00:30, memory = 1563.82 (MB).
    Completing 40% with 8215 violations.
    elapsed time = 00:00:36, memory = 1564.08 (MB).
    Completing 50% with 8215 violations.
    elapsed time = 00:00:54, memory = 1564.80 (MB).
    Completing 60% with 6673 violations.
    elapsed time = 00:01:11, memory = 1593.67 (MB).
    Completing 70% with 6673 violations.
    elapsed time = 00:01:25, memory = 1586.46 (MB).
    Completing 80% with 6673 violations.
    elapsed time = 00:01:43, memory = 1589.55 (MB).
    Completing 90% with 4933 violations.
    elapsed time = 00:02:08, memory = 1568.49 (MB).
    Completing 100% with 2835 violations.
    elapsed time = 00:02:21, memory = 1568.49 (MB).
[INFO DRT-0199]   Number of violations = 2835.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          7      0      0      0      0
Metal Spacing        0    786     88      2      3
Short                0   1731    218      0      0
[INFO DRT-0267] cpu time = 00:22:27, elapsed time = 00:02:21, memory = 1568.49 (MB), peak = 1607.83 (MB)
Total wire length = 409928 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 137874 um.
Total wire length on LAYER met2 = 157271 um.
Total wire length on LAYER met3 = 78840 um.
Total wire length on LAYER met4 = 33150 um.
Total wire length on LAYER met5 = 2792 um.
Total number of vias = 77454.
Up-via summary (total 77454):.

------------------------
 FR_MASTERSLICE        0
            li1    31033
           met1    37897
           met2     6633
           met3     1832
           met4       59
------------------------
                   77454


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2835 violations.
    elapsed time = 00:00:00, memory = 1568.49 (MB).
    Completing 20% with 2835 violations.
    elapsed time = 00:00:05, memory = 1584.21 (MB).
    Completing 30% with 2835 violations.
    elapsed time = 00:00:12, memory = 1568.50 (MB).
    Completing 40% with 2412 violations.
    elapsed time = 00:00:14, memory = 1571.85 (MB).
    Completing 50% with 2412 violations.
    elapsed time = 00:00:26, memory = 1571.85 (MB).
    Completing 60% with 1970 violations.
    elapsed time = 00:00:31, memory = 1571.85 (MB).
    Completing 70% with 1970 violations.
    elapsed time = 00:00:37, memory = 1571.85 (MB).
    Completing 80% with 1970 violations.
    elapsed time = 00:00:54, memory = 1571.85 (MB).
    Completing 90% with 1307 violations.
    elapsed time = 00:01:05, memory = 1573.86 (MB).
    Completing 100% with 760 violations.
    elapsed time = 00:01:14, memory = 1573.86 (MB).
[INFO DRT-0199]   Number of violations = 760.
Viol/Layer        met1   met2
Metal Spacing      251     18
Min Hole             1      0
Short              471     19
[INFO DRT-0267] cpu time = 00:08:47, elapsed time = 00:01:14, memory = 1573.86 (MB), peak = 1607.83 (MB)
Total wire length = 409998 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 136454 um.
Total wire length on LAYER met2 = 156719 um.
Total wire length on LAYER met3 = 80230 um.
Total wire length on LAYER met4 = 33838 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77758.
Up-via summary (total 77758):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37958
           met2     6827
           met3     1882
           met4       59
------------------------
                   77758


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 760 violations.
    elapsed time = 00:00:00, memory = 1573.86 (MB).
    Completing 20% with 760 violations.
    elapsed time = 00:00:01, memory = 1573.86 (MB).
    Completing 30% with 760 violations.
    elapsed time = 00:00:03, memory = 1573.86 (MB).
    Completing 40% with 601 violations.
    elapsed time = 00:00:03, memory = 1573.86 (MB).
    Completing 50% with 601 violations.
    elapsed time = 00:00:09, memory = 1574.01 (MB).
    Completing 60% with 503 violations.
    elapsed time = 00:00:14, memory = 1574.01 (MB).
    Completing 70% with 503 violations.
    elapsed time = 00:00:14, memory = 1574.01 (MB).
    Completing 80% with 503 violations.
    elapsed time = 00:00:24, memory = 1574.01 (MB).
    Completing 90% with 393 violations.
    elapsed time = 00:00:27, memory = 1583.26 (MB).
    Completing 100% with 223 violations.
    elapsed time = 00:00:40, memory = 1575.35 (MB).
[INFO DRT-0199]   Number of violations = 223.
Viol/Layer        met1   met2
Metal Spacing       71     10
Short              137      5
[INFO DRT-0267] cpu time = 00:03:30, elapsed time = 00:00:40, memory = 1575.35 (MB), peak = 1607.83 (MB)
Total wire length = 409875 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 136134 um.
Total wire length on LAYER met2 = 156524 um.
Total wire length on LAYER met3 = 80385 um.
Total wire length on LAYER met4 = 34075 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77783.
Up-via summary (total 77783):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37980
           met2     6815
           met3     1897
           met4       59
------------------------
                   77783


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 223 violations.
    elapsed time = 00:00:00, memory = 1575.35 (MB).
    Completing 20% with 223 violations.
    elapsed time = 00:00:00, memory = 1575.35 (MB).
    Completing 30% with 223 violations.
    elapsed time = 00:00:04, memory = 1575.35 (MB).
    Completing 40% with 222 violations.
    elapsed time = 00:00:04, memory = 1575.35 (MB).
    Completing 50% with 222 violations.
    elapsed time = 00:00:06, memory = 1575.35 (MB).
    Completing 60% with 177 violations.
    elapsed time = 00:00:13, memory = 1575.35 (MB).
    Completing 70% with 177 violations.
    elapsed time = 00:00:13, memory = 1575.35 (MB).
    Completing 80% with 177 violations.
    elapsed time = 00:00:20, memory = 1575.35 (MB).
    Completing 90% with 152 violations.
    elapsed time = 00:00:20, memory = 1575.35 (MB).
    Completing 100% with 83 violations.
    elapsed time = 00:00:27, memory = 1576.90 (MB).
[INFO DRT-0199]   Number of violations = 83.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     31      3
Short                0     44      4
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:27, memory = 1576.90 (MB), peak = 1607.83 (MB)
Total wire length = 409773 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 136016 um.
Total wire length on LAYER met2 = 156438 um.
Total wire length on LAYER met3 = 80440 um.
Total wire length on LAYER met4 = 34121 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77786.
Up-via summary (total 77786):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37981
           met2     6811
           met3     1903
           met4       59
------------------------
                   77786


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 83 violations.
    elapsed time = 00:00:00, memory = 1576.90 (MB).
    Completing 20% with 83 violations.
    elapsed time = 00:00:00, memory = 1576.90 (MB).
    Completing 30% with 83 violations.
    elapsed time = 00:00:10, memory = 1578.05 (MB).
    Completing 40% with 83 violations.
    elapsed time = 00:00:10, memory = 1578.05 (MB).
    Completing 50% with 83 violations.
    elapsed time = 00:00:10, memory = 1578.05 (MB).
    Completing 60% with 83 violations.
    elapsed time = 00:00:25, memory = 1578.05 (MB).
    Completing 70% with 83 violations.
    elapsed time = 00:00:25, memory = 1578.05 (MB).
    Completing 80% with 83 violations.
    elapsed time = 00:00:31, memory = 1578.05 (MB).
    Completing 90% with 62 violations.
    elapsed time = 00:00:31, memory = 1578.05 (MB).
    Completing 100% with 38 violations.
    elapsed time = 00:00:33, memory = 1578.05 (MB).
[INFO DRT-0199]   Number of violations = 38.
Viol/Layer        met1   met2
Metal Spacing        6      3
Short               25      4
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:33, memory = 1578.05 (MB), peak = 1607.83 (MB)
Total wire length = 409779 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 135962 um.
Total wire length on LAYER met2 = 156342 um.
Total wire length on LAYER met3 = 80494 um.
Total wire length on LAYER met4 = 34223 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77788.
Up-via summary (total 77788):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37970
           met2     6820
           met3     1907
           met4       59
------------------------
                   77788


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 38 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 30% with 38 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 40% with 38 violations.
    elapsed time = 00:00:19, memory = 1578.05 (MB).
    Completing 50% with 38 violations.
    elapsed time = 00:00:19, memory = 1578.05 (MB).
    Completing 60% with 37 violations.
    elapsed time = 00:00:34, memory = 1578.05 (MB).
    Completing 70% with 37 violations.
    elapsed time = 00:00:34, memory = 1578.05 (MB).
    Completing 80% with 37 violations.
    elapsed time = 00:00:35, memory = 1578.05 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:35, memory = 1578.05 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:48, memory = 1578.05 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing        3      3
Short               14      1
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:48, memory = 1578.05 (MB), peak = 1663.89 (MB)
Total wire length = 409737 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 135942 um.
Total wire length on LAYER met2 = 156331 um.
Total wire length on LAYER met3 = 80483 um.
Total wire length on LAYER met4 = 34223 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77777.
Up-via summary (total 77777):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37962
           met2     6817
           met3     1907
           met4       59
------------------------
                   77777


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 1578.05 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:10, memory = 1625.65 (MB).
    Completing 60% with 21 violations.
    elapsed time = 00:00:10, memory = 1625.65 (MB).
    Completing 70% with 21 violations.
    elapsed time = 00:00:10, memory = 1625.65 (MB).
    Completing 80% with 21 violations.
    elapsed time = 00:00:10, memory = 1625.65 (MB).
    Completing 90% with 21 violations.
    elapsed time = 00:00:10, memory = 1625.65 (MB).
    Completing 100% with 21 violations.
    elapsed time = 00:00:40, memory = 1626.02 (MB).
[INFO DRT-0199]   Number of violations = 21.
Viol/Layer        met1   met2
Metal Spacing        4      5
Short               11      1
[INFO DRT-0267] cpu time = 00:00:43, elapsed time = 00:00:40, memory = 1626.02 (MB), peak = 1771.57 (MB)
Total wire length = 409727 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 135897 um.
Total wire length on LAYER met2 = 156309 um.
Total wire length on LAYER met3 = 80512 um.
Total wire length on LAYER met4 = 34252 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77777.
Up-via summary (total 77777):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37962
           met2     6811
           met3     1913
           met4       59
------------------------
                   77777


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 21 violations.
    elapsed time = 00:00:00, memory = 1626.02 (MB).
    Completing 20% with 21 violations.
    elapsed time = 00:00:01, memory = 1695.26 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:06, memory = 1626.62 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:06, memory = 1626.62 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:06, memory = 1626.62 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:06, memory = 1626.62 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:06, memory = 1626.62 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:07, memory = 1626.62 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:07, memory = 1626.62 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:07, memory = 1626.62 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:07, memory = 1626.62 (MB), peak = 1771.57 (MB)
Total wire length = 409728 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 135882 um.
Total wire length on LAYER met2 = 156308 um.
Total wire length on LAYER met3 = 80523 um.
Total wire length on LAYER met4 = 34257 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77790.
Up-via summary (total 77790):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37964
           met2     6820
           met3     1915
           met4       59
------------------------
                   77790


[INFO DRT-0198] Complete detail routing.
Total wire length = 409728 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 135882 um.
Total wire length on LAYER met2 = 156308 um.
Total wire length on LAYER met3 = 80523 um.
Total wire length on LAYER met4 = 34257 um.
Total wire length on LAYER met5 = 2756 um.
Total number of vias = 77790.
Up-via summary (total 77790):.

------------------------
 FR_MASTERSLICE        0
            li1    31032
           met1    37964
           met2     6820
           met3     1915
           met4       59
------------------------
                   77790


[INFO DRT-0267] cpu time = 01:37:10, elapsed time = 00:12:17, memory = 1626.62 (MB), peak = 1771.57 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 12:39.99[h:]min:sec. CPU time: user 6119.07 sys 1.65 (805%). Peak memory: 1814084KB.
