{"vcs1":{"timestamp_begin":1741173462.312140183, "rt":3.97, "ut":3.73, "st":0.19}}
{"vcselab":{"timestamp_begin":1741173466.367248382, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1741173466.679071670, "rt":0.25, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741173461.995409296}
{"VCS_COMP_START_TIME": 1741173461.995409296}
{"VCS_COMP_END_TIME": 1741173466.999587587}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/10ps -full64 -f ../tb/filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 349504}}
{"vcselab": {"peak_mem": 174896}}
