<!-- v2html Signals index  -->
<html><head>
<title>Signals index page 8</title>
<LINK REL="Stylesheet" TITLE="v2html stylesheet" MEDIA="Screen" HREF="v2html.css">
</head>
<body>
<a name="top_of_page"></a>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p7.html#bottom_of_page">Prev Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><h1>Signals index</h1></center>
<dl>
<a name="index--H"></a>
<table class=NB><tr><td><a href="#top_of_page"><b>H</b></a></tr></td></table>
<dt>&nbsp;<b><a name="H___ic_aligner"></a><a  href="icu_dpath.v.html#411">H : ic_aligner</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in7___mj_s_mux8_d_8">mj_s_mux8_d_8:i_dout_8b_mux_63_56:in7</a>&nbsp;, <a href="#in6___mj_s_mux8_d_8">mj_s_mux8_d_8:i_dout_8b_mux_55_48:in6</a>&nbsp;, <a href="#in5___mj_s_mux6_d_8">mj_s_mux6_d_8:i_dout_8b_mux_47_40:in5</a>&nbsp;, <a href="#in4___mj_s_mux6_d_8">mj_s_mux6_d_8:i_dout_8b_mux_39_32:in4</a>&nbsp;, <a href="#in3___mj_s_mux4_d_8">mj_s_mux4_d_8:i_dout_8b_mux_31_24:in3</a>&nbsp;, <a href="#in2___mj_s_mux3_d_8">mj_s_mux3_d_8:i_dout_8b_mux_23_16:in2</a>&nbsp;, <a href="#in1___mj_s_mux2_d_8">mj_s_mux2_d_8:i_dout_8b_mux_15_8:in1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="halt___trap"></a><a  href="trap.v.html#189">halt : trap</a></b> : wire</b>
<dt>&nbsp;<b><a name="halt_cond___io_pin_monitor"></a><a  href="io_pin_monitor.v.html#126">halt_cond : io_pin_monitor</a></b> : integer</b>
<dt>&nbsp;<b><a name="handle_off_done___ucode_seq"></a><a  href="ucode_seq.v.html#116">handle_off_done : ucode_seq</a></b> : wire</b>
<dt>&nbsp;<b><a name="handle_off_done_0___ucode_seq"></a><a  href="ucode_seq.v.html#143">handle_off_done_0 : ucode_seq</a></b> : wire</b>
<dt>&nbsp;<b><a name="hang_count___picoJavaII"></a><a  href="sys.v.html#66">hang_count : picoJavaII</a></b> : integer</b>
<dt>&nbsp;<b><a name="hardware___ex_ctl"></a><a  href="ex_ctl.v.html#803">hardware : ex_ctl</a></b> : wire</b>
<dt>&nbsp;<b><a name="have_interrupt___picoJavaII"></a><a  href="sys.v.html#79">have_interrupt : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="have_trap___picoJavaII"></a><a  href="sys.v.html#53">have_trap : picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="hcr___display_picoJavaII"></a><a  href="display_pico.v.html#32">hcr : display_picoJavaII</a></b> : reg</b>
<dt>&nbsp;<b><a name="hcr_out___ex_regs"></a><a  href="ex_regs.v.html#304">hcr_out : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#in19___mux21_32">mux21_32:reg_rd_mux:in19</a>&nbsp;, <a href="#din___ff_s_32">ff_s_32:hcr_w_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hcr_w___ex_regs"></a><a  href="ex_regs.v.html#325">hcr_w : ex_regs</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_s_32">ff_s_32:hcr_w_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1___ifu"></a><a  href="ifu.v.html#276">help_rs1 : ifu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#help_rs1___main_dec">main_dec:main_dec:help_rs1</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_help_rs1:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1___main_dec"></a><a  href="main_dec.v.html#67">help_rs1 : main_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#help_rs1___rs1_dec">rs1_dec:rs1_dec:help_rs1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#help_rs1___ifu">ifu:main_dec:help_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1___rs1_dec"></a><a  href="rs1_dec.v.html#44">help_rs1 : rs1_dec</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#help_rs1___main_dec">main_dec:rs1_dec:help_rs1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1_r___ifu"></a><a  href="ifu.v.html#163">help_rs1_r : ifu</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sre">ff_sre:flop_help_rs1:out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#help_rs1_r___iu">iu:ifu:help_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1_r___iu"></a><a  href="iu.v.html#316">help_rs1_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#help_rs1_r___ifu">ifu:ifu:help_rs1_r</a>&nbsp;, <a href="#help_rs1_r___rcu">rcu:rcu:help_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1_r___rcu"></a><a  href="rcu.v.html#118">help_rs1_r : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#help_rs1_r___rcu_ctl">rcu_ctl:rcu_ctl:help_rs1_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#help_rs1_r___iu">iu:rcu:help_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="help_rs1_r___rcu_ctl"></a><a  href="rcu_ctl.v.html#124">help_rs1_r : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#help_rs1_r___rcu">rcu:rcu_ctl:help_rs1_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi___highlow"></a><a  href="mult_array.v.html#304">hi : highlow</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxextra:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi0:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi1:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi2:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi3:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi4:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi5:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_3">mj_s_mux2_d_3:muxhi6:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hi___mult_array">mult_array:highlowsel:hi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi___lsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2812">hi : lsft31_63i_32o</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#high___lshift">lshift:f_dpcl_lshift:high</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi___multmod_dp"></a><a  href="multmod_dp.v.html#63">hi : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:multdecout_moutselcntl:out</a>&nbsp;, <a href="#hi___mult_array">mult_array:marray:hi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi___mult_array"></a><a  href="mult_array.v.html#31">hi : mult_array</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hi___highlow">highlow:highlowsel:hi</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hi___multmod_dp">multmod_dp:marray:hi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi___mult_dec"></a><a  href="multmod_cntl.v.html#77">hi : mult_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="hi___rsft31_63i_32o"></a><a  href="custom_cells_behv.v.p3.html#2866">hi : rsft31_63i_32o</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#high___rshifter">rshifter:fpu_dp_cells_rshift:high</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi___rsh16_33"></a><a  href="lib_imdr.v.html#27">hi : rsh16_33</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#i15___mx16_1">mx16_1:mx16_1_32:i15</a>&nbsp;, <a href="#i14___mx16_1">mx16_1:mx16_1_32:i14</a>&nbsp;, <a href="#i13___mx16_1">mx16_1:mx16_1_32:i13</a>&nbsp;, <a href="#i12___mx16_1">mx16_1:mx16_1_32:i12</a>&nbsp;, <a href="#i11___mx16_1">mx16_1:mx16_1_32:i11</a>&nbsp;, <a href="#i10___mx16_1">mx16_1:mx16_1_32:i10</a>&nbsp;, <a href="#i9___mx16_1">mx16_1:mx16_1_32:i9</a>&nbsp;, <a href="#i8___mx16_1">mx16_1:mx16_1_32:i8</a>&nbsp;, <a href="#i7___mx16_1">mx16_1:mx16_1_32:i7</a>&nbsp;, <a href="#i6___mx16_1">mx16_1:mx16_1_32:i6</a>&nbsp;, <a href="#i5___mx16_1">mx16_1:mx16_1_32:i5</a>&nbsp;, <a href="#i4___mx16_1">mx16_1:mx16_1_32:i4</a>&nbsp;, <a href="#i3___mx16_1">mx16_1:mx16_1_32:i3</a>&nbsp;, <a href="#i2___mx16_1">mx16_1:mx16_1_32:i2</a>&nbsp;, <a href="#i1___mx16_1">mx16_1:mx16_1_32:i1</a>&nbsp;, <a href="#i0___mx16_1">mx16_1:mx16_1_32:i0</a>&nbsp;, <a href="#i15___mx16_2">mx16_2:mx16_2_30:i15</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_30:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_30:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_30:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_30:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_30:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_30:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_30:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_30:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_30:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_30:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_30:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_30:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_30:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_30:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_30:i0</a>&nbsp;, <a href="#i14___mx16_2">mx16_2:mx16_2_28:i14</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_28:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_28:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_28:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_28:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_28:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_28:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_28:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_28:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_28:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_28:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_28:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_28:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_28:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_28:i0</a>&nbsp;, <a href="#i13___mx16_2">mx16_2:mx16_2_26:i13</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_26:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_26:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_26:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_26:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_26:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_26:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_26:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_26:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_26:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_26:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_26:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_26:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_26:i0</a>&nbsp;, <a href="#i12___mx16_2">mx16_2:mx16_2_24:i12</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_24:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_24:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_24:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_24:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_24:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_24:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_24:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_24:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_24:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_24:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_24:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_24:i0</a>&nbsp;, <a href="#i11___mx16_2">mx16_2:mx16_2_22:i11</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_22:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_22:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_22:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_22:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_22:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_22:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_22:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_22:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_22:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_22:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_22:i0</a>&nbsp;, <a href="#i10___mx16_2">mx16_2:mx16_2_20:i10</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_20:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_20:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_20:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_20:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_20:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_20:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_20:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_20:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_20:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_20:i0</a>&nbsp;, <a href="#i9___mx16_2">mx16_2:mx16_2_18:i9</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_18:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_18:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_18:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_18:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_18:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_18:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_18:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_18:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_18:i0</a>&nbsp;, <a href="#i8___mx16_2">mx16_2:mx16_2_16:i8</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_16:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_16:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_16:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_16:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_16:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_16:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_16:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_16:i0</a>&nbsp;, <a href="#i7___mx16_2">mx16_2:mx16_2_14:i7</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_14:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_14:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_14:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_14:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_14:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_14:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_14:i0</a>&nbsp;, <a href="#i6___mx16_2">mx16_2:mx16_2_12:i6</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_12:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_12:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_12:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_12:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_12:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_12:i0</a>&nbsp;, <a href="#i5___mx16_2">mx16_2:mx16_2_10:i5</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_10:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_10:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_10:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_10:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_10:i0</a>&nbsp;, <a href="#i4___mx16_2">mx16_2:mx16_2_08:i4</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_08:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_08:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_08:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_08:i0</a>&nbsp;, <a href="#i3___mx16_2">mx16_2:mx16_2_06:i3</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_06:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_06:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_06:i0</a>&nbsp;, <a href="#i2___mx16_2">mx16_2:mx16_2_04:i2</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_04:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_04:i0</a>&nbsp;, <a href="#i1___mx16_2">mx16_2:mx16_2_02:i1</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_02:i0</a>&nbsp;, <a href="#i0___mx16_2">mx16_2:mx16_2_00:i0</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#rac___imdr_dpath">imdr_dpath:rsh16_33_b:rac</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="high___lshift"></a><a  href="custom_cells_behv.v.p7.html#6055">high : lshift</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hi___lsft31_63i_32o">lsft31_63i_32o:f_dpcl_lshift:hi</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#m3out___prils_dp">prils_dp:lsh:m3out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="high___rshifter"></a><a  href="custom_cells_behv.v.p7.html#6040">high : rshifter</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hi___rsft31_63i_32o">rsft31_63i_32o:fpu_dp_cells_rshift:hi</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#r1out___rsadd_dp">rsadd_dp:rshift1:r1out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="high_mark___monitor"></a><a  href="monitor.v.html#144">high_mark : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#high_mark___smu_monitor">smu_monitor:smu_monitor:high_mark</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="high_mark___smu"></a><a  href="smu.v.html#79">high_mark : smu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#high_mark___smu_ctl">smu_ctl:smu_ctl:high_mark</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#iu_psr___cpu">cpu:smu:iu_psr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="high_mark___smu_ctl"></a><a  href="smu_ctl.v.html#76">high_mark : smu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#operand1___comp6_30">comp6_30:spill_comp:operand1</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#high_mark___smu">smu:smu_ctl:high_mark</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="high_mark___smu_monitor"></a><a  href="smu_monitor.v.html#61">high_mark : smu_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#high_mark___monitor">monitor:smu_monitor:high_mark</a>&nbsp;, <a href="#smu___monitor">monitor:smu_monitor:smu</a>&nbsp;, <a href="#smu_ctl___monitor">monitor:smu_monitor:smu_ctl</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hiloc27___mult_array"></a><a  href="mult_array.v.html#42">hiloc27 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#outc27___highlow">highlow:highlowsel:outc27</a>&nbsp;, <a href="#bi___tree27">tree27:treerow0:bi</a>&nbsp;, <a href="#ai___tree29">tree29:treerow3:ai</a>&nbsp;, <a href="#ai___tree29">tree29:treerow4:ai</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hilos27___mult_array"></a><a  href="mult_array.v.html#42">hilos27 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#outs27___highlow">highlow:highlowsel:outs27</a>&nbsp;, <a href="#ai___tree29">tree29:treerow4:ai</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hilos28___mult_array"></a><a  href="mult_array.v.html#42">hilos28 : mult_array</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#outs28___highlow">highlow:highlowsel:outs28</a>&nbsp;, <a href="#ai___tree27">tree27:treerow0:ai</a>&nbsp;, <a href="#bi___tree29">tree29:treerow3:bi</a>&nbsp;, <a href="#bi___tree29">tree29:treerow4:bi</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit0___cpu"></a><a  href="cpu.v.html#242">hit0 : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">DCU_MODULE:dcu:hit0&nbsp;, DTAG_MODULE:dtag_shell:hit0_out&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit0___dcu"></a><a  href="dcu.v.html#133">hit0 : dcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#dcu_hit0___dcctl">dcctl:dcctl:dcu_hit0</a>&nbsp;, <a href="#dcu_hit0___dcu_dpath">dcu_dpath:dcu_dpath:dcu_hit0</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit0___dcu_nocache"></a><a  href="dcu_nocache.v.html#133">hit0 : dcu_nocache</a></b> : input</b>
<dt>&nbsp;<b><a name="hit0_out___dtag"></a><a  href="dtag.v.html#84">hit0_out : dtag</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hit0_out___dtag_top">dtag_top:dtag:hit0_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit0_out___dtag_dummy"></a><a  href="dtag_dummy.v.html#70">hit0_out : dtag_dummy</a></b> : output</b>
<dt>&nbsp;<b><a name="hit0_out___dtag_shell"></a><a  href="dtag_shell.v.html#70">hit0_out : dtag_shell</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hit0_out___dtag_top">dtag_top:dtag_top:hit0_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit0_out___dtag_top"></a><a  href="dtag_top.v.html#60">hit0_out : dtag_top</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hit0_out___dtag">dtag:dtag:hit0_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hit0_out___dtag_shell">dtag_shell:dtag_top:hit0_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit1___cpu"></a><a  href="cpu.v.html#243">hit1 : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%">DCU_MODULE:dcu:hit1&nbsp;, DTAG_MODULE:dtag_shell:hit1_out&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit1___dcu"></a><a  href="dcu.v.html#134">hit1 : dcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#dcu_hit1___dcctl">dcctl:dcctl:dcu_hit1</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit1___dcu_nocache"></a><a  href="dcu_nocache.v.html#134">hit1 : dcu_nocache</a></b> : input</b>
<dt>&nbsp;<b><a name="hit1_out___dtag"></a><a  href="dtag.v.html#85">hit1_out : dtag</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hit1_out___dtag_top">dtag_top:dtag:hit1_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit1_out___dtag_dummy"></a><a  href="dtag_dummy.v.html#71">hit1_out : dtag_dummy</a></b> : output</b>
<dt>&nbsp;<b><a name="hit1_out___dtag_shell"></a><a  href="dtag_shell.v.html#71">hit1_out : dtag_shell</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hit1_out___dtag_top">dtag_top:dtag_top:hit1_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit1_out___dtag_top"></a><a  href="dtag_top.v.html#61">hit1_out : dtag_top</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hit1_out___dtag">dtag:dtag:hit1_out</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hit1_out___dtag_shell">dtag_shell:dtag_top:hit1_out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hit_we___dc_dec"></a><a  href="dc_dec.v.html#268">hit_we : dc_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="hi_add___multmod_dp"></a><a  href="multmod_dp.v.html#63">hi_add : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:multdecout_moutselcntl:out</a>&nbsp;, <a href="#hi_add___mult_add">mult_add:madd:hi_add</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi_add___mult_add"></a><a  href="multmod_dp.v.html#272">hi_add : mult_add</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#sel___mj_s_mux2_d_32">mj_s_mux2_d_32:caddmux:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d_32">mj_s_mux2_d_32:saddmux:sel</a>&nbsp;, <a href="#sel___mj_s_mux2_d">mj_s_mux2_d:carry:sel</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hi_add___multmod_dp">multmod_dp:madd:hi_add</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi_add___mult_dec"></a><a  href="multmod_cntl.v.html#77">hi_add : mult_dec</a></b> : wire</b>
<dt>&nbsp;<b><a name="hi_sel___multmod_dp"></a><a  href="multmod_dp.v.html#65">hi_sel : multmod_dp</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___mj_s_ff_snre_d_18">mj_s_ff_snre_d_18:multdecout_moutselcntl:out</a>&nbsp;, <a href="#sel___mj_s_mux3_d_32">mj_s_mux3_d_32:sinhi_mux:sel</a>&nbsp;, <a href="#sel___mj_s_mux3_d_32">mj_s_mux3_d_32:cinhi_mux:sel</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hi_sel___mult_dec"></a><a  href="multmod_cntl.v.html#76">hi_sel : mult_dec</a></b> : reg</b>
<dt>&nbsp;<b><a name="hold_c___ex_ctl"></a><a  href="ex_ctl.v.html#231">hold_c : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:all_load_c_flop:enable</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:opcode_1_op_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ldst_half_word_c_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ldst_word_c_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:load_store_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:data_brk1_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:data_brk2_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_2">ff_sre_2:ucode_rd_part_dcache_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:load_data_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ucode_busy_c_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_c___ex">ex:ex_ctl:hold_ex_ctl_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___ex_dpath"></a><a  href="ex_dpath.v.html#195">hold_c : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_30">ff_se_30:iu_addr_e_reg:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:alu_out_c_reg:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:alu_out_c_d1_reg:enable</a>&nbsp;, <a href="#enable___ff_se_2">ff_se_2:for_w_flop:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_c___ex">ex:ex_dpath:hold_ex_dp_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___ex_regs"></a><a  href="ex_regs.v.html#116">hold_c : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_30">ff_se_30:frame_reg:enable</a>&nbsp;, <a href="#enable___ff_se_30">ff_se_30:objref_c_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_c___ex">ex:ex_regs:hold_ex_reg_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___fold_monitor"></a><a  href="fold_mon.v.html#119">hold_c : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="hold_c___hold_logic"></a><a  href="hold_logic.v.html#138">hold_c : hold_logic</a></b> : wire</b>
<dt>&nbsp;<b><a name="hold_c___ifu"></a><a  href="ifu.v.html#141">hold_c : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_3">ff_sre_3:flop_inst_fold_c:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_c___iu">iu:ifu:hold_ifu_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___pipe"></a><a  href="pipe.v.html#128">hold_c : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___pipe_cntl">pipe_cntl:pipe_cntl:hold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_c___iu">iu:pipe:hold_pipe_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___pipe_cntl"></a><a  href="pipe_cntl.v.html#113">hold_c : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:vld_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ucode_done_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:fold_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:fold_sc_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_c___pipe">pipe:pipe_cntl:hold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___rcu"></a><a  href="rcu.v.html#148">hold_c : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___rcu_dpath">rcu_dpath:rcu_dpath:hold_c</a>&nbsp;, <a href="#hold_c___rcu_ctl">rcu_ctl:rcu_ctl:hold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_c___iu">iu:rcu:hold_rcu_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___rcu_ctl"></a><a  href="rcu_ctl.v.html#170">hold_c : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:flop_data_we_c:enable</a>&nbsp;, <a href="#din___ff_sr">ff_sr:flop_data_we_w:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_global_we_c:enable</a>&nbsp;, <a href="#din___ff_sr">ff_sr:flop_global_we_w:din</a>&nbsp;, <a href="#enable___ff_se_4">ff_se_4:flop_global_reg_c:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_fc_c:enable</a>&nbsp;, <a href="#din___ff_sr">ff_sr:flop_fc_w:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_udone_c:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:flop_udone_w:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_udone_w:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_c___rcu">rcu:rcu_ctl:hold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___rcu_dpath"></a><a  href="rcu_dpath.v.html#138">hold_c : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:flop_dest_addr_c:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:flop_dest_addr_w:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_c___rcu">rcu:rcu_dpath:hold_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c___trap"></a><a  href="trap.v.html#157">hold_c : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:irl_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:pj_irl_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:nmi_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:inst_brk1_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:inst_brk2_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:first_cyc_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:imem_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ill_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:priv_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:fpu_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:emul_op_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:soft_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:lock_trap_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:zero_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:vm_err_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:null_ptr_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:trap_vld_c_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:trap_w_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:brtaken_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_trap_c___iu">iu:trap:hold_trap_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c_int___pipe"></a><a  href="pipe.v.html#129">hold_c_int : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c_int___pipe_cntl">pipe_cntl:pipe_cntl:hold_c_int</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_c_int___iu">iu:pipe:hold_pipe_c_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_c_int___pipe_cntl"></a><a  href="pipe_cntl.v.html#114">hold_c_int : pipe_cntl</a></b> : input wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_c_int___pipe">pipe:pipe_cntl:hold_c_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_d___fold_monitor"></a><a  href="fold_mon.v.html#119">hold_d : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="hold_d___hold_logic"></a><a  href="hold_logic.v.html#138">hold_d : hold_logic</a></b> : wire</b>
<dt>&nbsp;<b><a name="hold_d___ifu"></a><a  href="ifu.v.html#138">hold_d : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_d___length_dec">length_dec:length_dec:hold_d</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_d___iu">iu:ifu:hold_ifu_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_d___length_dec"></a><a  href="length_dec.v.html#60">hold_d : length_dec</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_d___ifu">ifu:length_dec:hold_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___ex_ctl"></a><a  href="ex_ctl.v.html#230">hold_e : ex_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:wr_optop_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifeq_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_icmpeq_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_acmpeq_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifge_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_icmpge_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifle_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_icmple_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifnull_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifne_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_icmpne_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_acmpne_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifnonnull_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ifgt_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_icmpgt_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iflt_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:if_icmplt_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:goto_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:goto_w_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:jsr_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:jsr_w_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:write_pc_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ret_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:priv_powerdown_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:priv_reset_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:all_return_flop:enable</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:iu_inst_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:baload_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:bastore_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iu_icu_flush_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:iu_dcu_flush_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iu_zero_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iu_special_e_ff:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:iu_d_diag_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:iu_i_diag_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:opcode_1_op_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ldst_half_word_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ldst_word_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iu_bypass_rs1_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iu_bypass_rs2_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:nonnull_quick_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:monitorenter_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:monitorexit_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:carry_in_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:mul_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:div_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:rem_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:shift_dir_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:shift_sel_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:sign_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:shift_32_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:shift_64_e_flop:enable</a>&nbsp;, <a href="#enable___ff_sre_6">ff_sre_6:shift_count_e1_flop:enable</a>&nbsp;, <a href="#enable___ff_sre_2">ff_sre_2:bit_cvt_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:alu_out_mux_sel_raw_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:adder2_src1_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:adder2_src2_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_2">ff_sre_2:iu_data_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iucmp_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:lcmp_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:first_cyc_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:second_cyc_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:first_gt_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:first_eq_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:first_lt_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_21">ff_sre_21:reg_rd_mux_sel_raw_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_19">ff_sre_19:reg_wr_mux_sel_raw_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:load_data_mux_sel_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:fpop_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:cmp_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_2">ff_sre_2:adder_src1_mux_sel_raw_ereg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:adder_src2_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ucode_busy_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_5">ff_sre_5:bit_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_5">ff_sre_5:cvt_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_5">ff_sre_5:shifter_src1_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:shifter_src2_mux_sel_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:shifter_word_sel_flop:enable</a>&nbsp;, <a href="#enable___ff_sre_5">ff_sre_5:offset_mux_sel_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_e___ex">ex:ex_ctl:hold_ex_ctl_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___ex_dpath"></a><a  href="ex_dpath.v.html#194">hold_e : ex_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_4">ff_sre_4:flop_rs1_bypass_sel:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:flop_rs2_bypass_sel:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:rs2_bypass_mux_out_reg:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:opcode_r_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_e___ex">ex:ex_dpath:hold_ex_dp_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___ex_regs"></a><a  href="ex_regs.v.html#115">hold_e : ex_regs</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se">ff_se:priv_update_optop_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_e___ex">ex:ex_regs:hold_ex_reg_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___fold_monitor"></a><a  href="fold_mon.v.html#119">hold_e : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="hold_e___hold_logic"></a><a  href="hold_logic.v.html#138">hold_e : hold_logic</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:first_cyc_e_reg:enable</a>&nbsp;, <a href="#din___ff_sr_2">ff_sr_2:iu_perf_reg:din</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___ifu"></a><a  href="ifu.v.html#140">hold_e : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre_3">ff_sre_3:flop_inst_fold_e:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_e___iu">iu:ifu:hold_ifu_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___monitor"></a><a  href="monitor.v.html#269">hold_e : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___ucode_monitor">ucode_monitor:ucode_monitor:hold_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___pipe"></a><a  href="pipe.v.html#127">hold_e : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___pipe_cntl">pipe_cntl:pipe_cntl:hold_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_e___iu">iu:pipe:hold_pipe_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___pipe_cntl"></a><a  href="pipe_cntl.v.html#112">hold_e : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:vld_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:vld_e_v1_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_bypass_rs1_hit:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_bypass_rs2_hit:enable</a>&nbsp;, <a href="#din___ff_sr">ff_sr:hold_e_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:fold_e_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_e___pipe">pipe:pipe_cntl:hold_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___rcu"></a><a  href="rcu.v.html#147">hold_e : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___rcu_dpath">rcu_dpath:rcu_dpath:hold_e</a>&nbsp;, <a href="#hold_e___rcu_ctl">rcu_ctl:rcu_ctl:hold_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_e___iu">iu:rcu:hold_rcu_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___rcu_ctl"></a><a  href="rcu_ctl.v.html#169">hold_e : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:flop_data_we_e:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_global_we_e:enable</a>&nbsp;, <a href="#enable___ff_se_4">ff_se_4:flop_global_reg_e:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_fc_e:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_e___rcu">rcu:rcu_ctl:hold_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___rcu_dpath"></a><a  href="rcu_dpath.v.html#137">hold_e : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:flop_lvars_sec_cyc:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:flop_lvars_sec_cyc_rsd:enable</a>&nbsp;, <a href="#enable___ff_se_32">ff_se_32:flop_dest_addr_e:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_e___rcu">rcu:rcu_dpath:hold_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___trap"></a><a  href="trap.v.html#156">hold_e : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:irl_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:pj_irl_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:nmi_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:inst_brk1_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:inst_brk2_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:inst_brk1_c_reg:din</a>&nbsp;, <a href="#din___ff_sre">ff_sre:inst_brk2_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:imem_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:imem_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:ill_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:ill_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:priv_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:priv_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:fpu_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:fpu_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:emul_op_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:emul_op_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:soft_e_reg:enable</a>&nbsp;, <a href="#din___ff_sre">ff_sre:soft_c_reg:din</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:trap_vld_e_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:iu_trap_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_trap_e___iu">iu:trap:hold_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e___ucode_monitor"></a><a  href="ucode_monitor.v.html#152">hold_e : ucode_monitor</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_e___monitor">monitor:ucode_monitor:hold_e</a>&nbsp;, <a href="#hold_logic___monitor">monitor:ucode_monitor:hold_logic</a>&nbsp;, <a href="#iu___monitor">monitor:ucode_monitor:iu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_ctl_c___ex"></a><a  href="ex.v.html#201">hold_ex_ctl_c : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___ex_ctl">ex_ctl:ex_ctl:hold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_c___iu">iu:ex:hold_ex_ctl_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_ctl_c___hold_logic"></a><a  href="hold_logic.v.html#106">hold_ex_ctl_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_c___iu">iu:hold_logic:hold_ex_ctl_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_ctl_c___iu"></a><a  href="iu.v.html#399">hold_ex_ctl_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_c___ex">ex:ex:hold_ex_ctl_c</a>&nbsp;, <a href="#hold_ex_ctl_c___hold_logic">hold_logic:hold_logic:hold_ex_ctl_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_ctl_e___ex"></a><a  href="ex.v.html#197">hold_ex_ctl_e : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___ex_ctl">ex_ctl:ex_ctl:hold_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_e___iu">iu:ex:hold_ex_ctl_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_ctl_e___hold_logic"></a><a  href="hold_logic.v.html#105">hold_ex_ctl_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_e___iu">iu:hold_logic:hold_ex_ctl_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_ctl_e___iu"></a><a  href="iu.v.html#398">hold_ex_ctl_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ex_ctl_e___ex">ex:ex:hold_ex_ctl_e</a>&nbsp;, <a href="#hold_ex_ctl_e___hold_logic">hold_logic:hold_logic:hold_ex_ctl_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_dp_c___ex"></a><a  href="ex.v.html#202">hold_ex_dp_c : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___ex_dpath">ex_dpath:ex_dpath:hold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_c___iu">iu:ex:hold_ex_dp_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_dp_c___hold_logic"></a><a  href="hold_logic.v.html#112">hold_ex_dp_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_c___iu">iu:hold_logic:hold_ex_dp_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_dp_c___iu"></a><a  href="iu.v.html#403">hold_ex_dp_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_c___ex">ex:ex:hold_ex_dp_c</a>&nbsp;, <a href="#hold_ex_dp_c___hold_logic">hold_logic:hold_logic:hold_ex_dp_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_dp_e___ex"></a><a  href="ex.v.html#198">hold_ex_dp_e : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___ex_dpath">ex_dpath:ex_dpath:hold_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_e___iu">iu:ex:hold_ex_dp_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_dp_e___hold_logic"></a><a  href="hold_logic.v.html#111">hold_ex_dp_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_e___iu">iu:hold_logic:hold_ex_dp_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_dp_e___iu"></a><a  href="iu.v.html#402">hold_ex_dp_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ex_dp_e___ex">ex:ex:hold_ex_dp_e</a>&nbsp;, <a href="#iu_hold_e___ucode">ucode:ucode:iu_hold_e</a>&nbsp;, <a href="#hold_ex_dp_e___hold_logic">hold_logic:hold_logic:hold_ex_dp_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_fpu___hold_logic"></a><a  href="hold_logic.v.html#85">hold_ex_fpu : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_fpu___iu">iu:hold_logic:hold_ex_fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_fpu___iu"></a><a  href="iu.v.html#404">hold_ex_fpu : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#fpu_hold___ex">ex:ex:fpu_hold</a>&nbsp;, <a href="#hold_ex_fpu___hold_logic">hold_logic:hold_logic:hold_ex_fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_regs_c___hold_logic"></a><a  href="hold_logic.v.html#109">hold_ex_regs_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_c___iu">iu:hold_logic:hold_ex_reg_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_regs_e___hold_logic"></a><a  href="hold_logic.v.html#108">hold_ex_regs_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_e___iu">iu:hold_logic:hold_ex_reg_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_reg_c___ex"></a><a  href="ex.v.html#203">hold_ex_reg_c : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___ex_regs">ex_regs:ex_regs:hold_c</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_c___iu">iu:ex:hold_ex_reg_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_reg_c___iu"></a><a  href="iu.v.html#401">hold_ex_reg_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_c___ex">ex:ex:hold_ex_reg_c</a>&nbsp;, <a href="#hold_ex_regs_c___hold_logic">hold_logic:hold_logic:hold_ex_regs_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_reg_e___ex"></a><a  href="ex.v.html#199">hold_ex_reg_e : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___ex_regs">ex_regs:ex_regs:hold_e</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_e___iu">iu:ex:hold_ex_reg_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ex_reg_e___iu"></a><a  href="iu.v.html#400">hold_ex_reg_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ex_reg_e___ex">ex:ex:hold_ex_reg_e</a>&nbsp;, <a href="#hold_ex_regs_e___hold_logic">hold_logic:hold_logic:hold_ex_regs_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_e_d1___pipe_cntl"></a><a  href="pipe_cntl.v.html#169">hold_e_d1 : pipe_cntl</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#out___ff_sr">ff_sr:hold_e_reg:out</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_fpu___cpu"></a><a  href="cpu.v.html#162">hold_fpu : cpu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_fpu___iu">iu:iu:hold_fpu</a>&nbsp;, FPU_MODULE:fpu:fphold&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_fpu___hold_logic"></a><a  href="hold_logic.v.html#84">hold_fpu : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:fphold_reg:enable</a>&nbsp;, <a href="#din___ff_sr_2">ff_sr_2:iu_perf_reg:din</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_fpu___iu">iu:hold_logic:hold_fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_fpu___iu"></a><a  href="iu.v.html#222">hold_fpu : iu</a></b> : output wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_fpu___hold_logic">hold_logic:hold_logic:hold_fpu</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_fpu___cpu">cpu:iu:hold_fpu</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_c___hold_logic"></a><a  href="hold_logic.v.html#91">hold_ifu_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_c___iu">iu:hold_logic:hold_ifu_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_c___iu"></a><a  href="iu.v.html#388">hold_ifu_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___ifu">ifu:ifu:hold_c</a>&nbsp;, <a href="#hold_ifu_c___hold_logic">hold_logic:hold_logic:hold_ifu_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_d___hold_logic"></a><a  href="hold_logic.v.html#88">hold_ifu_d : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_d___iu">iu:hold_logic:hold_ifu_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_d___iu"></a><a  href="iu.v.html#385">hold_ifu_d : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_d___ifu">ifu:ifu:hold_d</a>&nbsp;, <a href="#hold_ifu_d___hold_logic">hold_logic:hold_logic:hold_ifu_d</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_e___hold_logic"></a><a  href="hold_logic.v.html#90">hold_ifu_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_e___iu">iu:hold_logic:hold_ifu_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_e___iu"></a><a  href="iu.v.html#387">hold_ifu_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___ifu">ifu:ifu:hold_e</a>&nbsp;, <a href="#hold_ifu_e___hold_logic">hold_logic:hold_logic:hold_ifu_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_r___hold_logic"></a><a  href="hold_logic.v.html#89">hold_ifu_r : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_r___iu">iu:hold_logic:hold_ifu_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ifu_r___iu"></a><a  href="iu.v.html#386">hold_ifu_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_r___ifu">ifu:ifu:hold_r</a>&nbsp;, <a href="#hold_ifu_r___hold_logic">hold_logic:hold_logic:hold_ifu_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_imdr___ex"></a><a  href="ex.v.html#200">hold_imdr : ex</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#pj_hold___imdr">imdr:ex_imdr:pj_hold</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_imdr___iu">iu:ex:hold_imdr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_imdr___hold_logic"></a><a  href="hold_logic.v.html#86">hold_imdr : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_imdr___iu">iu:hold_logic:hold_imdr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_imdr___iu"></a><a  href="iu.v.html#384">hold_imdr : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_imdr___ex">ex:ex:hold_imdr</a>&nbsp;, <a href="#hold_imdr___hold_logic">hold_logic:hold_logic:hold_imdr</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_logic___monitor"></a><a  href="monitor.v.html#269">hold_logic : monitor</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___ucode_monitor">ucode_monitor:ucode_monitor:hold_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_c___hold_logic"></a><a  href="hold_logic.v.html#95">hold_pipe_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_c___iu">iu:hold_logic:hold_pipe_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_c___iu"></a><a  href="iu.v.html#391">hold_pipe_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___pipe">pipe:pipe:hold_c</a>&nbsp;, <a href="#hold_pipe_c___hold_logic">hold_logic:hold_logic:hold_pipe_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_c_int___hold_logic"></a><a  href="hold_logic.v.html#114">hold_pipe_c_int : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_c_int___iu">iu:hold_logic:hold_pipe_c_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_c_int___iu"></a><a  href="iu.v.html#405">hold_pipe_c_int : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c_int___pipe">pipe:pipe:hold_c_int</a>&nbsp;, <a href="#hold_pipe_c_int___hold_logic">hold_logic:hold_logic:hold_pipe_c_int</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_e___hold_logic"></a><a  href="hold_logic.v.html#94">hold_pipe_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_e___iu">iu:hold_logic:hold_pipe_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_e___iu"></a><a  href="iu.v.html#390">hold_pipe_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___pipe">pipe:pipe:hold_e</a>&nbsp;, <a href="#hold_pipe_e___hold_logic">hold_logic:hold_logic:hold_pipe_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_r___hold_logic"></a><a  href="hold_logic.v.html#93">hold_pipe_r : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_r___iu">iu:hold_logic:hold_pipe_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_pipe_r___iu"></a><a  href="iu.v.html#389">hold_pipe_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_r___pipe">pipe:pipe:hold_r</a>&nbsp;, <a href="#hold_pipe_r___hold_logic">hold_logic:hold_logic:hold_pipe_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_r___fold_monitor"></a><a  href="fold_mon.v.html#119">hold_r : fold_monitor</a></b> : reg</b>
<dt>&nbsp;<b><a name="hold_r___ifu"></a><a  href="ifu.v.html#139">hold_r : ifu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:flop_gr_1:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_2:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_3:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_4:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_5:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_6:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_7:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_8:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_gr_9:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_fold:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_no_fold:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_1_rs1:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_2_rs1:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_offset_1_rs1:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_offset_2_rs1:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_valid_rs1:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_help_rs1:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lv_rs1:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lv_acc_rs1:enable</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:flop_type_rs1:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_rev_ops:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_st_op:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_optop:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_1_rs2:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_2_rs2:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_offset_1_rs2:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_offset_2_rs2:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_rs2:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lv_rs2:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_lvars_acc_rs2:enable</a>&nbsp;, <a href="#enable___ff_sre_8">ff_sre_8:flop_opcode_1_op:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_2_op:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_3_op:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_4_op:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_5_op:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_op_rcu:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_op_ucode:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_op_gen:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:flop_offset_br:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_1_rsd:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_opcode_2_rsd:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_vld_rsd:enable</a>&nbsp;, <a href="#enable___ff_se_8">ff_se_8:flop_offset_rsd:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_drty_inst:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:flop_putfield:enable</a>&nbsp;, <a href="#enable___ff_sre_3">ff_sre_3:flop_inst_fold_r:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ifu_r___iu">iu:ifu:hold_ifu_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_r___pipe"></a><a  href="pipe.v.html#126">hold_r : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_r___pipe_cntl">pipe_cntl:pipe_cntl:hold_r</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_pipe_r___iu">iu:pipe:hold_pipe_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_r___pipe_cntl"></a><a  href="pipe_cntl.v.html#111">hold_r : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_r___pipe">pipe:pipe_cntl:hold_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_r___trap"></a><a  href="trap.v.html#116">hold_r : trap</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_sre">ff_sre:irl_r_reg:enable</a>&nbsp;, <a href="#enable___ff_sre_4">ff_sre_4:pj_irl_r_reg:enable</a>&nbsp;, <a href="#enable___ff_sre">ff_sre:nmi_r_reg:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_trap_r___iu">iu:trap:hold_trap_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_rcu_c___hold_logic"></a><a  href="hold_logic.v.html#98">hold_rcu_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_c___iu">iu:hold_logic:hold_rcu_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_rcu_c___iu"></a><a  href="iu.v.html#393">hold_rcu_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___rcu">rcu:rcu:hold_c</a>&nbsp;, <a href="#hold_rcu_c___hold_logic">hold_logic:hold_logic:hold_rcu_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_rcu_e___hold_logic"></a><a  href="hold_logic.v.html#97">hold_rcu_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_e___iu">iu:hold_logic:hold_rcu_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_rcu_e___iu"></a><a  href="iu.v.html#392">hold_rcu_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___rcu">rcu:rcu:hold_e</a>&nbsp;, <a href="#hold_rcu_e___hold_logic">hold_logic:hold_logic:hold_rcu_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_rcu_ucode___hold_logic"></a><a  href="hold_logic.v.html#99">hold_rcu_ucode : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_ucode___iu">iu:hold_logic:hold_rcu_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_rcu_ucode___iu"></a><a  href="iu.v.html#394">hold_rcu_ucode : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ucode___rcu">rcu:rcu:hold_ucode</a>&nbsp;, <a href="#hold_ucode___pipe">pipe:pipe:hold_ucode</a>&nbsp;, <a href="#hold_rcu_ucode___hold_logic">hold_logic:hold_logic:hold_rcu_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_trap_c___hold_logic"></a><a  href="hold_logic.v.html#103">hold_trap_c : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_trap_c___iu">iu:hold_logic:hold_trap_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_trap_c___iu"></a><a  href="iu.v.html#397">hold_trap_c : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_c___trap">trap:trap:hold_c</a>&nbsp;, <a href="#hold_trap_c___hold_logic">hold_logic:hold_logic:hold_trap_c</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_trap_e___hold_logic"></a><a  href="hold_logic.v.html#102">hold_trap_e : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_trap_e___iu">iu:hold_logic:hold_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_trap_e___iu"></a><a  href="iu.v.html#396">hold_trap_e : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_e___trap">trap:trap:hold_e</a>&nbsp;, <a href="#hold_trap_e___hold_logic">hold_logic:hold_logic:hold_trap_e</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_trap_r___hold_logic"></a><a  href="hold_logic.v.html#101">hold_trap_r : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_trap_r___iu">iu:hold_logic:hold_trap_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_trap_r___iu"></a><a  href="iu.v.html#395">hold_trap_r : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_r___trap">trap:trap:hold_r</a>&nbsp;, <a href="#hold_trap_r___hold_logic">hold_logic:hold_logic:hold_trap_r</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___hold_logic"></a><a  href="hold_logic.v.html#83">hold_ucode : hold_logic</a></b> : output</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ucode___iu">iu:hold_logic:hold_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___iu"></a><a  href="iu.v.html#382">hold_ucode : iu</a></b> : wire</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#ie_stall_ucode___ucode">ucode:ucode:ie_stall_ucode</a>&nbsp;, <a href="#hold_ucode___hold_logic">hold_logic:hold_logic:hold_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___pipe"></a><a  href="pipe.v.html#130">hold_ucode : pipe</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ucode___pipe_cntl">pipe_cntl:pipe_cntl:hold_ucode</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_ucode___iu">iu:pipe:hold_rcu_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___pipe_cntl"></a><a  href="pipe_cntl.v.html#110">hold_ucode : pipe_cntl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ucode___pipe">pipe:pipe_cntl:hold_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___rcu"></a><a  href="rcu.v.html#146">hold_ucode : rcu</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#hold_ucode___rcu_dpath">rcu_dpath:rcu_dpath:hold_ucode</a>&nbsp;, <a href="#hold_ucode___rcu_ctl">rcu_ctl:rcu_ctl:hold_ucode</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_rcu_ucode___iu">iu:rcu:hold_rcu_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___rcu_ctl"></a><a  href="rcu_ctl.v.html#171">hold_ucode : rcu_ctl</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ucode___rcu">rcu:rcu_ctl:hold_ucode</a>&nbsp;</td></tr>
</table></div>
<dt>&nbsp;<b><a name="hold_ucode___rcu_dpath"></a><a  href="rcu_dpath.v.html#136">hold_ucode : rcu_dpath</a></b> : input</b>
<div align=right><table cols=2 width="97%" nosave>
<tr><td valign=top width="17%"><i>Connects down to:</i></td><td valign=top width="83%"><a href="#enable___ff_se_32">ff_se_32:flop_scache_miss_addr:enable</a>&nbsp;</td></tr>
<tr><td valign=top width="17%"><i>Connects up to:</i></td><td valign=top width="83%"><a href="#hold_ucode___rcu">rcu:rcu_dpath:hold_ucode</a>&nbsp;</td></tr>
</table></div>
</dl>
<center><table class=NB cols=26 nosave><tr><td align="center"><a  href="hierarchy-s.html#index--A">A</a></td><td align="center"><a  href="hierarchy-s.p2.html#index--B">B</a></td><td align="center"><a  href="hierarchy-s.p3.html#index--C">C</a></td><td align="center"><a  href="hierarchy-s.p4.html#index--D">D</a></td><td align="center"><a  href="hierarchy-s.p5.html#index--E">E</a></td><td align="center"><a  href="hierarchy-s.p6.html#index--F">F</a></td><td align="center"><a  href="hierarchy-s.p7.html#index--G">G</a></td><td align="center"><a  href="hierarchy-s.p8.html#index--H">H</a></td><td align="center"><a  href="hierarchy-s.p9.html#index--I">I</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--J">J</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--K">K</a></td><td align="center"><a  href="hierarchy-s.p10.html#index--L">L</a></td><td align="center"><a  href="hierarchy-s.p11.html#index--M">M</a></td><td align="center"><a  href="hierarchy-s.p12.html#index--N">N</a></td><td align="center"><a  href="hierarchy-s.p13.html#index--O">O</a></td><td align="center"><a  href="hierarchy-s.p14.html#index--P">P</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--Q">Q</a></td><td align="center"><a  href="hierarchy-s.p15.html#index--R">R</a></td><td align="center"><a  href="hierarchy-s.p16.html#index--S">S</a></td><td align="center"><a  href="hierarchy-s.p17.html#index--T">T</a></td><td align="center"><a  href="hierarchy-s.p18.html#index--U">U</a></td><td align="center"><a  href="hierarchy-s.p19.html#index--V">V</a></td><td align="center"><a  href="hierarchy-s.p20.html#index--W">W</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--X">X</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Y">Y</a></td><td align="center"><a  href="hierarchy-s.p21.html#index--Z">Z</a></td></tr></table></center>
<center><table class=NB cols=8 nosave><tr><td align="center"><a  href="hierarchy-s.p9.html">Next Page</a></td><td align="center"><a  href="hierarchy.html">Hierarchy</a></td><td align="center"><a  href="hierarchy-f.html">Files</a></td><td align="center"><a  href="hierarchy-m.html">Modules</a></td><td align="center"><font color="#808080">Signals</font></td><td align="center"><a  href="hierarchy-t.html">Tasks</a></td><td align="center"><a  href="hierarchy-fn.html">Functions</a></td><td align="center"><a  href="http://www.abrizio.com/v2html/help_5_0.html?">Help</a></td></tr></table></center>
<hr>
<table>
 <tr><td><i>This page:</td>
  <td><i>Created:</td><td><i>Wed Mar 24 09:42:44 1999</td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <A target="_top" href="http://www.abrizio.com/v2html/v2html.html">  v2html 5.0</A> 
 (written by <A href="mailto:v2html@iname.com">Costas Calamvokis</A>).</i></td><td align="right"><B><A href="http://www.abrizio.com/v2html/help_5_0.html?">Help</A></B></td></tr></table></body>
</html>
