// Seed: 1734101339
module module_0 (
    output tri0 id_0
    , id_10,
    output tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri id_5,
    output tri0 id_6,
    input wire id_7
    , id_11,
    output tri1 id_8
);
  always_latch @(id_10 == "" or posedge id_11) id_6 = id_7 == id_4++;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output tri0  id_2
);
  assign id_0 = 1'h0;
  assign id_0 = id_2++;
  module_0(
      id_2, id_2, id_1, id_1, id_2, id_0, id_2, id_1, id_2
  );
  wire id_4;
  wire id_5;
endmodule
