


                  ##################################################
                  ##                                              ##
                  ##         C A L I B R E    S Y S T E M         ##
                  ##                                              ##
                  ##             L V S   R E P O R T              ##
                  ##                                              ##
                  ##################################################



REPORT FILE NAME:         test.lvs.report
LAYOUT NAME:              /fs/guest/jahyun/test_tsmc/lvs/test.sp ('test')
SOURCE NAME:              /fs/guest/jahyun/test_tsmc/lvs/test.src.net ('test')
RULE FILE:                /fs/guest/jahyun/test_tsmc/lvs/_calibre.lvs_
CREATION TIME:            Sun Mar 27 04:20:21 2022
CURRENT DIRECTORY:        /fs/guest/jahyun/test_tsmc/lvs
USER NAME:                jahyun
CALIBRE VERSION:          v2021.4_25.11    Mon Nov 1 16:12:43 PDT 2021



                               OVERALL COMPARISON RESULTS



                 #   #         ########################  
                  # #          #                      #  
                   #           #     NOT COMPARED     #  
                  # #          #                      #  
                 #   #         ########################  


  Error:    Nothing in source.



**************************************************************************************************************
                                      LVS PARAMETERS
**************************************************************************************************************


o LVS Setup:

   // LVS COMPONENT TYPE PROPERTY
   // LVS COMPONENT SUBTYPE PROPERTY
   // LVS PIN NAME PROPERTY
   LVS POWER NAME                         "AVD33" "AVD33B" "AVD33G" "AVD33R" "AVD33WELL" "AVDD" "AVDDB" "AVDDBG" "AVDDG" "AVDDR"
                                          "AVDWELL" "DVDD" "TAVD33" "TAVD33PST" "TAVDD" "TAVDDPST" "VD33" "VD33WELL" "VDD" "VDD5V"
                                          "VDDG" "VDDPST" "VDDSA" "VDWELL"
   LVS GROUND NAME                        "AGND" "AVS33" "AVS33B" "AVS33G" "AVS33R" "AVS33SUB" "AVSS" "AVSSB" "AVSSBG" "AVSSG"
                                          "AVSSR" "AVSSUB" "DVSS" "GND" "TAVSS" "TAVSSPST" "VS33" "VS33SUB" "VSS" "VSSG" "VSSPST"
                                          "VSSUB"
   LVS CELL SUPPLY                        NO
   LVS RECOGNIZE GATES                    ALL
   // LVS HCELL REPORT
   LVS IGNORE PORTS                       NO
   LVS CHECK PORT NAMES                   YES
   LVS IGNORE TRIVIAL NAMED PORTS         NO
   LVS BUILTIN DEVICE PIN SWAP            YES
   LVS ALL CAPACITOR PINS SWAPPABLE       YES
   LVS DISCARD PINS BY DEVICE             NO
   LVS SOFT SUBSTRATE PINS                NO
   LVS INJECT LOGIC                       YES
   LVS EXPAND UNBALANCED CELLS            YES
   LVS FLATTEN INSIDE CELL                NO
   LVS EXPAND SEED PROMOTIONS             NO
   LVS PRESERVE PARAMETERIZED CELLS       NO
   LVS GLOBALS ARE PORTS                  YES
   LVS RELAX INITIAL CPOINTS              NONE
   LVS REVERSE WL                         NO
   // LVS NETLIST FILTER DEVICES          NO
   // LVS PRESERVE BOX PORTS              NO
   LVS SPICE PREFER PINS                  YES
   LVS SPICE SLASH IS SPACE               YES
   LVS SPICE ALLOW FLOATING PINS          YES
   // LVS SPICE ALLOW INLINE PARAMETERS     
   LVS SPICE ALLOW UNQUOTED STRINGS       NO
   LVS SPICE CONDITIONAL LDD              NO
   LVS SPICE CULL PRIMITIVE SUBCIRCUITS   NO
   // LVS SPICE EXCLUDE CELL SOURCE
   // LVS SPICE EXCLUDE CELL LAYOUT
   LVS SPICE IMPLIED MOS AREA             NO
   // LVS SPICE MULTIPLIER NAME
   LVS SPICE OVERRIDE GLOBALS             NO
   LVS SPICE REDEFINE PARAM               NO
   LVS SPICE REPLICATE DEVICES            NO
   LVS SPICE SCALE X PARAMETERS           NO
   LVS SPICE STRICT WL                    NO
   // LVS SPICE OPTION
   LVS STRICT SUBTYPES                    NO
   LVS EXACT SUBTYPES                     NO
   LAYOUT CASE                            NO
   SOURCE CASE                            NO
   LVS COMPARE CASE                       NO
   LVS COMPARE CASE STRICT                NO
   LVS DOWNCASE DEVICE                    NO
   LVS REPORT MAXIMUM                     50
   LVS PROPERTY RESOLUTION MAXIMUM        32
   // LVS SIGNATURE MAXIMUM
   // LVS FILTER UNUSED OPTION
   // LVS REPORT OPTION
   LVS REPORT UNITS                       YES
   // LVS NON USER NAME PORT
   // LVS NON USER NAME NET
   // LVS NON USER NAME INSTANCE
   // LVS IGNORE DEVICE PIN
   // LVS PREFER NETS FILTER SOURCE
   // LVS PREFER NETS FILTER LAYOUT
   LVS PREFER PORT NETS                   NO
   LVS EXPAND ON ERROR                    NO

   // Device Type Map

   LVS DEVICE TYPE                        RESISTOR "rnod_m" "rnodrpo_m" "rnodw_m" "rnpo1_dis" "rnpo1rpo_dis" "rnpo1w_dis" "rnwod_m"
                                                   "rnwsti_m" "rpod_m" "rpodrpo_m" "rpodw_m" "rppo1_dis" "rppo1rpo_dis"
                                                   "rppo1w_dis" "rppolyhri_dis" [ POS=PLUS NEG=MINUS ]  SOURCE LAYOUT

   // Reduction

   LVS REDUCE SERIES MOS                  NO
   LVS REDUCE PARALLEL MOS                YES
   LVS REDUCE SEMI SERIES MOS             NO
   LVS REDUCE SPLIT GATES                 YES
   LVS REDUCE PARALLEL BIPOLAR            YES
   LVS REDUCE SERIES CAPACITORS           YES
   LVS REDUCE PARALLEL CAPACITORS         YES
   LVS REDUCE SERIES RESISTORS            YES
   LVS REDUCE PARALLEL RESISTORS          YES
   LVS REDUCE PARALLEL DIODES             YES

   LVS REDUCE  rnod_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnod_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnodrpo_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnodrpo_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnodw_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnodw_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnpo1_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnpo1_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnpo1rpo_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnpo1rpo_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnpo1w_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnpo1w_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnwod_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnwod_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rnwsti_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rnwsti_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rpod_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rpod_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rpodrpo_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rpodrpo_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rpodw_m  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rpodw_m  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rppo1_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rppo1_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rppo1rpo_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rppo1rpo_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rppo1w_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rppo1w_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCE  rppolyhri_dis  PARALLEL [ TOLERANCE lr 0 ]
   LVS REDUCE  rppolyhri_dis  SERIES PLUS MINUS [ TOLERANCE wr 0 ]
   LVS REDUCTION PRIORITY                 PARALLEL
   
   LVS SHORT EQUIVALENT NODES             NO

   // Trace Property

   TRACE PROPERTY  mn(n)  l l 0
   TRACE PROPERTY  mn(n)  w w 0
   TRACE PROPERTY  mn(n1)  l l 0
   TRACE PROPERTY  mn(n1)  w w 0
   TRACE PROPERTY  mn(n2)  l l 0
   TRACE PROPERTY  mn(n2)  w w 0
   TRACE PROPERTY  mn(na)  l l 0
   TRACE PROPERTY  mn(na)  w w 0
   TRACE PROPERTY  mn(nb)  l l 0
   TRACE PROPERTY  mn(nb)  w w 0
   TRACE PROPERTY  mn(nd)  l l 0
   TRACE PROPERTY  mn(nd)  w w 0
   TRACE PROPERTY  mn(nl)  l l 0
   TRACE PROPERTY  mn(nl)  w w 0
   TRACE PROPERTY  mn(nn)  l l 0
   TRACE PROPERTY  mn(nn)  w w 0
   TRACE PROPERTY  mp(p)  l l 0
   TRACE PROPERTY  mp(p)  w w 0
   TRACE PROPERTY  mp(pa)  l l 0
   TRACE PROPERTY  mp(pa)  w w 0
   TRACE PROPERTY  mp(pd)  l l 0
   TRACE PROPERTY  mp(pd)  w w 0
   TRACE PROPERTY  d(d1)  a a 0
   TRACE PROPERTY  d(d2)  a a 0
   TRACE PROPERTY  d(d3)  a a 0
   TRACE PROPERTY  d(db)  a a 0
   TRACE PROPERTY  d(dn)  a a 0
   TRACE PROPERTY  d(dp)  a a 0
   TRACE PROPERTY  d(dw)  a a 0
   TRACE PROPERTY  d(ndio_3m)  a a 0
   TRACE PROPERTY  d(ndio_m)  a a 0
   TRACE PROPERTY  d(pdio_m)  a a 0
   TRACE PROPERTY  r(lr)  r r 0
   TRACE PROPERTY  r(m1)  r r 0
   TRACE PROPERTY  r(m2)  r r 0
   TRACE PROPERTY  r(m3)  r r 0
   TRACE PROPERTY  r(m4)  r r 0
   TRACE PROPERTY  r(m5)  r r 0
   TRACE PROPERTY  r(mt)  r r 0
   TRACE PROPERTY  r(nd)  r r 0
   TRACE PROPERTY  r(ni)  r r 0
   TRACE PROPERTY  r(nr)  r r 0
   TRACE PROPERTY  r(ns)  r r 0
   TRACE PROPERTY  r(pd)  r r 0
   TRACE PROPERTY  r(pi)  r r 0
   TRACE PROPERTY  r(pr)  r r 0
   TRACE PROPERTY  r(ps)  r r 0
   TRACE PROPERTY  q(nv)  a a 0
   TRACE PROPERTY  q(nv_mis)  a a 0
   TRACE PROPERTY  q(p1)  a a 0
   TRACE PROPERTY  q(pv)  a a 0
   TRACE PROPERTY  q(pv_mis)  a a 0
   TRACE PROPERTY  r(wo)  r r 0
   TRACE PROPERTY  r(wr)  r r 0
   TRACE PROPERTY  crtmom  nv nv 0
   TRACE PROPERTY  crtmom  nh nh 0
   TRACE PROPERTY  crtmom  s s 0
   TRACE PROPERTY  crtmom  w w 0
   TRACE PROPERTY  crtmom  stm stm 0
   TRACE PROPERTY  crtmom  spm spm 0
   TRACE PROPERTY  mimcap_1p0_sin  lt lt 0
   TRACE PROPERTY  mimcap_1p0_sin  wt wt 0
   TRACE PROPERTY  mimcap_1p0_sin_3t  lt lt 0
   TRACE PROPERTY  mimcap_1p0_sin_3t  wt wt 0
   TRACE PROPERTY  mimcap_1p0_sin_3t  lay lay 0
   TRACE PROPERTY  nmoscap  lr lr 0
   TRACE PROPERTY  nmoscap  wr wr 0
   TRACE PROPERTY  nmoscap  mr mr 0
   TRACE PROPERTY  nmoscap_33  lr lr 0
   TRACE PROPERTY  nmoscap_33  wr wr 0
   TRACE PROPERTY  nmoscap_33  mr mr 0
   TRACE PROPERTY  rnod_m  wr wr 0
   TRACE PROPERTY  rnod_m  lr lr 0
   TRACE PROPERTY  rnodrpo_m  wr wr 0
   TRACE PROPERTY  rnodrpo_m  lr lr 0
   TRACE PROPERTY  rnodw_m  wr wr 0
   TRACE PROPERTY  rnodw_m  lr lr 0
   TRACE PROPERTY  rnpo1_dis  wr wr 0
   TRACE PROPERTY  rnpo1_dis  lr lr 0
   TRACE PROPERTY  rnpo1rpo_dis  wr wr 0
   TRACE PROPERTY  rnpo1rpo_dis  lr lr 0
   TRACE PROPERTY  rnpo1w_dis  wr wr 0
   TRACE PROPERTY  rnpo1w_dis  lr lr 0
   TRACE PROPERTY  rnwod_m  wr wr 0
   TRACE PROPERTY  rnwod_m  lr lr 0
   TRACE PROPERTY  rnwsti_m  wr wr 0
   TRACE PROPERTY  rnwsti_m  lr lr 0
   TRACE PROPERTY  rpod_m  wr wr 0
   TRACE PROPERTY  rpod_m  lr lr 0
   TRACE PROPERTY  rpodrpo_m  wr wr 0
   TRACE PROPERTY  rpodrpo_m  lr lr 0
   TRACE PROPERTY  rpodw_m  wr wr 0
   TRACE PROPERTY  rpodw_m  lr lr 0
   TRACE PROPERTY  rppo1_dis  wr wr 0
   TRACE PROPERTY  rppo1_dis  lr lr 0
   TRACE PROPERTY  rppo1rpo_dis  wr wr 0
   TRACE PROPERTY  rppo1rpo_dis  lr lr 0
   TRACE PROPERTY  rppo1w_dis  wr wr 0
   TRACE PROPERTY  rppo1w_dis  lr lr 0
   TRACE PROPERTY  rppolyhri_dis  wr wr 0
   TRACE PROPERTY  rppolyhri_dis  lr lr 0


**************************************************************************************************************
                                         SUMMARY
**************************************************************************************************************

Total CPU Time:      0 sec
Total Elapsed Time:  0 sec
