Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Dec 16 11:30:28 2022
| Host         : ipn040 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file cryptoprocessor_wrapper_control_sets_placed.rpt
| Design       : cryptoprocessor_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3562 |          886 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             928 |          222 |
| Yes          | No                    | No                     |             312 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             294 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                             Enable Signal                                                                             |                                                                       Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                              |                1 |              2 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | cryptoprocessor_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/inc_IR_address                                                                                                   | cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR_address0                                                                                             |                1 |              6 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/output_gen/index_generator/idx_a                                                                            |                                                                                                                                                              |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[7]                                                                          | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[23]                                                                         | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[31]                                                                         | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/input_gen/index_generator/idx_a                                                                             |                                                                                                                                                              |                3 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/input_gen/index_generator/idx_a[7]_i_1_n_0                                                                  | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/input_gen/index_generator/idx_a                                                                    |                3 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/input_gen/index_generator/psi_idx_ctr[7]_i_1_n_0                                                            | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/input_gen/index_generator/input_reset                                                              |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/output_gen/index_generator/idx_a[7]_i_1__0_n_0                                                              | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/output_gen/index_generator/idx_a                                                                   |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                3 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/cryptoprocessor98_net_1                |                                                                                                                                                              |                3 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                              |                3 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                              |                3 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                              |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/p_1_in[15]                                                                         | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                2 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                               | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                1 |              8 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |                4 |             12 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/state[0]_i_1_n_0                                                                                   |                3 |             12 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                              |                4 |             13 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                              |                2 |             14 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                              |                2 |             14 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                              |                3 |             16 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                              |                8 |             17 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                              |                6 |             17 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                              |                5 |             28 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                              |                7 |             28 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                              |                6 |             28 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                              |                7 |             28 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                    | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                      |               21 |             32 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                              |                9 |             32 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/control_high_word[0]                                                      |               10 |             33 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/IR/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int[35]                                          | cryptoprocessor_i/AXI_Slave8Ports_new_0/inst/AXI_Slave8Ports_new_v1_0_S00_AXI_inst/control_high_word[0]                                                      |               12 |             38 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                              |                9 |             45 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                              |                8 |             45 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 | cryptoprocessor_i/ComputeCoreWrapper_0/inst/ISA_CTRL/wea_ext_ISA                                                                                                      |                                                                                                                                                              |               13 |             52 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/output_gen/SR[0]                                                                                   |               93 |            321 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       | cryptoprocessor_i/ComputeCoreWrapper_0/inst/CORE/polymult/input_gen/index_generator/input_reset                                                              |              103 |            528 |
|  cryptoprocessor_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                       |                                                                                                                                                              |              887 |           3906 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


