<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/tests/generated/ivtest
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v</a>
time_elapsed: 0.092s
ram usage: 11000 KB
</pre>
<pre class="log">

%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:24</a>: Unsupported: Ignoring delay on this delayed statement.
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:28</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:42</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-STMTDLY: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-71" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:71</a>: Unsupported: Ignoring delay on this delayed statement.
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:52</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s MODDIVS generates 32 bits.
                                                                                            : ... In instance main.stim
%Warning-WIDTH: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:16</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;result&#39; generates 32 bits.
                                                                                            : ... In instance main.c_vhdl
%Error: <a href="../../../../third_party/tests/ivtest/ivltests/vhdl_test9.v.html#l-66" target="file-frame">third_party/tests/ivtest/ivltests/vhdl_test9.v:66</a>: Cannot find file containing module: &#39;count_ones&#39;
        ... Looked in:
             /tmpfs/src/github/sv-tests/tests/generated/ivtest/count_ones
             /tmpfs/src/github/sv-tests/tests/generated/ivtest/count_ones.v
             /tmpfs/src/github/sv-tests/tests/generated/ivtest/count_ones.sv
             count_ones
             count_ones.v
             count_ones.sv
             obj_dir/count_ones
             obj_dir/count_ones.v
             obj_dir/count_ones.sv
%Error: Exiting due to 1 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>