<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>MD Jannatul Nayem</title>
    <link rel="stylesheet" href="style.css" />
    <link
      rel="stylesheet"
      href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css"
      integrity="sha512-iecdLmaskl7CVkqkXNQ/ZH/XLlvWZOJyj7Yy7tcenmpD1ypASozpmT/E0iPtmFIB46ZmdtAc9eNBvH0H/ZpiBw=="
      crossorigin="anonymous"
      referrerpolicy="no-referrer"
    />
    <link rel="stylesheet" href="styles/Contact.css" />
  </head>

  <body>
    <nav class="navbar">
      <div class="max-width">
        <div class="logo">
          <a href="#">Portfo<span>lio.</span></a>
        </div>
        <ul class="menu">
          <li><a href="#home">Home</a></li>
          <li><a href="#about">About</a></li>
          <li><a href="#services">Service</a></li>
          <li><a href="#skills">Skills</a></li>
          <li><a href="#gallery">Gallery</a></li>
          <li><a href="#contact">Contact</a></li>
        </ul>
        <div class="menu-btn">
          <i class="fas fa-bars"></i>
        </div>
      </div>
    </nav>

    <div class="Onscreen-link">
      <button
        class="btn request-callback"
        onclick="window.open('https://twitter.com/MDJanna76084147')"
      >
        <i class="fa-brands fa-twitter"></i>
      </button>
      <button
        class="btn"
        onclick="window.open('https://www.linkedin.com/in/smnayem24/')"
      >
        <i class="fa-brands fa-linkedin"></i>
      </button>
      <button
        class="btn"
        onclick="window.open('https://www.facebook.com/thisisnayem24/')"
      >
        <i class="fa-brands fa-square-facebook"></i>
      </button>
      <button
        class="btn"
        onclick="window.open('https://www.instagram.com/smnayem24/')"
      >
        <i class="fa-brands fa-instagram"></i>
      </button>
    </div>

    <!-- Home Section Start -->
    <section class="home" id="home">
      <div class="max-width">
        <div class="home-content">
          <div class="text-1">Hello, it's</div>
          <div class="text-2">MD Jannatul Nayem</div>
          <div class="text-3"><span>VLSI Design Engineer</span></div>
          <button id="hireButton" disabled>Blog Post</button>
        </div>
      </div>
    </section>

    <!--About Section-->

    <section class="about" id="about">
      <div class="max-width">
        <h2 class="title">About me</h2>
        <div class="book-container">
          <!-- Book Cover -->
          <div class="book-cover">
            <div class="cover-content">
              <div class="shine"></div>
              <h3>My Story</h3>
              <p>Click to Open</p>
            </div>
          </div>

          <!-- Book Pages -->
          <div class="book-pages">
            <!-- Navigation Buttons -->
            <button class="page-nav prev" aria-label="Previous page">
              <i class="fas fa-chevron-left"></i>
            </button>
            <button class="page-nav next" aria-label="Next page">
              <i class="fas fa-chevron-right"></i>
            </button>

            <!-- Pages -->
            <div class="pages-wrapper">
              <div class="page" data-page="1">
                <div class="page-content">
                  <h3>Who Am I</h3>
                  <p>
                    I am a passionate VLSI Design Engineer with a deep focus on
                    digital system design and optimization. Currently pursuing
                    Electronics & Communication Engineering at NIT Silchar, I
                    specialize in FPGA implementation and RTL design.
                  </p>
                  <p>
                    My technical journey began with a fascination for integrated
                    circuits and has evolved into a dedicated pursuit of
                    excellence in digital design. I combine theoretical
                    knowledge with practical implementation skills to create
                    efficient and innovative solutions.
                  </p>
                  <p>
                    With a strong foundation in digital electronics and a keen
                    interest in emerging technologies, I am constantly exploring
                    new ways to push the boundaries of what's possible in VLSI
                    design.
                  </p>
                  <div class="page-footer">Page 1 of 4</div>
                </div>
              </div>

              <div class="page" data-page="2">
                <div class="page-content">
                  <h3>Vision</h3>
                  <p>
                    My vision is to contribute to the advancement of
                    semiconductor technology through innovative VLSI design
                    solutions. I aim to bridge the gap between theoretical
                    concepts and practical implementations in the field of
                    digital design.
                  </p>
                  <p>
                    Looking ahead, I see myself playing a key role in developing
                    next-generation computing architectures and contributing to
                    the evolution of efficient hardware solutions for emerging
                    technologies like AI and quantum computing.
                  </p>
                  <p>
                    I believe in creating sustainable and power-efficient
                    designs that can make a real impact in the world of
                    electronics and computing.
                  </p>
                  <div class="page-footer">Page 2 of 4</div>
                </div>
              </div>

              <div class="page" data-page="3">
                <div class="page-content">
                  <h3>Experience</h3>
                  <p>
                    • VLSI Design Intern at Leading Semiconductor Company
                    (2023)<br />
                    - Developed and optimized RTL designs for high-performance
                    computing applications<br />
                    - Implemented efficient verification strategies for complex
                    digital systems
                  </p>
                  <p>
                    • Research Assistant at University Digital Lab
                    (2022-2023)<br />
                    - Conducted research on low-power VLSI design techniques<br />
                    - Published two technical papers in international
                    conferences
                  </p>
                  <p>
                    • Technical Team Lead, College Projects (2021-2022)<br />
                    - Led a team of 5 in developing FPGA-based solutions<br />
                    - Successfully delivered multiple project implementations
                  </p>
                  <div class="page-footer">Page 3 of 4</div>
                </div>
              </div>

              <div class="page" data-page="4">
                <div class="page-content">
                  <h3>Social Activities</h3>
                  <p>
                    • IEEE Student Branch Coordinator<br />
                    - Organized technical workshops and seminars<br />
                    - Mentored junior students in digital design projects
                  </p>
                  <p>
                    • VLSI Design Club Founder<br />
                    - Created a platform for students to explore VLSI design<br />
                    - Conducted regular knowledge-sharing sessions
                  </p>
                  <p>
                    • Community Outreach<br />
                    - Volunteer teacher for underprivileged students<br />
                    - Organized technology awareness programs in local schools
                  </p>
                  <div class="page-footer">Page 4 of 4</div>
                </div>
              </div>
            </div>
          </div>
        </div>

        <!-- Stats Display -->
        <div class="stats-display">
          <div class="stat-card">
            <div class="stat-icon">
              <i class="fas fa-clock"></i>
            </div>
            <div class="stat-info">
              <span class="stat-number">3+</span>
              <span class="stat-label">Years Experience</span>
            </div>
          </div>

          <div class="stat-card">
            <div class="stat-icon">
              <i class="fas fa-project-diagram"></i>
            </div>
            <div class="stat-info">
              <span class="stat-number">15+</span>
              <span class="stat-label">Projects Done</span>
            </div>
          </div>

          <div class="stat-card">
            <div class="stat-icon">
              <i class="fas fa-file-alt"></i>
            </div>
            <div class="stat-info">
              <span class="stat-number">5+</span>
              <span class="stat-label">Technical Papers</span>
            </div>
          </div>
        </div>

        <div class="resume-link">
          <a
            href="https://shorturl.at/cqPVW"
            target="_blank"
            class="resume-button"
          >
            <span class="button-text">View Resume</span>
            <i class="fas fa-arrow-right"></i>
          </a>
        </div>
      </div>
    </section>

    <!--Service Section-->
    <!--
    <section class="services" id="services">
      <div class="max-width">
        <h2 class="title">My Services</h2>
        <div class="serv-content">
          <div class="card">
            <div class="box">
              <i class="fas fa-paint-brush"></i>
              <div class="text">Web Design</div>
              <p>
                Lorem ipsum dolor sit amet consectetur adipisicing elit.
                Distinctio animi aliquam praesentium rem temporibus reiciendis!
              </p>
            </div>
          </div>

          <div class="card">
            <div class="box">
              <i class="fas fa-chart-line"></i>
              <div class="text">Advertising</div>
              <p>
                Lorem ipsum dolor sit amet consectetur adipisicing elit.
                Distinctio animi aliquam praesentium rem temporibus reiciendis!
              </p>
            </div>
          </div>

          <div class="card">
            <div class="box">
              <i class="fas fa-microphone-alt"></i>
              <div class="text">Voice Over</div>
              <p>
                Lorem ipsum dolor sit amet consectetur adipisicing elit.
                Distinctio animi aliquam praesentium rem temporibus reiciendis!
              </p>
            </div>
          </div>
        </div>
      </div>
    </section>
  -->
    <!--Skill Section-->
    <section class="skills" id="skills">
      <div class="max-width">
        <h2 class="title">Technical Skills</h2>

        <section class="skills-orbital">
          <div class="orbital-skills">
            <!-- Core node -->
            <div class="core-node">Core Skills</div>

            <!-- First orbit -->
            <div class="orbit orbit-1">
              <div class="skill-item">VLSI Design</div>
              <div class="skill-item">Digital Logic</div>
              <div class="skill-item">RTL Design</div>
            </div>

            <!-- Second orbit -->
            <div class="orbit orbit-2">
              <div class="skill-item">Synthesis</div>
              <div class="skill-item">Verification</div>
              <div class="skill-item">Testing</div>
            </div>

            <!-- Third orbit -->
            <div class="orbit orbit-3">
              <div class="skill-item">ASIC Flow</div>
              <div class="skill-item">FPGA</div>
              <div class="skill-item">Verilog</div>
            </div>

            <!-- Fourth orbit -->
            <div class="orbit orbit-4">
              <div class="skill-item">SystemVerilog</div>
              <div class="skill-item">Timing Analysis</div>
              <div class="skill-item">Python</div>
            </div>
          </div>
        </section>
      </div>
    </section>

    <!--My Projects-->
    <section class="projects-section" id="projects">
      <div class="max-width">
        <h2 class="title">My Projects</h2>
        <div class="projects-grid">
          <!-- Project 1 -->
          <div class="project-card">
            <div class="project-header">
              <i class="fas fa-microchip"></i>
              <div>
                <h3 class="project-title">
                  Efficient Encryption and Decryption System
                </h3>
                <p class="project-subtitle">
                  B.Tech Final Year Project at NIT Silchar
                </p>
              </div>
            </div>
            <p>
              FPGA Implementation of Cryptographic Algorithms (16, 32, 64 & 128
              bits) using Verilog
            </p>
            <div class="project-tags">
              <span class="project-tag">FPGA</span>
              <span class="project-tag">Verilog</span>
              <span class="project-tag">Cryptography</span>
            </div>
            <div class="project-links">
              <a
                href="#"
                class="project-link primary project-details-btn"
                data-project="encryption"
                >Read More</a
              >
            </div>
          </div>

          <!-- Project 2 -->
          <div class="project-card">
            <div class="project-header">
              <i class="fas fa-traffic-light"></i>
              <div>
                <h3 class="project-title">Smart Traffic Signal Controller</h3>
                <p class="project-subtitle">
                  Summer Research Intern at MOCITE Technology
                </p>
              </div>
            </div>
            <p>
              FPGA Implementation of an intelligent traffic management system
              using Verilog HDL for real-time signal control
            </p>
            <div class="project-tags">
              <span class="project-tag">FPGA</span>
              <span class="project-tag">Verilog</span>
              <span class="project-tag">RTL</span>
            </div>
            <div class="project-links">
              <a
                href="#"
                class="project-link primary project-details-btn"
                data-project="traffic"
                >Read More</a
              >
            </div>
          </div>

          <!-- Project 3 -->
          <div class="project-card">
            <div class="project-header">
              <i class="fas fa-clock"></i>
              <div>
                <h3 class="project-title">Digital Clock Implementation</h3>
                <p class="project-subtitle">Academic Project at NIT Silchar</p>
              </div>
            </div>
            <p>
              Digital Clock using seven-segment display for accurate time
              display in hours, minutes, and seconds
            </p>
            <div class="project-tags">
              <span class="project-tag">Digital Design</span>
              <span class="project-tag">Hardware</span>
              <span class="project-tag">RTL</span>
            </div>
            <div class="project-links">
              <a
                href="#"
                class="project-link primary project-details-btn"
                data-project="clock"
                >Read More</a
              >
            </div>
          </div>

          <!-- Project 4 -->
          <div class="project-card">
            <div class="project-header">
              <i class="fas fa-memory"></i>
              <div>
                <h3 class="project-title">RISC-V Processor Design</h3>
                <p class="project-subtitle">Advanced Digital Design Project</p>
              </div>
            </div>
            <p>
              Implementation of a basic RISC-V processor core with pipelining
              and hazard detection
            </p>
            <div class="project-tags">
              <span class="project-tag">RISC-V</span>
              <span class="project-tag">Verilog</span>
              <span class="project-tag">CPU Design</span>
            </div>
            <div class="project-links">
              <a
                href="#"
                class="project-link primary project-details-btn"
                data-project="riscv"
                >Read More</a
              >
            </div>
          </div>

          <!-- Project 5 -->
          <div class="project-card">
            <div class="project-header">
              <i class="fas fa-microchip"></i>
              <div>
                <h3 class="project-title">ALU Design and Synthesis</h3>
                <p class="project-subtitle">Digital Electronics Lab</p>
              </div>
            </div>
            <p>
              32-bit Arithmetic Logic Unit with floating-point operations and
              optimization for power efficiency
            </p>
            <div class="project-tags">
              <span class="project-tag">RTL</span>
              <span class="project-tag">SystemVerilog</span>
              <span class="project-tag">Synthesis</span>
            </div>
            <div class="project-links">
              <a
                href="#"
                class="project-link primary project-details-btn"
                data-project="alu"
                >Read More</a
              >
            </div>
          </div>
        </div>

        <!-- Add Navigation Arrows -->
        <div class="project-navigation">
          <button class="nav-arrow prev" onclick="scrollToPrev()">
            <i class="fas fa-chevron-left"></i>
          </button>
          <button class="nav-arrow next" onclick="scrollToNext()">
            <i class="fas fa-chevron-right"></i>
          </button>
        </div>
      </div>
    </section>

    <!-- Add Modal Container -->
    <div class="modal-container">
      <!-- Encryption Project Modal -->
      <div class="project-modal" id="encryption-modal">
        <button class="close-modal">&times;</button>
        <div class="modal-content">
          <div class="modal-header">
            <h2>Efficient Encryption and Decryption System</h2>
            <div class="project-meta">
              <span><i class="fas fa-calendar"></i> 2023</span>
              <span><i class="fas fa-code-branch"></i> FPGA Design</span>
            </div>
          </div>
          <div class="project-gallery">
            <img src="images/projects/encryption-1.jpg" alt="Project Image" />
            <img src="images/projects/encryption-2.jpg" alt="Project Image" />
          </div>
          <div class="project-info">
            <h3>Project Overview</h3>
            <p>
              Developed a comprehensive encryption and decryption system
              implementing various cryptographic algorithms on FPGA using
              Verilog HDL. The system supports multiple key sizes (16, 32, 64 &
              128 bits) and offers flexible configuration options.
            </p>

            <h3>Technical Details</h3>
            <ul>
              <li>Implemented using Xilinx Vivado Design Suite</li>
              <li>
                Achieved optimal resource utilization through efficient RTL
                design
              </li>
              <li>Integrated multiple encryption standards and protocols</li>
              <li>Comprehensive testbench development and verification</li>
            </ul>

            <h3>Key Achievements</h3>
            <p>
              Successfully achieved 95% resource optimization compared to
              traditional implementations, with throughput improvement of 40%
              for 128-bit encryption.
            </p>
          </div>
        </div>
      </div>

      <!-- Traffic Signal Modal -->
      <div class="project-modal" id="traffic-modal">
        <button class="close-modal">&times;</button>
        <div class="modal-content">
          <div class="modal-header">
            <h2>Smart Traffic Signal Controller</h2>
            <div class="project-meta">
              <span><i class="fas fa-calendar"></i> 2023</span>
              <span><i class="fas fa-code-branch"></i> FPGA Design</span>
            </div>
          </div>
          <div class="project-gallery">
            <img src="images/projects/traffic-1.jpg" alt="Traffic Controller" />
            <img src="images/projects/traffic-2.jpg" alt="System Design" />
          </div>
          <div class="project-info">
            <h3>Project Overview</h3>
            <p>
              Developed an intelligent traffic management system using FPGA
              implementation to optimize traffic flow and reduce congestion in
              urban areas. The system features real-time adaptation to traffic
              patterns.
            </p>

            <h3>Technical Details</h3>
            <ul>
              <li>Real-time traffic density analysis</li>
              <li>Dynamic signal timing adjustment</li>
              <li>Emergency vehicle priority system</li>
              <li>Pedestrian crossing integration</li>
            </ul>

            <h3>Key Achievements</h3>
            <p>
              Reduced average wait time by 45% in simulation tests and
              implemented successful prototype at a busy intersection.
            </p>
          </div>
        </div>
      </div>

      <!-- Clock Project Modal -->
      <div class="project-modal" id="clock-modal">
        <button class="close-modal">&times;</button>
        <div class="modal-content">
          <div class="modal-header">
            <h2>Digital Clock Implementation</h2>
            <div class="project-meta">
              <span><i class="fas fa-calendar"></i> 2022</span>
              <span><i class="fas fa-microchip"></i> Digital Design</span>
            </div>
          </div>
          <div class="project-gallery">
            <img src="images/projects/clock-1.jpg" alt="Clock Design" />
            <img src="images/projects/clock-2.jpg" alt="Implementation" />
          </div>
          <div class="project-info">
            <h3>Project Overview</h3>
            <p>
              Created a highly accurate digital clock system using seven-segment
              displays, implementing full time-keeping functionality with mode
              selection and time setting capabilities.
            </p>

            <h3>Technical Details</h3>
            <ul>
              <li>24-hour format display system</li>
              <li>Precision timing using crystal oscillator</li>
              <li>User-friendly time setting interface</li>
              <li>Power-efficient design</li>
            </ul>

            <h3>Key Achievements</h3>
            <p>
              Achieved timing accuracy within ±1 second per day and reduced
              power consumption by 30% compared to traditional designs.
            </p>
          </div>
        </div>
      </div>

      <!-- RISC-V Project Modal -->
      <div class="project-modal" id="riscv-modal">
        <button class="close-modal">&times;</button>
        <div class="modal-content">
          <div class="modal-header">
            <h2>RISC-V Processor Design</h2>
            <div class="project-meta">
              <span><i class="fas fa-calendar"></i> 2023</span>
              <span><i class="fas fa-microchip"></i> CPU Architecture</span>
            </div>
          </div>
          <div class="project-gallery">
            <img src="images/projects/riscv-1.jpg" alt="Processor Design" />
            <img
              src="images/projects/riscv-2.jpg"
              alt="Pipeline Implementation"
            />
          </div>
          <div class="project-info">
            <h3>Project Overview</h3>
            <p>
              Implemented a 5-stage pipelined RISC-V processor core with hazard
              detection and forwarding units, supporting the RV32I instruction
              set.
            </p>

            <h3>Technical Details</h3>
            <ul>
              <li>5-stage pipeline architecture</li>
              <li>Data hazard detection and resolution</li>
              <li>Branch prediction implementation</li>
              <li>Cache memory interface</li>
            </ul>

            <h3>Key Achievements</h3>
            <p>
              Successfully achieved operating frequency of 100MHz with minimal
              pipeline stalls and 85% branch prediction accuracy.
            </p>
          </div>
        </div>
      </div>

      <!-- ALU Project Modal -->
      <div class="project-modal" id="alu-modal">
        <button class="close-modal">&times;</button>
        <div class="modal-content">
          <div class="modal-header">
            <h2>ALU Design and Synthesis</h2>
            <div class="project-meta">
              <span><i class="fas fa-calendar"></i> 2022</span>
              <span><i class="fas fa-cog"></i> RTL Design</span>
            </div>
          </div>
          <div class="project-gallery">
            <img src="images/projects/alu-1.jpg" alt="ALU Architecture" />
            <img src="images/projects/alu-2.jpg" alt="Synthesis Results" />
          </div>
          <div class="project-info">
            <h3>Project Overview</h3>
            <p>
              Designed and implemented a 32-bit Arithmetic Logic Unit supporting
              both integer and floating-point operations with optimized power
              consumption.
            </p>

            <h3>Technical Details</h3>
            <ul>
              <li>32-bit data path architecture</li>
              <li>IEEE-754 floating-point support</li>
              <li>Pipelined multiplication unit</li>
              <li>Power gating implementation</li>
            </ul>

            <h3>Key Achievements</h3>
            <p>
              Achieved 40% power reduction compared to baseline design while
              maintaining full operational frequency of 200MHz.
            </p>
          </div>
        </div>
      </div>
    </div>

    <!--Contact Section-->
    <section id="contact" class="contact-section">
      <h2>Get In Touch</h2>
      <form id="contactForm" class="contact-form">
        <div class="input-group">
          <i class="fas fa-user input-icon"></i>
          <input type="text" id="name" placeholder="Your Name" required />
        </div>

        <div class="input-group">
          <i class="fas fa-envelope input-icon"></i>
          <input type="email" id="email" placeholder="Your Email" required />
        </div>

        <div class="input-group">
          <textarea id="message" placeholder="Your Message" required></textarea>
        </div>

        <button type="submit" class="submit-btn">
          <i class="fas fa-paper-plane"></i>
          Send Message
        </button>

        <div id="statusMessage" class="status-message"></div>
      </form>
    </section>

    <footer>
      <span
        >Created By <a href="#">MD Jannatul Nayem</a> |
        <span class="far fa-copyright"></span> 2020 All rights reserved.</span
      >
    </footer>
    <script src="https://cdn.jsdelivr.net/npm/typed.js@2.0.12"></script>
    <script src="script.js"></script>
    <script src="js/contact.js"></script>
  </body>
</html>
