ncverilog: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncverilog	08.20-s015: Started on Apr 25, 2019 at 09:59:32 ICT
ncverilog
	-f top.vc
		tb_rsinv.v
		-y
		../ippackage/ipddr2phy/core
		-y
		../ippackage/ipspi3linkif/core
		-y
		../ippackage/ippcrc/core
		-y
		../ippackage/ippcsge/core
		-y
		../ippackage/ipsmacge/core
		-y
		../lib/atvn/lib_v/macro
		-y
		../lib/atvn/lib_v/ram
		-y
		../rtl/corexxx/
		-y
		../rtl/libp/
		-y
		../testbench/source/
		-y
		../testbench/testcase/
		+liborder
		+libext+.vt+.v+.V+
		+incdir+.+
		+nowarnTFNPC
		+nowarnTFMPC
		+define+approximate
		+notimingchecks
		+nclibdirname+inca_libs
	-l
	ncverilog.log
	+profile
	+access+r+w
Recompiling... reason: file './tb_rsinv.v' is newer than expected.
	expected: Thu Apr 25 09:49:37 2019
	actual:   Thu Apr 25 10:00:51 2019
file: tb_rsinv.v
	module worklib.tb_rsinv:v
		errors: 0, warnings: 0
ncvlog: *W,LIBNOF: Library file or directory "../ippackage/ipddr2phy/core" does not exist.
ncvlog: *W,LIBNOF: Library file or directory "../ippackage/ipspi3linkif/core" does not exist.
ncvlog: *W,LIBNOF: Library file or directory "../testbench/source/" does not exist.
file: ../rtl/corexxx//rsinv.v
ncvlog: *W,LIBNOU: Library "../ippackage/ippcrc/core" given but not used.
ncvlog: *W,LIBNOU: Library "../ippackage/ippcsge/core" given but not used.
ncvlog: *W,LIBNOU: Library "../ippackage/ipsmacge/core" given but not used.
ncvlog: *W,LIBNOU: Library "../lib/atvn/lib_v/macro" given but not used.
ncvlog: *W,LIBNOU: Library "../lib/atvn/lib_v/ram" given but not used.
ncvlog: *W,LIBNOU: Library "../rtl/libp/" given but not used.
ncvlog: *W,LIBNOU: Library "../testbench/testcase/" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 10
		Caching library 'worklib' ....... Done
		Caching library 'corexxx' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.tb_rsinv:v <0x3da7d2c1>
			streams:  12, words:  8164
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              24      24
		Scalar wires:           24       -
		Vectored wires:          5       -
		Always blocks:          12      12
		Initial blocks:          4       4
		Cont. assignments:       7      18
		Pseudo assignments:      7       7
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_rsinv:v
Loading snapshot worklib.tb_rsinv:v .................... Done
ncsim> source /opt/tools/bin/ca/82/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 10730500 PS + 0
./tb_rsinv.v:84 $finish;
ncsim> exit
TOOL:	ncverilog	08.20-s015: Exiting on Apr 25, 2019 at 09:59:34 ICT  (total: 00:00:02)
