First day, using verilog. Built a MUX ( 2:1 ) and synthesised it 

Date of execution : 3/3/2023
