#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jun 22 11:38:32 2023
# Process ID: 431147
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 23, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JUNE/project_JUNE.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JUNE/project_JUNE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_new_ipg_tx_behav -key {Behavioral:sim_1:Functional:test_new_ipg_tx} -tclbatch {test_new_ipg_tx.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_new_ipg_tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
memfin, rd_ptr 0
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
memfin, rd_ptr 1
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_new_ipg_tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 7525.379 ; gain = 81.207 ; free physical = 173748 ; free virtual = 232010
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
memfin, rd_ptr 0
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
memfin, rd_ptr 1
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7699.734 ; gain = 0.000 ; free physical = 173787 ; free virtual = 232050
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
memfin, rd_ptr 0
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
memfin, rd_ptr 1
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 7790.797 ; gain = 0.000 ; free physical = 173773 ; free virtual = 232037
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7840.688 ; gain = 0.000 ; free physical = 173751 ; free virtual = 232016
set_property top test_buf [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:106]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_new_ipg_tx/clk was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/encoded_tx_hdr_next was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/encoded_tx_data_next was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/ipg_reply was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/proced_encoded_tx_data was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/proced_encoded_tx_hdr was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/tx_len was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/tx_payload_count was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/tuser was not found in the design.
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 0
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 1
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 2
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 3
reading, data out eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 4
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 96
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 7906.707 ; gain = 11.996 ; free physical = 173691 ; free virtual = 231956
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/clk}} {{/test_buf/ipg_reply}} {{/test_buf/netq_outd}} {{/test_buf/netq_outc}} {{/test_buf/tx_ipg_data}} {{/test_buf/encoded_tx_data_next}} {{/test_buf/encoded_tx_hdr_next}} {{/test_buf/ipg_en}} {{/test_buf/netfin}} {{/test_buf/memq_read}} {{/test_buf/netq_read}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:106]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 0
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 1
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 2
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 3
reading, data out eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 4
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 96
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7918.707 ; gain = 0.000 ; free physical = 173708 ; free virtual = 231974
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 0
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 1
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 2
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 3
reading, data out eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 4
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 98
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 7946.723 ; gain = 5.000 ; free physical = 173692 ; free virtual = 231957
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memfin}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 0
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 1
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 2
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 3
reading, data out eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa
mem input eeeeeeeeccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffbbbbaaaabbbbaaaa, 4
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 98
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 7948.723 ; gain = 2.000 ; free physical = 173690 ; free virtual = 231956
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 101
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7956.727 ; gain = 0.000 ; free physical = 173412 ; free virtual = 231875
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
reading, data out ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff
memfin, rd_ptr 0
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
reading, data out ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8016.754 ; gain = 0.000 ; free physical = 173391 ; free virtual = 231880
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
set_property top test_new_ipg_tx [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_new_ipg_tx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_new_ipg_tx_behav -key {Behavioral:sim_1:Functional:test_new_ipg_tx} -tclbatch {test_new_ipg_tx.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_buf/clk was not found in the design.
WARNING: Simulation object /test_buf/ipg_reply was not found in the design.
WARNING: Simulation object /test_buf/netq_outd was not found in the design.
WARNING: Simulation object /test_buf/netq_outc was not found in the design.
WARNING: Simulation object /test_buf/tx_ipg_data was not found in the design.
WARNING: Simulation object /test_buf/encoded_tx_data_next was not found in the design.
WARNING: Simulation object /test_buf/encoded_tx_hdr_next was not found in the design.
WARNING: Simulation object /test_buf/ipg_en was not found in the design.
WARNING: Simulation object /test_buf/netfin was not found in the design.
WARNING: Simulation object /test_buf/memq_read was not found in the design.
WARNING: Simulation object /test_buf/netq_read was not found in the design.
WARNING: Simulation object /test_buf/memfin was not found in the design.
source test_new_ipg_tx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
proced data,ccccaaaaccccaa
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
proced data,aaffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffxxxxxxxxxx
memfin, rd_ptr 0
proced data,ccccaaaaccccaa
proced data,ff000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000666666666
proced data,6666xxxxxxxxxx
memfin, rd_ptr 1
proced data,ddd00dddffffff
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_new_ipg_tx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 8130.613 ; gain = 54.832 ; free physical = 172626 ; free virtual = 231814
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/clk}} {{/test_new_ipg_tx/encoded_tx_hdr_next}} {{/test_new_ipg_tx/encoded_tx_data_next}} {{/test_new_ipg_tx/ipg_reply}} {{/test_new_ipg_tx/proced_encoded_tx_data}} {{/test_new_ipg_tx/proced_encoded_tx_hdr}} {{/test_new_ipg_tx/tx_payload_count}} {{/test_new_ipg_tx/tx_ipg_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
proced data,ccccaaaaccccaa
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
proced data,aaffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffxxxxxxxxxx
memfin, rd_ptr 0
proced data,ccccaaaaccccaa
proced data,ff000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000666666666
proced data,6666xxxxxxxxxx
memfin, rd_ptr 1
proced data,ddd00dddffffff
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8166.617 ; gain = 36.004 ; free physical = 172609 ; free virtual = 231797
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
proced data,ccccaaaaccccaa
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
proced data,aaffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffxxxxxxxxxx
memfin, rd_ptr 0
proced data,ddd00dddffffff
proced data,ff000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000666666666
proced data,6666xxxxxxxxxx
memfin, rd_ptr 1
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8193.703 ; gain = 6.996 ; free physical = 172595 ; free virtual = 231785
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
proced data,ccccaaaaccccaa
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
proced data,aaffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffxxxxxxxxxx
memfin, rd_ptr 0
proced data,ddd00dddffffff
proced data,ff000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000666666666
proced data,6666xxxxxxxxxx
memfin, rd_ptr 1
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8278.742 ; gain = 0.000 ; free physical = 172610 ; free virtual = 231800
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
proced data,ccccaaaaccccaa
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
proced data,aaffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffxxxxxxxxxx
memfin, rd_ptr 0
proced data,ddd00dddffffff
proced data,ff000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000666666666
proced data,6666xxxxxxxxxx
memfin, rd_ptr 1
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 92
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8374.789 ; gain = 4.000 ; free physical = 172650 ; free virtual = 231842
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem input ccccaaaaccccaaaaffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff, 0
proced data,ccccaaaaccccaa
mem input ddd00dddffffffff000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006666666666666, 1
proced data,aaffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffffffffffff
proced data,ffffxxxxxxxxxx
memfin, rd_ptr 0
proced data,ddd00dddffffff
proced data,ff000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000000000000
proced data,00000666666666
proced data,6666xxxxxxxxxx
memfin, rd_ptr 1
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8385.793 ; gain = 0.000 ; free physical = 172619 ; free virtual = 231811
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8433.840 ; gain = 0.000 ; free physical = 172641 ; free virtual = 231834
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/ipg_en}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/netfin}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8445.824 ; gain = 0.000 ; free physical = 172643 ; free virtual = 231836
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 8508.855 ; gain = 6.996 ; free physical = 172650 ; free virtual = 231843
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8561.879 ; gain = 8.004 ; free physical = 172635 ; free virtual = 231828
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_new_ipg_tx/memfin}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8577.887 ; gain = 0.000 ; free physical = 172646 ; free virtual = 231839
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
set_property top test_buf [get_filesets sim_1]
current_sim simulation_2
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8603.898 ; gain = 2.738 ; free physical = 172640 ; free virtual = 231835
set_property top test_new_ipg_tx [get_filesets sim_1]
current_sim simulation_3
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8611.902 ; gain = 0.000 ; free physical = 172638 ; free virtual = 231833
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-4982] syntax error near ''h' [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:72]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:52]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8752.973 ; gain = 10.984 ; free physical = 172659 ; free virtual = 231855
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-4982] syntax error near '{' [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:72]
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:52]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8801.996 ; gain = 31.828 ; free physical = 172658 ; free virtual = 231854
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8834.035 ; gain = 0.000 ; free physical = 172655 ; free virtual = 231852
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_new_ipg_tx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_new_ipg_tx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_new_ipg_tx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_new_ipg_tx_behav xil_defaultlib.test_new_ipg_tx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.test_new_ipg_tx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_new_ipg_tx_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8945.066 ; gain = 6.992 ; free physical = 172661 ; free virtual = 231858
update_compile_order -fileset sources_1
set_property top test_eth_phy [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
ERROR: [VRFC 10-2989] 'netq_xgmii_txd' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:135]
ERROR: [VRFC 10-2989] 'netq_xgmii_txc' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:136]
ERROR: [VRFC 10-2989] 'ipg_en' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
ERROR: [VRFC 10-8530] module 'debug_eth_phy_10g' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
ERROR: [VRFC 10-2989] 'ipg_en' is not declared [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:143]
ERROR: [VRFC 10-8530] module 'debug_eth_phy_10g' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v:9]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [Vivado 12-5357] 'setup' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:99]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9482.320 ; gain = 0.000 ; free physical = 172637 ; free virtual = 231839
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_eth_phy_behav -key {Behavioral:sim_1:Functional:test_eth_phy} -tclbatch {test_eth_phy.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_new_ipg_tx/clk was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/encoded_tx_hdr_next was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/encoded_tx_data_next was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/ipg_reply was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/proced_encoded_tx_data was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/proced_encoded_tx_hdr was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/tx_payload_count was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/tx_ipg_data was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/ipg_en was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/netfin was not found in the design.
WARNING: Simulation object /test_new_ipg_tx/memfin was not found in the design.
source test_eth_phy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output 00000000000000dd, 6
===
endcase 0
===
net output 00000000000000dd, 7
===
endcase 0
===
net output 00000000000000dd, 0
===
endcase 0
===
net output 00000000000000dd, 1
===
endcase 0
===
net output 00000000000000dd, 2
===
endcase 0
===
net output 00000000000000dd, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output d5555555555555fb, 6
===
endcase 0
===
net output 0000000000000001, 7
===
endcase 0
===
net output 0000000000000002, 0
===
endcase 0
===
net output 0000000000000003, 1
===
endcase 0
===
net output 0000000000000004, 2
===
endcase 0
===
net output 0000000000000005, 3
===
endcase 0
===
net output 0000000000000006, 4
===
endcase 0
===
net output 0000000000000007, 5
===
endcase 0
===
net output 0000000000000008, 6
===
endcase 0
===
net output 0000000000000009, 7
===
endcase 0
===
net output 000000000000000a, 0
===
endcase 0
===
net output 000000000000000b, 1
===
endcase 0
===
net output 000000000000000c, 2
===
endcase 0
===
net output 000000000000000d, 3
===
endcase 0
===
net output 000000000000000e, 4
===
endcase 0
===
net output 000000000000000f, 5
===
endcase 0
===
net output 0000000000000010, 6
===
endcase 0
===
net output 0000000000000011, 7
===
endcase 0
===
net output 0000000000000012, 0
===
endcase 0
===
net output 0000000000000013, 1
===
endcase 0
===
net output 0000000000000014, 2
===
endcase 0
===
net output 0000000000000015, 3
===
endcase 0
===
net output 0000000000000016, 4
===
endcase 0
===
net output 0000000000000017, 5
===
endcase 0
===
net output 0000000000000018, 6
===
endcase 0
===
net output 0000000000000019, 7
===
endcase 0
===
net output 000000000000001a, 0
===
endcase 0
===
net output 000000000000001b, 1
===
endcase 0
===
net output 000000000000001c, 2
===
endcase 0
===
net output 000000000000001d, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001f, 5
===
endcase 0
===
net output 0000000000000020, 6
===
endcase 0
===
net output 0000000000000021, 7
===
endcase 0
===
net output 0000000000000022, 0
===
endcase 0
===
net output 0000000000000023, 1
===
endcase 0
===
net output 0000000000000024, 2
===
endcase 0
===
net output 0000000000000025, 3
===
endcase 0
===
net output 0000000000000026, 4
===
endcase 0
===
net output 0000000000000027, 5
===
endcase 0
===
net output 0000000000000028, 6
===
endcase 0
===
net output 0000000000000029, 7
===
endcase 0
===
net output 000000000000002a, 0
===
endcase 0
===
net output 000000000000002b, 1
===
endcase 0
===
net output 000000000000002c, 2
===
endcase 0
===
net output 000000000000002d, 3
===
endcase 0
===
net output 000000000000002e, 4
===
endcase 0
===
net output 000000000000002f, 5
===
endcase 0
===
net output 0000000000000030, 6
===
endcase 0
===
net output 0000000000000031, 7
===
endcase 0
===
net output 0000000000000032, 0
===
endcase 0
===
net output 0000000000000033, 1
===
endcase 0
===
net output 0000000000000034, 2
===
endcase 0
===
net output 0000000000000035, 3
===
endcase 0
===
net output 0000000000000036, 4
===
endcase 0
===
net output 0000000000000037, 5
===
endcase 0
===
net output 0000000000000038, 6
===
endcase 0
===
net output 0000000000000039, 7
===
endcase 0
===
net output 000000000000003a, 0
===
endcase 0
===
net output 000000000000003b, 1
===
endcase 0
===
net output 000000000000003c, 2
===
endcase 0
===
net output 000000000000003d, 3
===
endcase 0
===
net output 000000000000003e, 4
===
endcase 0
===
net output 000000000000003f, 5
===
endcase 0
===
net output 0000000000000040, 6
===
endcase 0
===
net output 0000000000000041, 7
===
endcase 0
===
net output 0000000000000042, 0
===
endcase 0
===
net output 0000000000000043, 1
===
endcase 0
===
net output 0000000000000044, 2
===
endcase 0
===
net output 0000000000000045, 3
===
endcase 0
===
net output 0000000000000046, 4
===
endcase 0
===
net output 0000000000000047, 5
===
endcase 0
===
net output 0000000000000048, 6
===
endcase 0
===
net output 0000000000000049, 7
===
endcase 0
===
net output 000000000000004a, 0
===
endcase 0
===
net output 000000000000004b, 1
===
endcase 0
===
net output 000000000000004c, 2
===
endcase 0
===
net output 000000000000004d, 3
===
endcase 0
===
net output 000000000000004e, 4
===
endcase 0
===
net output 000000000000004f, 5
===
endcase 0
===
net output 0000000000000050, 6
===
endcase 0
===
net output 0000000000000051, 7
===
endcase 0
===
net output 0000000000000052, 0
===
endcase 0
===
net output 0000000000000053, 1
===
endcase 0
===
net output 0000000000000054, 2
===
endcase 0
===
net output 0000000000000055, 3
===
endcase 0
===
net output 0000000000000056, 4
===
endcase 0
===
net output 0000000000000057, 5
===
endcase 0
===
net output 0000000000000058, 6
===
endcase 0
===
net output 0000000000000059, 7
===
endcase 0
===
net output 000000000000005a, 0
===
endcase 0
===
net output 000000000000005b, 1
===
endcase 0
===
net output 000000000000005c, 2
===
endcase 0
===
net output 000000000000005d, 3
===
endcase 0
===
net output 000000000000005e, 4
===
endcase 0
===
net output 000000000000005f, 5
===
endcase 0
===
net output 0000000000000060, 6
===
endcase 0
===
net output 0000000000000061, 7
===
endcase 0
===
net output 0000000000000062, 0
===
endcase 0
===
net output 0000000000000063, 1
===
endcase 0
===
net output 0000000000000064, 2
===
endcase 0
===
net output 0000000000000065, 3
===
endcase 0
===
net output 0000000000000066, 4
===
endcase 0
===
net output 0000000000000067, 5
===
endcase 0
===
net output 0000000000000068, 6
===
endcase 0
===
net output 0000000000000069, 7
===
endcase 0
===
net output 000000000000006a, 0
===
endcase 0
===
net output 000000000000006b, 1
===
endcase 0
===
net output 000000000000006c, 2
===
endcase 0
===
net output 000000000000006d, 3
===
endcase 0
===
net output 000000000000006e, 4
===
endcase 0
===
net output 000000000000006f, 5
===
endcase 0
===
net output 0000000000000070, 6
===
endcase 0
===
net output 0000000000000071, 7
===
endcase 0
===
net output 0000000000000072, 0
===
endcase 0
===
net output 0000000000000073, 1
===
endcase 0
===
net output 0000000000000074, 2
===
endcase 0
===
net output 0000000000000075, 3
===
endcase 0
===
net output 0000000000000076, 4
===
endcase 0
===
net output 0000000000000077, 5
===
endcase 0
===
net output 0000000000000078, 6
===
endcase 0
===
net output 0000000000000079, 7
===
endcase 0
===
net output 000000000000007a, 0
===
endcase 0
===
net output 000000000000007b, 1
===
endcase 0
===
net output 000000000000007c, 2
===
endcase 0
===
net output 000000000000007d, 3
===
endcase 0
===
net output 000000000000007e, 4
===
endcase 0
===
net output 000000000000007f, 5
===
endcase 0
===
net output 0000000000000080, 6
===
endcase 0
===
net output 0000000000000081, 7
===
endcase 0
===
net output 0000000000000082, 0
===
endcase 0
===
net output 0000000000000083, 1
===
endcase 0
===
net output 0000000000000084, 2
===
endcase 0
===
net output 0000000000000085, 3
===
endcase 0
===
net output 0000000000000086, 4
===
endcase 0
===
net output 0000000000000087, 5
===
endcase 0
===
net output 0000000000000088, 6
===
endcase 0
===
net output 0000000000000089, 7
===
endcase 0
===
net output 000000000000008a, 0
===
endcase 0
===
net output 000000000000008b, 1
===
endcase 0
===
net output 000000000000008c, 2
===
endcase 0
===
net output 000000000000008d, 3
===
endcase 0
===
net output 000000000000008e, 4
===
endcase 0
===
net output 000000000000008f, 5
===
endcase 0
===
net output 0000000000000090, 6
===
endcase 0
===
net output 0000000000000091, 7
===
endcase 0
===
net output 0000000000000092, 0
===
endcase 0
===
net output 0000000000000093, 1
===
endcase 0
===
net output 0000000000000094, 2
===
endcase 0
===
net output 0000000000000095, 3
===
endcase 0
===
net output 0000000000000096, 4
===
endcase 0
===
net output 0000000000000097, 5
===
endcase 0
===
net output 0000000000000098, 6
===
endcase 0
===
net output 0000000000000099, 7
===
endcase 0
===
net output 000000000000009a, 0
===
endcase 0
===
net output 000000000000009b, 1
===
endcase 0
===
net output 000000000000009c, 2
===
endcase 0
===
net output 000000000000009d, 3
===
endcase 0
===
net output 000000000000009e, 4
===
endcase 0
===
net output 000000000000009f, 5
===
endcase 0
===
net output 00000000000000a0, 6
===
endcase 0
===
net output 00000011223344cc, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_eth_phy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9502.332 ; gain = 20.012 ; free physical = 172638 ; free virtual = 231841
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy/clk}} {{/test_eth_phy/xgmii_txd}} {{/test_eth_phy/xgmii_txc}} {{/test_eth_phy/serdes_rx_data}} {{/test_eth_phy/serdes_rx_hdr}} {{/test_eth_phy/xgmii_rxd}} {{/test_eth_phy/xgmii_rxc}} {{/test_eth_phy/serdes_tx_data}} {{/test_eth_phy/serdes_tx_hdr}} {{/test_eth_phy/rx_ipg_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:99]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9502.332 ; gain = 0.000 ; free physical = 172633 ; free virtual = 231835
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9502.332 ; gain = 0.000 ; free physical = 172633 ; free virtual = 231835
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output 00000000000000dd, 6
===
endcase 0
===
net output 00000000000000dd, 7
===
endcase 0
===
net output 00000000000000dd, 0
===
endcase 0
===
net output 00000000000000dd, 1
===
endcase 0
===
net output 00000000000000dd, 2
===
endcase 0
===
net output 00000000000000dd, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output d5555555555555fb, 6
===
endcase 0
===
net output 0000000000000001, 7
===
endcase 0
===
net output 0000000000000002, 0
===
endcase 0
===
net output 0000000000000003, 1
===
endcase 0
===
net output 0000000000000004, 2
===
endcase 0
===
net output 0000000000000005, 3
===
endcase 0
===
net output 0000000000000006, 4
===
endcase 0
===
net output 0000000000000007, 5
===
endcase 0
===
net output 0000000000000008, 6
===
endcase 0
===
net output 0000000000000009, 7
===
endcase 0
===
net output 000000000000000a, 0
===
endcase 0
===
net output 000000000000000b, 1
===
endcase 0
===
net output 000000000000000c, 2
===
endcase 0
===
net output 000000000000000d, 3
===
endcase 0
===
net output 000000000000000e, 4
===
endcase 0
===
net output 000000000000000f, 5
===
endcase 0
===
net output 0000000000000010, 6
===
endcase 0
===
net output 0000000000000011, 7
===
endcase 0
===
net output 0000000000000012, 0
===
endcase 0
===
net output 0000000000000013, 1
===
endcase 0
===
net output 0000000000000014, 2
===
endcase 0
===
net output 0000000000000015, 3
===
endcase 0
===
net output 0000000000000016, 4
===
endcase 0
===
net output 0000000000000017, 5
===
endcase 0
===
net output 0000000000000018, 6
===
endcase 0
===
net output 0000000000000019, 7
===
endcase 0
===
net output 000000000000001a, 0
===
endcase 0
===
net output 000000000000001b, 1
===
endcase 0
===
net output 000000000000001c, 2
===
endcase 0
===
net output 000000000000001d, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001f, 5
===
endcase 0
===
net output 0000000000000020, 6
===
endcase 0
===
net output 0000000000000021, 7
===
endcase 0
===
net output 0000000000000022, 0
===
endcase 0
===
net output 0000000000000023, 1
===
endcase 0
===
net output 0000000000000024, 2
===
endcase 0
===
net output 0000000000000025, 3
===
endcase 0
===
net output 0000000000000026, 4
===
endcase 0
===
net output 0000000000000027, 5
===
endcase 0
===
net output 0000000000000028, 6
===
endcase 0
===
net output 0000000000000029, 7
===
endcase 0
===
net output 000000000000002a, 0
===
endcase 0
===
net output 000000000000002b, 1
===
endcase 0
===
net output 000000000000002c, 2
===
endcase 0
===
net output 000000000000002d, 3
===
endcase 0
===
net output 000000000000002e, 4
===
endcase 0
===
net output 000000000000002f, 5
===
endcase 0
===
net output 0000000000000030, 6
===
endcase 0
===
net output 0000000000000031, 7
===
endcase 0
===
net output 0000000000000032, 0
===
endcase 0
===
net output 0000000000000033, 1
===
endcase 0
===
net output 0000000000000034, 2
===
endcase 0
===
net output 0000000000000035, 3
===
endcase 0
===
net output 0000000000000036, 4
===
endcase 0
===
net output 0000000000000037, 5
===
endcase 0
===
net output 0000000000000038, 6
===
endcase 0
===
net output 0000000000000039, 7
===
endcase 0
===
net output 000000000000003a, 0
===
endcase 0
===
net output 000000000000003b, 1
===
endcase 0
===
net output 000000000000003c, 2
===
endcase 0
===
net output 000000000000003d, 3
===
endcase 0
===
net output 000000000000003e, 4
===
endcase 0
===
net output 000000000000003f, 5
===
endcase 0
===
net output 0000000000000040, 6
===
endcase 0
===
net output 0000000000000041, 7
===
endcase 0
===
net output 0000000000000042, 0
===
endcase 0
===
net output 0000000000000043, 1
===
endcase 0
===
net output 0000000000000044, 2
===
endcase 0
===
net output 0000000000000045, 3
===
endcase 0
===
net output 0000000000000046, 4
===
endcase 0
===
net output 0000000000000047, 5
===
endcase 0
===
net output 0000000000000048, 6
===
endcase 0
===
net output 0000000000000049, 7
===
endcase 0
===
net output 000000000000004a, 0
===
endcase 0
===
net output 000000000000004b, 1
===
endcase 0
===
net output 000000000000004c, 2
===
endcase 0
===
net output 000000000000004d, 3
===
endcase 0
===
net output 000000000000004e, 4
===
endcase 0
===
net output 000000000000004f, 5
===
endcase 0
===
net output 0000000000000050, 6
===
endcase 0
===
net output 0000000000000051, 7
===
endcase 0
===
net output 0000000000000052, 0
===
endcase 0
===
net output 0000000000000053, 1
===
endcase 0
===
net output 0000000000000054, 2
===
endcase 0
===
net output 0000000000000055, 3
===
endcase 0
===
net output 0000000000000056, 4
===
endcase 0
===
net output 0000000000000057, 5
===
endcase 0
===
net output 0000000000000058, 6
===
endcase 0
===
net output 0000000000000059, 7
===
endcase 0
===
net output 000000000000005a, 0
===
endcase 0
===
net output 000000000000005b, 1
===
endcase 0
===
net output 000000000000005c, 2
===
endcase 0
===
net output 000000000000005d, 3
===
endcase 0
===
net output 000000000000005e, 4
===
endcase 0
===
net output 000000000000005f, 5
===
endcase 0
===
net output 0000000000000060, 6
===
endcase 0
===
net output 0000000000000061, 7
===
endcase 0
===
net output 0000000000000062, 0
===
endcase 0
===
net output 0000000000000063, 1
===
endcase 0
===
net output 0000000000000064, 2
===
endcase 0
===
net output 0000000000000065, 3
===
endcase 0
===
net output 0000000000000066, 4
===
endcase 0
===
net output 0000000000000067, 5
===
endcase 0
===
net output 0000000000000068, 6
===
endcase 0
===
net output 0000000000000069, 7
===
endcase 0
===
net output 000000000000006a, 0
===
endcase 0
===
net output 000000000000006b, 1
===
endcase 0
===
net output 000000000000006c, 2
===
endcase 0
===
net output 000000000000006d, 3
===
endcase 0
===
net output 000000000000006e, 4
===
endcase 0
===
net output 000000000000006f, 5
===
endcase 0
===
net output 0000000000000070, 6
===
endcase 0
===
net output 0000000000000071, 7
===
endcase 0
===
net output 0000000000000072, 0
===
endcase 0
===
net output 0000000000000073, 1
===
endcase 0
===
net output 0000000000000074, 2
===
endcase 0
===
net output 0000000000000075, 3
===
endcase 0
===
net output 0000000000000076, 4
===
endcase 0
===
net output 0000000000000077, 5
===
endcase 0
===
net output 0000000000000078, 6
===
endcase 0
===
net output 0000000000000079, 7
===
endcase 0
===
net output 000000000000007a, 0
===
endcase 0
===
net output 000000000000007b, 1
===
endcase 0
===
net output 000000000000007c, 2
===
endcase 0
===
net output 000000000000007d, 3
===
endcase 0
===
net output 000000000000007e, 4
===
endcase 0
===
net output 000000000000007f, 5
===
endcase 0
===
net output 0000000000000080, 6
===
endcase 0
===
net output 0000000000000081, 7
===
endcase 0
===
net output 0000000000000082, 0
===
endcase 0
===
net output 0000000000000083, 1
===
endcase 0
===
net output 0000000000000084, 2
===
endcase 0
===
net output 0000000000000085, 3
===
endcase 0
===
net output 0000000000000086, 4
===
endcase 0
===
net output 0000000000000087, 5
===
endcase 0
===
net output 0000000000000088, 6
===
endcase 0
===
net output 0000000000000089, 7
===
endcase 0
===
net output 000000000000008a, 0
===
endcase 0
===
net output 000000000000008b, 1
===
endcase 0
===
net output 000000000000008c, 2
===
endcase 0
===
net output 000000000000008d, 3
===
endcase 0
===
net output 000000000000008e, 4
===
endcase 0
===
net output 000000000000008f, 5
===
endcase 0
===
net output 0000000000000090, 6
===
endcase 0
===
net output 0000000000000091, 7
===
endcase 0
===
net output 0000000000000092, 0
===
endcase 0
===
net output 0000000000000093, 1
===
endcase 0
===
net output 0000000000000094, 2
===
endcase 0
===
net output 0000000000000095, 3
===
endcase 0
===
net output 0000000000000096, 4
===
endcase 0
===
net output 0000000000000097, 5
===
endcase 0
===
net output 0000000000000098, 6
===
endcase 0
===
net output 0000000000000099, 7
===
endcase 0
===
net output 000000000000009a, 0
===
endcase 0
===
net output 000000000000009b, 1
===
endcase 0
===
net output 000000000000009c, 2
===
endcase 0
===
net output 000000000000009d, 3
===
endcase 0
===
net output 000000000000009e, 4
===
endcase 0
===
net output 000000000000009f, 5
===
endcase 0
===
net output 00000000000000a0, 6
===
endcase 0
===
net output 00000011223344cc, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 1
===
net output 000000000000001e, 5
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 6
===
endcase 0
===
net output 000000000000001e, 7
===
endcase 1
===
net output 000000000000001e, 0
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 1
===
endcase 0
===
net output 000000000000001e, 2
===
endcase 1
===
net output 000000000000001e, 3
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001e, 5
===
endcase 1
===
net output 000000000000001e, 6
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 7
===
endcase 0
===
net output 000000000000001e, 0
===
endcase 1
===
net output 000000000000001e, 1
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 2
===
endcase 0
===
net output 000000000000001e, 3
===
endcase 1
===
net output 000000000000001e, 4
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 5
===
endcase 0
===
net output 000000000000001e, 6
===
endcase 1
===
net output 000000000000001e, 7
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 0
===
endcase 0
===
net output 000000000000001e, 1
===
endcase 1
===
net output 000000000000001e, 2
===
 aaaaa  0
===
===
 case addr end state_next2
===
===
endcase 2
===
net output 000000000000001e, 3
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 9504.336 ; gain = 2.004 ; free physical = 172627 ; free virtual = 231829
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:99]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9520.344 ; gain = 0.000 ; free physical = 172621 ; free virtual = 231823
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9520.344 ; gain = 0.000 ; free physical = 172621 ; free virtual = 231823
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output 00000000000000dd, 6
===
endcase 0
===
net output 00000000000000dd, 7
===
endcase 0
===
net output 00000000000000dd, 0
===
endcase 0
===
net output 00000000000000dd, 1
===
endcase 0
===
net output 00000000000000dd, 2
===
endcase 0
===
net output 00000000000000dd, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output d5555555555555fb, 6
===
endcase 0
===
net output 0000000000000001, 7
===
endcase 0
===
net output 0000000000000002, 0
===
endcase 0
===
net output 0000000000000003, 1
===
endcase 0
===
net output 0000000000000004, 2
===
endcase 0
===
net output 0000000000000005, 3
===
endcase 0
===
net output 0000000000000006, 4
===
endcase 0
===
net output 0000000000000007, 5
===
endcase 0
===
net output 0000000000000008, 6
===
endcase 0
===
net output 0000000000000009, 7
===
endcase 0
===
net output 000000000000000a, 0
===
endcase 0
===
net output 000000000000000b, 1
===
endcase 0
===
net output 000000000000000c, 2
===
endcase 0
===
net output 000000000000000d, 3
===
endcase 0
===
net output 000000000000000e, 4
===
endcase 0
===
net output 000000000000000f, 5
===
endcase 0
===
net output 0000000000000010, 6
===
endcase 0
===
net output 0000000000000011, 7
===
endcase 0
===
net output 0000000000000012, 0
===
endcase 0
===
net output 0000000000000013, 1
===
endcase 0
===
net output 0000000000000014, 2
===
endcase 0
===
net output 0000000000000015, 3
===
endcase 0
===
net output 0000000000000016, 4
===
endcase 0
===
net output 0000000000000017, 5
===
endcase 0
===
net output 0000000000000018, 6
===
endcase 0
===
net output 0000000000000019, 7
===
endcase 0
===
net output 000000000000001a, 0
===
endcase 0
===
net output 000000000000001b, 1
===
endcase 0
===
net output 000000000000001c, 2
===
endcase 0
===
net output 000000000000001d, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001f, 5
===
endcase 0
===
net output 0000000000000020, 6
===
endcase 0
===
net output 0000000000000021, 7
===
endcase 0
===
net output 0000000000000022, 0
===
endcase 0
===
net output 0000000000000023, 1
===
endcase 0
===
net output 0000000000000024, 2
===
endcase 0
===
net output 0000000000000025, 3
===
endcase 0
===
net output 0000000000000026, 4
===
endcase 0
===
net output 0000000000000027, 5
===
endcase 0
===
net output 0000000000000028, 6
===
endcase 0
===
net output 0000000000000029, 7
===
endcase 0
===
net output 000000000000002a, 0
===
endcase 0
===
net output 000000000000002b, 1
===
endcase 0
===
net output 000000000000002c, 2
===
endcase 0
===
net output 000000000000002d, 3
===
endcase 0
===
net output 000000000000002e, 4
===
endcase 0
===
net output 000000000000002f, 5
===
endcase 0
===
net output 0000000000000030, 6
===
endcase 0
===
net output 0000000000000031, 7
===
endcase 0
===
net output 0000000000000032, 0
===
endcase 0
===
net output 0000000000000033, 1
===
endcase 0
===
net output 0000000000000034, 2
===
endcase 0
===
net output 0000000000000035, 3
===
endcase 0
===
net output 0000000000000036, 4
===
endcase 0
===
net output 0000000000000037, 5
===
endcase 0
===
net output 0000000000000038, 6
===
endcase 0
===
net output 0000000000000039, 7
===
endcase 0
===
net output 000000000000003a, 0
===
endcase 0
===
net output 000000000000003b, 1
===
endcase 0
===
net output 000000000000003c, 2
===
endcase 0
===
net output 000000000000003d, 3
===
endcase 0
===
net output 000000000000003e, 4
===
endcase 0
===
net output 000000000000003f, 5
===
endcase 0
===
net output 0000000000000040, 6
===
endcase 0
===
net output 0000000000000041, 7
===
endcase 0
===
net output 0000000000000042, 0
===
endcase 0
===
net output 0000000000000043, 1
===
endcase 0
===
net output 0000000000000044, 2
===
endcase 0
===
net output 0000000000000045, 3
===
endcase 0
===
net output 0000000000000046, 4
===
endcase 0
===
net output 0000000000000047, 5
===
endcase 0
===
net output 0000000000000048, 6
===
endcase 0
===
net output 0000000000000049, 7
===
endcase 0
===
net output 000000000000004a, 0
===
endcase 0
===
net output 000000000000004b, 1
===
endcase 0
===
net output 000000000000004c, 2
===
endcase 0
===
net output 000000000000004d, 3
===
endcase 0
===
net output 000000000000004e, 4
===
endcase 0
===
net output 000000000000004f, 5
===
endcase 0
===
net output 0000000000000050, 6
===
endcase 0
===
net output 0000000000000051, 7
===
endcase 0
===
net output 0000000000000052, 0
===
endcase 0
===
net output 0000000000000053, 1
===
endcase 0
===
net output 0000000000000054, 2
===
endcase 0
===
net output 0000000000000055, 3
===
endcase 0
===
net output 0000000000000056, 4
===
endcase 0
===
net output 0000000000000057, 5
===
endcase 0
===
net output 0000000000000058, 6
===
endcase 0
===
net output 0000000000000059, 7
===
endcase 0
===
net output 000000000000005a, 0
===
endcase 0
===
net output 000000000000005b, 1
===
endcase 0
===
net output 000000000000005c, 2
===
endcase 0
===
net output 000000000000005d, 3
===
endcase 0
===
net output 000000000000005e, 4
===
endcase 0
===
net output 000000000000005f, 5
===
endcase 0
===
net output 0000000000000060, 6
===
endcase 0
===
net output 0000000000000061, 7
===
endcase 0
===
net output 0000000000000062, 0
===
endcase 0
===
net output 0000000000000063, 1
===
endcase 0
===
net output 0000000000000064, 2
===
endcase 0
===
net output 0000000000000065, 3
===
endcase 0
===
net output 0000000000000066, 4
===
endcase 0
===
net output 0000000000000067, 5
===
endcase 0
===
net output 0000000000000068, 6
===
endcase 0
===
net output 0000000000000069, 7
===
endcase 0
===
net output 000000000000006a, 0
===
endcase 0
===
net output 000000000000006b, 1
===
endcase 0
===
net output 000000000000006c, 2
===
endcase 0
===
net output 000000000000006d, 3
===
endcase 0
===
net output 000000000000006e, 4
===
endcase 0
===
net output 000000000000006f, 5
===
endcase 0
===
net output 0000000000000070, 6
===
endcase 0
===
net output 0000000000000071, 7
===
endcase 0
===
net output 0000000000000072, 0
===
endcase 0
===
net output 0000000000000073, 1
===
endcase 0
===
net output 0000000000000074, 2
===
endcase 0
===
net output 0000000000000075, 3
===
endcase 0
===
net output 0000000000000076, 4
===
endcase 0
===
net output 0000000000000077, 5
===
endcase 0
===
net output 0000000000000078, 6
===
endcase 0
===
net output 0000000000000079, 7
===
endcase 0
===
net output 000000000000007a, 0
===
endcase 0
===
net output 000000000000007b, 1
===
endcase 0
===
net output 000000000000007c, 2
===
endcase 0
===
net output 000000000000007d, 3
===
endcase 0
===
net output 000000000000007e, 4
===
endcase 0
===
net output 000000000000007f, 5
===
endcase 0
===
net output 0000000000000080, 6
===
endcase 0
===
net output 0000000000000081, 7
===
endcase 0
===
net output 0000000000000082, 0
===
endcase 0
===
net output 0000000000000083, 1
===
endcase 0
===
net output 0000000000000084, 2
===
endcase 0
===
net output 0000000000000085, 3
===
endcase 0
===
net output 0000000000000086, 4
===
endcase 0
===
net output 0000000000000087, 5
===
endcase 0
===
net output 0000000000000088, 6
===
endcase 0
===
net output 0000000000000089, 7
===
endcase 0
===
net output 000000000000008a, 0
===
endcase 0
===
net output 000000000000008b, 1
===
endcase 0
===
net output 000000000000008c, 2
===
endcase 0
===
net output 000000000000008d, 3
===
endcase 0
===
net output 000000000000008e, 4
===
endcase 0
===
net output 000000000000008f, 5
===
endcase 0
===
net output 0000000000000090, 6
===
endcase 0
===
net output 0000000000000091, 7
===
endcase 0
===
net output 0000000000000092, 0
===
endcase 0
===
net output 0000000000000093, 1
===
endcase 0
===
net output 0000000000000094, 2
===
endcase 0
===
net output 0000000000000095, 3
===
endcase 0
===
net output 0000000000000096, 4
===
endcase 0
===
net output 0000000000000097, 5
===
endcase 0
===
net output 0000000000000098, 6
===
endcase 0
===
net output 0000000000000099, 7
===
endcase 0
===
net output 000000000000009a, 0
===
endcase 0
===
net output 000000000000009b, 1
===
endcase 0
===
net output 000000000000009c, 2
===
endcase 0
===
net output 000000000000009d, 3
===
endcase 0
===
net output 000000000000009e, 4
===
endcase 0
===
net output 000000000000009f, 5
===
endcase 0
===
net output 00000000000000a0, 6
===
endcase 0
===
net output 00000011223344cc, 7
$finish called at time : 368 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 127
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9522.344 ; gain = 2.000 ; free physical = 172616 ; free virtual = 231818
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:99]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9572.363 ; gain = 0.000 ; free physical = 172628 ; free virtual = 231830
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9572.363 ; gain = 0.000 ; free physical = 172628 ; free virtual = 231830
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output 00000000000000dd, 6
===
endcase 0
===
net output 00000000000000dd, 7
===
endcase 0
===
net output 00000000000000dd, 0
===
endcase 0
===
net output 00000000000000dd, 1
===
endcase 0
===
net output 00000000000000dd, 2
===
endcase 0
===
net output 00000000000000dd, 3
===
endcase 0
===
net output 00000000000000dd, 4
===
endcase 0
===
net output 00000000000000dd, 5
===
endcase 0
===
net output d5555555555555fb, 6
===
endcase 0
===
net output 0000000000000001, 7
===
endcase 0
===
net output 0000000000000002, 0
===
endcase 0
===
net output 0000000000000003, 1
===
endcase 0
===
net output 0000000000000004, 2
===
endcase 0
===
net output 0000000000000005, 3
===
endcase 0
===
net output 0000000000000006, 4
===
endcase 0
===
net output 0000000000000007, 5
===
endcase 0
===
net output 0000000000000008, 6
===
endcase 0
===
net output 0000000000000009, 7
===
endcase 0
===
net output 000000000000000a, 0
===
endcase 0
===
net output 000000000000000b, 1
===
endcase 0
===
net output 000000000000000c, 2
===
endcase 0
===
net output 000000000000000d, 3
===
endcase 0
===
net output 000000000000000e, 4
===
endcase 0
===
net output 000000000000000f, 5
===
endcase 0
===
net output 0000000000000010, 6
===
endcase 0
===
net output 0000000000000011, 7
===
endcase 0
===
net output 0000000000000012, 0
===
endcase 0
===
net output 0000000000000013, 1
===
endcase 0
===
net output 0000000000000014, 2
===
endcase 0
===
net output 0000000000000015, 3
===
endcase 0
===
net output 0000000000000016, 4
===
endcase 0
===
net output 0000000000000017, 5
===
endcase 0
===
net output 0000000000000018, 6
===
endcase 0
===
net output 0000000000000019, 7
===
endcase 0
===
net output 000000000000001a, 0
===
endcase 0
===
net output 000000000000001b, 1
===
endcase 0
===
net output 000000000000001c, 2
===
endcase 0
===
net output 000000000000001d, 3
===
endcase 0
===
net output 000000000000001e, 4
===
endcase 0
===
net output 000000000000001f, 5
===
endcase 0
===
net output 0000000000000020, 6
===
endcase 0
===
net output 0000000000000021, 7
===
endcase 0
===
net output 0000000000000022, 0
===
endcase 0
===
net output 0000000000000023, 1
===
endcase 0
===
net output 0000000000000024, 2
===
endcase 0
===
net output 0000000000000025, 3
===
endcase 0
===
net output 0000000000000026, 4
===
endcase 0
===
net output 0000000000000027, 5
===
endcase 0
===
net output 0000000000000028, 6
===
endcase 0
===
net output 0000000000000029, 7
===
endcase 0
===
net output 000000000000002a, 0
===
endcase 0
===
net output 000000000000002b, 1
===
endcase 0
===
net output 000000000000002c, 2
===
endcase 0
===
net output 000000000000002d, 3
===
endcase 0
===
net output 000000000000002e, 4
===
endcase 0
===
net output 000000000000002f, 5
===
endcase 0
===
net output 0000000000000030, 6
===
endcase 0
===
net output 0000000000000031, 7
===
endcase 0
===
net output 0000000000000032, 0
===
endcase 0
===
net output 0000000000000033, 1
===
endcase 0
===
net output 0000000000000034, 2
===
endcase 0
===
net output 0000000000000035, 3
===
endcase 0
===
net output 0000000000000036, 4
===
endcase 0
===
net output 0000000000000037, 5
===
endcase 0
===
net output 0000000000000038, 6
===
endcase 0
===
net output 0000000000000039, 7
===
endcase 0
===
net output 000000000000003a, 0
===
endcase 0
===
net output 000000000000003b, 1
===
endcase 0
===
net output 000000000000003c, 2
===
endcase 0
===
net output 000000000000003d, 3
===
endcase 0
===
net output 000000000000003e, 4
===
endcase 0
===
net output 000000000000003f, 5
===
endcase 0
===
net output 0000000000000040, 6
===
endcase 0
===
net output 0000000000000041, 7
===
endcase 0
===
net output 0000000000000042, 0
===
endcase 0
===
net output 0000000000000043, 1
===
endcase 0
===
net output 0000000000000044, 2
===
endcase 0
===
net output 0000000000000045, 3
===
endcase 0
===
net output 0000000000000046, 4
===
endcase 0
===
net output 0000000000000047, 5
===
endcase 0
===
net output 0000000000000048, 6
===
endcase 0
===
net output 0000000000000049, 7
===
endcase 0
===
net output 000000000000004a, 0
===
endcase 0
===
net output 000000000000004b, 1
===
endcase 0
===
net output 000000000000004c, 2
===
endcase 0
===
net output 000000000000004d, 3
===
endcase 0
===
net output 000000000000004e, 4
===
endcase 0
===
net output 000000000000004f, 5
===
endcase 0
===
net output 0000000000000050, 6
===
endcase 0
===
net output 0000000000000051, 7
===
endcase 0
===
net output 0000000000000052, 0
===
endcase 0
===
net output 0000000000000053, 1
===
endcase 0
===
net output 0000000000000054, 2
===
endcase 0
===
net output 0000000000000055, 3
===
endcase 0
===
net output 0000000000000056, 4
===
endcase 0
===
net output 0000000000000057, 5
===
endcase 0
===
net output 0000000000000058, 6
===
endcase 0
===
net output 0000000000000059, 7
===
endcase 0
===
net output 000000000000005a, 0
===
endcase 0
===
net output 000000000000005b, 1
===
endcase 0
===
net output 000000000000005c, 2
===
endcase 0
===
net output 000000000000005d, 3
===
endcase 0
===
net output 000000000000005e, 4
===
endcase 0
===
net output 000000000000005f, 5
===
endcase 0
===
net output 0000000000000060, 6
===
endcase 0
===
net output 0000000000000061, 7
===
endcase 0
===
net output 0000000000000062, 0
===
endcase 0
===
net output 0000000000000063, 1
===
endcase 0
===
net output 0000000000000064, 2
===
endcase 0
===
net output 0000000000000065, 3
===
endcase 0
===
net output 0000000000000066, 4
===
endcase 0
===
net output 0000000000000067, 5
===
endcase 0
===
net output 0000000000000068, 6
===
endcase 0
===
net output 0000000000000069, 7
===
endcase 0
===
net output 000000000000006a, 0
===
endcase 0
===
net output 000000000000006b, 1
===
endcase 0
===
net output 000000000000006c, 2
===
endcase 0
===
net output 000000000000006d, 3
===
endcase 0
===
net output 000000000000006e, 4
===
endcase 0
===
net output 000000000000006f, 5
===
endcase 0
===
net output 0000000000000070, 6
===
endcase 0
===
net output 0000000000000071, 7
===
endcase 0
===
net output 0000000000000072, 0
===
endcase 0
===
net output 0000000000000073, 1
===
endcase 0
===
net output 0000000000000074, 2
===
endcase 0
===
net output 0000000000000075, 3
===
endcase 0
===
net output 0000000000000076, 4
===
endcase 0
===
net output 0000000000000077, 5
===
endcase 0
===
net output 0000000000000078, 6
===
endcase 0
===
net output 0000000000000079, 7
===
endcase 0
===
net output 000000000000007a, 0
===
endcase 0
===
net output 000000000000007b, 1
===
endcase 0
===
net output 000000000000007c, 2
===
endcase 0
===
net output 000000000000007d, 3
===
endcase 0
===
net output 000000000000007e, 4
===
endcase 0
===
net output 000000000000007f, 5
===
endcase 0
===
net output 0000000000000080, 6
===
endcase 0
===
net output 0000000000000081, 7
===
endcase 0
===
net output 0000000000000082, 0
===
endcase 0
===
net output 0000000000000083, 1
===
endcase 0
===
net output 0000000000000084, 2
===
endcase 0
===
net output 0000000000000085, 3
===
endcase 0
===
net output 0000000000000086, 4
===
endcase 0
===
net output 0000000000000087, 5
===
endcase 0
===
net output 0000000000000088, 6
===
endcase 0
===
net output 0000000000000089, 7
===
endcase 0
===
net output 000000000000008a, 0
===
endcase 0
===
net output 000000000000008b, 1
===
endcase 0
===
net output 000000000000008c, 2
===
endcase 0
===
net output 000000000000008d, 3
===
endcase 0
===
net output 000000000000008e, 4
===
endcase 0
===
net output 000000000000008f, 5
===
endcase 0
===
net output 0000000000000090, 6
===
endcase 0
===
net output 0000000000000091, 7
===
endcase 0
===
net output 0000000000000092, 0
===
endcase 0
===
net output 0000000000000093, 1
===
endcase 0
===
net output 0000000000000094, 2
===
endcase 0
===
net output 0000000000000095, 3
===
endcase 0
===
net output 0000000000000096, 4
===
endcase 0
===
net output 0000000000000097, 5
===
endcase 0
===
net output 0000000000000098, 6
===
endcase 0
===
net output 0000000000000099, 7
===
endcase 0
===
net output 000000000000009a, 0
===
endcase 0
===
net output 000000000000009b, 1
===
endcase 0
===
net output 000000000000009c, 2
===
endcase 0
===
net output 000000000000009d, 3
===
endcase 0
===
net output 000000000000009e, 4
===
endcase 0
===
net output 000000000000009f, 5
===
endcase 0
===
net output 00000000000000a0, 6
===
endcase 0
===
net output 00000011223344cc, 7
$finish called at time : 368 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 129
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 9572.363 ; gain = 0.000 ; free physical = 172632 ; free virtual = 231835
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:99]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:114]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9613.387 ; gain = 0.000 ; free physical = 172625 ; free virtual = 231828
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 9613.387 ; gain = 0.000 ; free physical = 172625 ; free virtual = 231828
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9613.387 ; gain = 0.000 ; free physical = 172620 ; free virtual = 231823
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:99]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:114]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9621.391 ; gain = 0.000 ; free physical = 172608 ; free virtual = 231811
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/weigao/PHY-Project/IPG_TB/test_eth_phy_10g_rx.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/weigao/PHY-Project/IPG_TB/test_eth_phy_10g_rx.v
remove_files  -fileset sim_1 /home/weigao/PHY-Project/IPG_TB/test_eth_phy_10g_rx.v
WARNING: [Vivado 12-818] No files matched '/home/weigao/PHY-Project/IPG_TB/test_eth_phy_10g_rx.v'
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes /home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ipg_en' on this module [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top test_eth_phy_rx [get_filesets sim_1]
current_sim simulation_3
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy_rx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:43]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:43]
ERROR: [VRFC 10-2989] 'DATA_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:7]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:7]
ERROR: [VRFC 10-2989] 'HDR_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:8]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:8]
ERROR: [VRFC 10-2989] 'DATA_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:12]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:12]
ERROR: [VRFC 10-2989] 'CTRL_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:13]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:13]
ERROR: [VRFC 10-2989] 'DATA_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:20]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:20]
ERROR: [VRFC 10-2989] 'DATA_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:50]
ERROR: [VRFC 10-2989] 'CTRL_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:51]
ERROR: [VRFC 10-2989] 'HDR_WIDTH' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:52]
ERROR: [VRFC 10-2989] 'BIT_REVERSE' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:53]
ERROR: [VRFC 10-2989] 'SCRAMBLER_DISABLE' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:54]
ERROR: [VRFC 10-2989] 'PRBS31_ENABLE' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:55]
ERROR: [VRFC 10-2989] 'SERDES_PIPELINE' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:56]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy_rx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:52]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'end' used in incorrect context [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:52]
ERROR: [VRFC 10-8530] module 'test_eth_phy_rx' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9683.414 ; gain = 0.000 ; free physical = 172589 ; free virtual = 231797
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9683.414 ; gain = 0.000 ; free physical = 172589 ; free virtual = 231797
Time resolution is 1 ps
net output 000000000000aa99, 0
net output bb11223344556677, 1
net output bb11223344556677, 2
net output 000000000000bb99, 3
$finish called at time : 76 ns : File "/home/weigao/PHY-Project/IPG_TB/test_new_ipg_tx.v" Line 95
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 9683.414 ; gain = 0.000 ; free physical = 172577 ; free virtual = 231785
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy_rx' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9698.133 ; gain = 0.000 ; free physical = 172573 ; free virtual = 231781
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_eth_phy_rx_behav -key {Behavioral:sim_1:Functional:test_eth_phy_rx} -tclbatch {test_eth_phy_rx.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_eth_phy/clk was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_txc was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_txd was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_tx_hdr was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_tx_data was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_rx_data was not found in the design.
WARNING: Simulation object /test_eth_phy/serdes_rx_hdr was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_rxd was not found in the design.
WARNING: Simulation object /test_eth_phy/xgmii_rxc was not found in the design.
WARNING: Simulation object /test_eth_phy/rx_ipg_data was not found in the design.
source test_eth_phy_rx.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_eth_phy_rx_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 9753.254 ; gain = 55.121 ; free physical = 172568 ; free virtual = 231776
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy_rx/clk}} {{/test_eth_phy_rx/serdes_rx_data}} {{/test_eth_phy_rx/serdes_rx_hdr}} {{/test_eth_phy_rx/xgmii_rxd}} {{/test_eth_phy_rx/xgmii_rxc}} 
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy_rx/rx_len}} {{/test_eth_phy_rx/rx_ipg_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172575 ; free virtual = 231783
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172574 ; free virtual = 231782
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172574 ; free virtual = 231782
Time resolution is 1 ps
$finish called at time : 12 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172573 ; free virtual = 231781
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172565 ; free virtual = 231773
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172565 ; free virtual = 231773
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9758.434 ; gain = 0.000 ; free physical = 172565 ; free virtual = 231773
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9790.285 ; gain = 0.000 ; free physical = 172550 ; free virtual = 231759
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 9790.285 ; gain = 0.000 ; free physical = 172550 ; free virtual = 231759
Time resolution is 1 ps
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 9799.281 ; gain = 8.996 ; free physical = 172549 ; free virtual = 231758
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9900.352 ; gain = 0.000 ; free physical = 172561 ; free virtual = 231771
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9900.352 ; gain = 0.000 ; free physical = 172561 ; free virtual = 231771
Time resolution is 1 ps
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 9900.352 ; gain = 0.000 ; free physical = 172563 ; free virtual = 231772
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9900.352 ; gain = 0.000 ; free physical = 172550 ; free virtual = 231759
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9900.352 ; gain = 0.000 ; free physical = 172550 ; free virtual = 231759
Time resolution is 1 ps
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 9900.352 ; gain = 0.000 ; free physical = 172551 ; free virtual = 231761
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10035.402 ; gain = 0.000 ; free physical = 172567 ; free virtual = 231776
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10035.402 ; gain = 0.000 ; free physical = 172567 ; free virtual = 231776
Time resolution is 1 ps
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 10043.398 ; gain = 7.996 ; free physical = 172571 ; free virtual = 231781
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10098.422 ; gain = 0.000 ; free physical = 172570 ; free virtual = 231780
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10098.422 ; gain = 0.000 ; free physical = 172570 ; free virtual = 231780
Time resolution is 1 ps
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
in rx if 0000000000000000
encoded rx data 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10099.422 ; gain = 1.000 ; free physical = 172566 ; free virtual = 231776
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10131.461 ; gain = 0.000 ; free physical = 172508 ; free virtual = 231740
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10131.461 ; gain = 0.000 ; free physical = 172508 ; free virtual = 231740
Time resolution is 1 ps
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
encoded rx data 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10131.461 ; gain = 0.000 ; free physical = 172505 ; free virtual = 231737
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10197.492 ; gain = 0.000 ; free physical = 172516 ; free virtual = 231747
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10197.492 ; gain = 0.000 ; free physical = 172516 ; free virtual = 231747
Time resolution is 1 ps
in rx if, serdes 0000000000000000
encoded rx data 0000000000000000
in rx if, serdes 0000000000000000
encoded rx data 0000000000000000
in rx if, serdes 0000000000000000
encoded rx data 0000000000000000
in rx if, serdes 0000000000000000
encoded rx data 0000000000000000
in rx if, serdes 0000000000000000
encoded rx data 0000000000000000
in rx if, serdes 112233445566771e
encoded rx data 0000000000000000
in rx if, serdes 1122334455660087
encoded rx data 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 10197.492 ; gain = 0.000 ; free physical = 172512 ; free virtual = 231744
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10228.484 ; gain = 0.000 ; free physical = 172530 ; free virtual = 231762
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10228.484 ; gain = 0.000 ; free physical = 172530 ; free virtual = 231762
Time resolution is 1 ps
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 112233445566771e
in rx if, serdes 0000000000000000
in rx if, serdes 1122334455660087
in rx if, serdes 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 10228.484 ; gain = 0.000 ; free physical = 172526 ; free virtual = 231758
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10238.512 ; gain = 0.000 ; free physical = 172531 ; free virtual = 231763
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10238.512 ; gain = 0.000 ; free physical = 172531 ; free virtual = 231763
Time resolution is 1 ps
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes 112233445566771e
in rx if, serdes 112233445566771e
in rx if, serdes 1122334455660087
in rx if, serdes 1122334455660087
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 10247.492 ; gain = 8.980 ; free physical = 172531 ; free virtual = 231763
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,SERDES_PIPELINE=2,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10311.523 ; gain = 0.000 ; free physical = 172532 ; free virtual = 231764
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10311.523 ; gain = 0.000 ; free physical = 172532 ; free virtual = 231764
Time resolution is 1 ps
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 112233445566771e
in rx if, serdes rev 112233445566771e
in rx if, serdes int 0000000000000000
in rx if, serdes 1122334455660087
in rx if, serdes rev 1122334455660087
in rx if, serdes int 0000000000000000
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 10311.523 ; gain = 0.000 ; free physical = 172527 ; free virtual = 231759
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10318.527 ; gain = 0.000 ; free physical = 172525 ; free virtual = 231757
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10318.527 ; gain = 0.000 ; free physical = 172525 ; free virtual = 231757
Time resolution is 1 ps
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 0000000000000000
in rx if, serdes rev 0000000000000000
in rx if, serdes int 0000000000000000
in rx if, serdes 112233445566771e
in rx if, serdes rev 112233445566771e
in rx if, serdes int 112233445566771e
in rx if, serdes 1122334455660087
in rx if, serdes rev 1122334455660087
in rx if, serdes int 1122334455660087
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10318.527 ; gain = 0.000 ; free physical = 172521 ; free virtual = 231754
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_rx_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy_rx'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_rx_behav xil_defaultlib.test_eth_phy_rx xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" Line 10. Module eth_phy_10g_rx(CTRL_WIDTH=8,SCRAMBLER_DISABLE=1,PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" Line 9. Module eth_phy_10g_rx_if(PRBS31_ENABLE=1,COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_WIDTH=58,LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=64) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/lfsr.v" Line 34. Module lfsr(LFSR_FEED_FORWARD=1,REVERSE=1,DATA_WIDTH=66) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" Line 34. Module eth_phy_10g_rx_frame_sync_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" Line 34. Module eth_phy_10g_rx_ber_mon(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" Line 34. Module eth_phy_10g_rx_watchdog(COUNT_125US=195.3125) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" Line 9. Module ipg_rx has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" Line 34. Module xgmii_baser_dec_64(CTRL_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,LFSR_FEED_FOR...
Compiling module xil_defaultlib.lfsr(LFSR_FEED_FORWARD=1,REVERSE...
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.test_eth_phy_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_rx_behav
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10336.535 ; gain = 0.000 ; free physical = 172519 ; free virtual = 231751
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 10336.535 ; gain = 0.000 ; free physical = 172519 ; free virtual = 231751
Time resolution is 1 ps
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" Line 51
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 10336.535 ; gain = 0.000 ; free physical = 172519 ; free virtual = 231751
save_wave_config {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top test_eth_phy [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy_rx
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ipg_en' on this module [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ipg_en' on this module [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:94]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10346.539 ; gain = 0.000 ; free physical = 172524 ; free virtual = 231757
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10346.539 ; gain = 0.000 ; free physical = 172524 ; free virtual = 231757
Time resolution is 1 ps
net output 000000000000aa99, 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 103
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 10346.539 ; gain = 0.000 ; free physical = 172511 ; free virtual = 231744
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_eth_phy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_eth_phy_behav -key {Behavioral:sim_1:Functional:test_eth_phy} -tclbatch {test_eth_phy.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
WARNING: Simulation object /test_eth_phy_rx/clk was not found in the design.
WARNING: Simulation object /test_eth_phy_rx/serdes_rx_data was not found in the design.
WARNING: Simulation object /test_eth_phy_rx/serdes_rx_hdr was not found in the design.
WARNING: Simulation object /test_eth_phy_rx/xgmii_rxd was not found in the design.
WARNING: Simulation object /test_eth_phy_rx/xgmii_rxc was not found in the design.
WARNING: Simulation object /test_eth_phy_rx/rx_len was not found in the design.
WARNING: Simulation object /test_eth_phy_rx/rx_ipg_data was not found in the design.
source test_eth_phy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_eth_phy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 10389.555 ; gain = 36.828 ; free physical = 172494 ; free virtual = 231728
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy/clk}} {{/test_eth_phy/serdes_rx_data}} {{/test_eth_phy/serdes_rx_hdr}} {{/test_eth_phy/xgmii_rxd}} {{/test_eth_phy/xgmii_rxc}} {{/test_eth_phy/rx_ipg_data}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 6
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10394.734 ; gain = 0.000 ; free physical = 172502 ; free virtual = 231736
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'serdes_data_hdr' is not declared [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v:182]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10587.672 ; gain = 0.000 ; free physical = 172507 ; free virtual = 231741
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10587.672 ; gain = 0.000 ; free physical = 172507 ; free virtual = 231741
Time resolution is 1 ps
===
endcase 0
===
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if, xxxxxxxxxxxxxxxx
in rx if, xxxxxxxxxxxxxxxx
in rx if, xxxxxxxxxxxxxxxx
===
endcase 0
===
net output 0000000000000000, 1
in rx if, zzzzzzzzzzzzzzzz
in rx if, zzzzzzzzzzzzzzzz
in rx if, zzzzzzzzzzzzzzzz
===
endcase 0
===
net output 0000000000000000, 2
in rx if, zzzzzzzzzzzzzzzz
in rx if, zzzzzzzzzzzzzzzz
in rx if, zzzzzzzzzzzzzzzz
===
endcase 0
===
net output 0000000000000000, 3
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 5
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 6
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if, 0000000000000000
in rx if, 0000000000000000
in rx if, 0000000000000000
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 10611.672 ; gain = 24.000 ; free physical = 172503 ; free virtual = 231737
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172505 ; free virtual = 231739
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172508 ; free virtual = 231743
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 6
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 26 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172506 ; free virtual = 231740
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172504 ; free virtual = 231739
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172504 ; free virtual = 231739
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 14 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172505 ; free virtual = 231739
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231727
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10699.715 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231727
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 6
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 18 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 10702.715 ; gain = 3.000 ; free physical = 172490 ; free virtual = 231725
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10710.719 ; gain = 0.000 ; free physical = 172491 ; free virtual = 231725
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 10710.719 ; gain = 0.000 ; free physical = 172491 ; free virtual = 231725
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 6
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 10710.719 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231729
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy/serdes_tx_data}} {{/test_eth_phy/serdes_tx_hdr}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 6
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10710.719 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231727
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_eth_phy/xgmii_txd}} {{/test_eth_phy/xgmii_txc}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 6
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10713.719 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231728
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10730.719 ; gain = 0.000 ; free physical = 172488 ; free virtual = 231723
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10730.719 ; gain = 0.000 ; free physical = 172488 ; free virtual = 231723
Time resolution is 1 ps
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 6
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 10730.719 ; gain = 0.000 ; free physical = 172483 ; free virtual = 231718
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10745.734 ; gain = 0.000 ; free physical = 172491 ; free virtual = 231726
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10745.734 ; gain = 0.000 ; free physical = 172491 ; free virtual = 231726
Time resolution is 1 ps
in rx if int, xxxxxxxxxxxxxxxx
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 20 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 10753.730 ; gain = 7.996 ; free physical = 172480 ; free virtual = 231715
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10754.730 ; gain = 0.000 ; free physical = 172484 ; free virtual = 231719
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10754.730 ; gain = 0.000 ; free physical = 172484 ; free virtual = 231719
Time resolution is 1 ps
in rx if int, xxxxxxxxxxxxxxxx
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 2
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 3
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 00000000000000dd, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 28 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10754.730 ; gain = 0.000 ; free physical = 172467 ; free virtual = 231703
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10786.746 ; gain = 0.000 ; free physical = 172547 ; free virtual = 231720
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10786.746 ; gain = 0.000 ; free physical = 172547 ; free virtual = 231720
Time resolution is 1 ps
in rx if int, xxxxxxxxxxxxxxxx
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output d555555555555578, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output d555555555555578, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output d555555555555578, 2
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output d555555555555578, 3
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output d555555555555578, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output d555555555555578, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 28 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 113
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 10786.746 ; gain = 0.000 ; free physical = 172548 ; free virtual = 231721
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10841.773 ; gain = 0.000 ; free physical = 172541 ; free virtual = 231714
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10841.773 ; gain = 0.000 ; free physical = 172541 ; free virtual = 231714
Time resolution is 1 ps
in rx if int, xxxxxxxxxxxxxxxx
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
===
endcase 0
===
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 0
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 1
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 2
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 3
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 4
in rx if int, 0000000000000000
in rx if rev, 0000000000000000
in rx if, 0000000000000000
===
endcase 0
===
net output 0000000000000000, 5
in rx if int, 0000000000000000
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 0
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 1
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 2
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 3
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 4
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 5
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 6
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
===
endcase 0
===
net output 000000eeeeeeeeee, 7
in rx if int, 8a8a8a8a8a8a8a8a
in rx if rev, 8a8a8a8a8a8a8a8a
in rx if, 8a8a8a8a8a8a8a8a
$finish called at time : 32 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 10841.773 ; gain = 0.000 ; free physical = 172543 ; free virtual = 231716
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10979.840 ; gain = 0.000 ; free physical = 172554 ; free virtual = 231728
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10979.840 ; gain = 0.000 ; free physical = 172554 ; free virtual = 231728
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
start in lane 0, d5555555555555fb
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 000000eeeeeeeeee, 0
===
endcase 0
===
net output 000000eeeeeeeeee, 1
===
endcase 0
===
net output 000000eeeeeeeeee, 2
===
endcase 0
===
net output 000000eeeeeeeeee, 3
===
endcase 0
===
net output 000000eeeeeeeeee, 4
===
endcase 0
===
net output 000000eeeeeeeeee, 5
===
endcase 0
===
net output 000000eeeeeeeeee, 6
===
endcase 0
===
net output 000000eeeeeeeeee, 7
$finish called at time : 32 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 10979.840 ; gain = 0.000 ; free physical = 172554 ; free virtual = 231728
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10985.867 ; gain = 0.000 ; free physical = 172547 ; free virtual = 231722
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10985.867 ; gain = 0.000 ; free physical = 172547 ; free virtual = 231722
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
start in lane 0, d5555555555555fb
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 000000eeeeeeeeee, 0
===
endcase 0
===
net output 000000eeeeeeeeee, 1
===
endcase 0
===
net output 000000eeeeeeeeee, 2
===
endcase 0
===
net output 000000eeeeeeeeee, 3
===
endcase 0
===
net output 000000eeeeeeeeee, 4
===
endcase 0
===
net output 000000eeeeeeeeee, 5
===
endcase 0
===
net output 000000eeeeeeeeee, 6
===
endcase 0
===
net output 000000eeeeeeeeee, 7
===
endcase 0
===
net output 000000eeeeeeeeee, 0
===
endcase 0
===
net output 000000eeeeeeeeee, 1
===
endcase 0
===
net output 000000eeeeeeeeee, 2
===
endcase 0
===
net output 000000eeeeeeeeee, 3
===
endcase 0
===
net output 000000eeeeeeeeee, 4
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 10993.848 ; gain = 7.980 ; free physical = 172551 ; free virtual = 231726
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11001.852 ; gain = 0.000 ; free physical = 172545 ; free virtual = 231719
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11001.852 ; gain = 0.000 ; free physical = 172545 ; free virtual = 231719
Time resolution is 1 ps
===
endcase 0
===
===
endcase 0
===
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output 0000000000000000, 4
===
endcase 0
===
net output 0000000000000000, 5
===
endcase 0
===
net output 0000000000000000, 0
===
endcase 0
===
net output 0000000000000000, 1
start in lane 0, d5555555555555fb
===
endcase 0
===
net output 0000000000000000, 2
===
endcase 0
===
net output 0000000000000000, 3
===
endcase 0
===
net output d555555555555578, 4
===
endcase 0
===
net output 00000000dddddddd, 5
===
endcase 0
===
net output 000000eeeeeeeeee, 6
===
endcase 0
===
net output 000000eeeeeeeeee, 7
===
endcase 0
===
net output 000000eeeeeeeeee, 0
===
endcase 0
===
net output 000000eeeeeeeeee, 1
===
endcase 0
===
net output 000000eeeeeeeeee, 2
===
endcase 0
===
net output 000000eeeeeeeeee, 3
===
endcase 0
===
net output 000000eeeeeeeeee, 4
===
endcase 0
===
net output 000000eeeeeeeeee, 5
===
endcase 0
===
net output 000000eeeeeeeeee, 6
===
endcase 0
===
net output 000000eeeeeeeeee, 7
===
endcase 0
===
net output 000000eeeeeeeeee, 0
===
endcase 0
===
net output 000000eeeeeeeeee, 1
===
endcase 0
===
net output 000000eeeeeeeeee, 2
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 11001.852 ; gain = 0.000 ; free physical = 172554 ; free virtual = 231728
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11065.891 ; gain = 0.000 ; free physical = 172533 ; free virtual = 231707
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11065.891 ; gain = 0.000 ; free physical = 172533 ; free virtual = 231707
Time resolution is 1 ps
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output 0000000000000000, 4
net output 0000000000000000, 5
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output d555555555555578, 4
net output 00000000dddddddd, 5
net output 000000eeeeeeeeee, 6
net output 000000eeeeeeeeee, 7
net output 000000eeeeeeeeee, 0
net output 000000eeeeeeeeee, 1
net output 000000eeeeeeeeee, 2
net output 000000eeeeeeeeee, 3
net output 000000eeeeeeeeee, 4
net output 000000eeeeeeeeee, 5
net output 000000eeeeeeeeee, 6
net output 000000eeeeeeeeee, 7
net output 000000eeeeeeeeee, 0
net output 000000eeeeeeeeee, 1
net output 000000eeeeeeeeee, 2
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 115
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 11073.887 ; gain = 7.996 ; free physical = 172535 ; free virtual = 231709
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
ERROR: [VRFC 10-2989] 'Z' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v:96]
ERROR: [VRFC 10-2989] 'Z' is not declared [/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v:97]
ERROR: [VRFC 10-8530] module 'test_eth_phy' is ignored due to previous errors [/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11129.914 ; gain = 0.000 ; free physical = 172541 ; free virtual = 231716
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11129.914 ; gain = 0.000 ; free physical = 172541 ; free virtual = 231716
Time resolution is 1 ps
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output 0000000000000000, 4
net output 0000000000000000, 5
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output d555555555555578, 4
net output 00000000dddddddd, 5
net output 000000eeeeeeeeee, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
net output 3c78f1e3c78f1e1e, 3
net output 3c78f1e3c78f1e1e, 4
net output 3c78f1e3c78f1e1e, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 117
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 11145.922 ; gain = 16.008 ; free physical = 172544 ; free virtual = 231719
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11145.922 ; gain = 0.000 ; free physical = 172547 ; free virtual = 231722
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11145.922 ; gain = 0.000 ; free physical = 172547 ; free virtual = 231722
Time resolution is 1 ps
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output 0000000000000000, 4
net output 0000000000000000, 5
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output d555555555555578, 4
net output 00000000dddddddd, 5
net output 000000eeeeeffeee, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
net output 3c78f1e3c78f1e1e, 3
net output 3c78f1e3c78f1e1e, 4
net output 3c78f1e3c78f1e1e, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 117
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 11145.922 ; gain = 0.000 ; free physical = 172551 ; free virtual = 231726
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11153.926 ; gain = 0.000 ; free physical = 172540 ; free virtual = 231715
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11153.926 ; gain = 0.000 ; free physical = 172540 ; free virtual = 231715
Time resolution is 1 ps
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output 0000000000000000, 4
net output 0000000000000000, 5
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output d555555555555578, 4
net output 000dddddaaaddddd, 5
net output 000000eeeeeffeee, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
net output 3c78f1e3c78f1e1e, 3
net output 3c78f1e3c78f1e1e, 4
net output 3c78f1e3c78f1e1e, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 117
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 11153.926 ; gain = 0.000 ; free physical = 172543 ; free virtual = 231718
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11161.930 ; gain = 0.000 ; free physical = 172530 ; free virtual = 231705
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11161.930 ; gain = 0.000 ; free physical = 172530 ; free virtual = 231705
Time resolution is 1 ps
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output 0000000000000000, 4
net output 0000000000000000, 5
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output 0000000000000000, 3
net output d555555555555578, 4
net output 000dddddaaaddddd, 5
net output 000000eeeeeffeee, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
net output 3c78f1e3c78f1e1e, 3
net output 3c78f1e3c78f1e1e, 4
net output 3c78f1e3c78f1e1e, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 11161.930 ; gain = 0.000 ; free physical = 172528 ; free virtual = 231703
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-2989] 'dmemory' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:28]
ERROR: [VRFC 10-2989] 'dmemory' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:29]
ERROR: [VRFC 10-2989] 'dmemory' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:30]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-2989] 'HDR_LEN' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:29]
ERROR: [VRFC 10-2989] 'HDR_LEN' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:30]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11754.242 ; gain = 0.000 ; free physical = 172519 ; free virtual = 231697
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11754.242 ; gain = 0.000 ; free physical = 172519 ; free virtual = 231697
Time resolution is 1 ps
net output 0000000000000000, 0
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output d555555555555578, 3
net output 000dddddaaaddddd, 4
net output 000000eeeeeffeee, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
net output 3c78f1e3c78f1e1e, 3
net output 3c78f1e3c78f1e1e, 4
net output 3c78f1e3c78f1e1e, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 11770.227 ; gain = 15.984 ; free physical = 172524 ; free virtual = 231702
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11803.266 ; gain = 0.000 ; free physical = 172512 ; free virtual = 231691
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11803.266 ; gain = 0.000 ; free physical = 172512 ; free virtual = 231691
Time resolution is 1 ps
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 11803.266 ; gain = 0.000 ; free physical = 172510 ; free virtual = 231689
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11858.277 ; gain = 0.000 ; free physical = 172520 ; free virtual = 231700
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11858.277 ; gain = 0.000 ; free physical = 172520 ; free virtual = 231700
Time resolution is 1 ps
rd ptr +1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 11866.273 ; gain = 7.996 ; free physical = 172502 ; free virtual = 231682
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11996.340 ; gain = 0.000 ; free physical = 172518 ; free virtual = 231698
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 11996.340 ; gain = 0.000 ; free physical = 172518 ; free virtual = 231698
Time resolution is 1 ps
rd ptr +1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 12004.336 ; gain = 7.996 ; free physical = 172514 ; free virtual = 231694
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12028.355 ; gain = 0.000 ; free physical = 172506 ; free virtual = 231686
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12028.355 ; gain = 0.000 ; free physical = 172506 ; free virtual = 231686
Time resolution is 1 ps
rd ptr +1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 12036.352 ; gain = 7.996 ; free physical = 172510 ; free virtual = 231690
current_sim simulation_3
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:test_eth_phy' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-1501] Simulator for snapshot 'Behavioral:sim_1:Functional:test_eth_phy' is already running. To launch simulation, change the snapshot name in the simulation fileset settings or close the current simulation.

update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_sim simulation_6
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12261.672 ; gain = 0.000 ; free physical = 172523 ; free virtual = 231705
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12261.672 ; gain = 0.000 ; free physical = 172523 ; free virtual = 231705
Time resolution is 1 ps
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 12261.672 ; gain = 0.000 ; free physical = 172521 ; free virtual = 231703
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12356.695 ; gain = 0.000 ; free physical = 172511 ; free virtual = 231693
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12356.695 ; gain = 0.000 ; free physical = 172511 ; free virtual = 231693
Time resolution is 1 ps
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
mem space 7
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12356.695 ; gain = 0.000 ; free physical = 172515 ; free virtual = 231697
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12388.711 ; gain = 0.000 ; free physical = 172509 ; free virtual = 231691
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12388.711 ; gain = 0.000 ; free physical = 172509 ; free virtual = 231691
Time resolution is 1 ps
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12389.711 ; gain = 1.000 ; free physical = 172506 ; free virtual = 231688
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12413.730 ; gain = 0.000 ; free physical = 172502 ; free virtual = 231684
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12413.730 ; gain = 0.000 ; free physical = 172502 ; free virtual = 231684
Time resolution is 1 ps
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
net output 0000000000000000, 0
net output 0000000000000000, 0
net output 0000000000000000, 1
net output 0000000000000000, 2
net output d555555555555578, 3
net output 000dddddaaaddddd, 4
net output 000ecccffccccccc, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
net output 3c78f1e3c78f1e1e, 2
net output 3c78f1e3c78f1e1e, 3
net output 3c78f1e3c78f1e1e, 4
net output 3c78f1e3c78f1e1e, 5
net output 3c78f1e3c78f1e1e, 6
net output 3c78f1e3c78f1e1e, 7
net output 3c78f1e3c78f1e1e, 0
net output 3c78f1e3c78f1e1e, 1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 12420.727 ; gain = 6.996 ; free physical = 172493 ; free virtual = 231675
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12436.734 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231675
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12436.734 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231675
Time resolution is 1 ps
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeeeeb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 12436.734 ; gain = 0.000 ; free physical = 172493 ; free virtual = 231675
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12452.742 ; gain = 0.000 ; free physical = 172500 ; free virtual = 231682
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12452.742 ; gain = 0.000 ; free physical = 172500 ; free virtual = 231682
Time resolution is 1 ps
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 00001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 12452.742 ; gain = 0.000 ; free physical = 172502 ; free virtual = 231685
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12484.781 ; gain = 0.000 ; free physical = 172503 ; free virtual = 231686
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12484.781 ; gain = 0.000 ; free physical = 172503 ; free virtual = 231685
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 12484.781 ; gain = 0.000 ; free physical = 172499 ; free virtual = 231682
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12564.797 ; gain = 0.000 ; free physical = 172498 ; free virtual = 231681
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12564.797 ; gain = 0.000 ; free physical = 172498 ; free virtual = 231681
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, type= 78
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
in ipg tx, type= 1e
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 12565.797 ; gain = 1.000 ; free physical = 172504 ; free virtual = 231688
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12645.836 ; gain = 0.000 ; free physical = 172508 ; free virtual = 231691
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12645.836 ; gain = 0.000 ; free physical = 172508 ; free virtual = 231691
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  520
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  464
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  408
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  352
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, type= 78
in ipg tx, count=  240
in ipg tx, type= 1e
in ipg tx, count=  240
in ipg tx, type= 1e
in ipg tx, count=  184
in ipg tx, type= 1e
in ipg tx, count=  128
in ipg tx, type= 1e
in ipg tx, count=   72
in ipg tx, type= 1e
in ipg tx, count=   16
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, type= 1e
in ipg tx, count=  296
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 12645.836 ; gain = 0.000 ; free physical = 172506 ; free virtual = 231689
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12692.859 ; gain = 0.000 ; free physical = 172501 ; free virtual = 231685
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12692.859 ; gain = 0.000 ; free physical = 172501 ; free virtual = 231685
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
in ipg tx, type= 78
in ipg tx, count=  240
in ipg tx, type= 1e
in ipg tx, count=  240
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  184
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  128
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=   72
in ipg tx, payliad= 00eeeeeeeeeeee
in ipg tx, type= 1e
in ipg tx, count=   16
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 12692.859 ; gain = 0.000 ; free physical = 172510 ; free virtual = 231694
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12740.883 ; gain = 0.000 ; free physical = 172517 ; free virtual = 231701
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12740.883 ; gain = 0.000 ; free physical = 172517 ; free virtual = 231701
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
in ipg tx, type= 78
in ipg tx, count=  240
in ipg tx, type= 1e
in ipg tx, count=  240
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  184
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  128
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=   72
in ipg tx, payliad= 00eeeeeeeeeeee
in ipg tx, type= 1e
in ipg tx, count=   16
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 12740.883 ; gain = 0.000 ; free physical = 172523 ; free virtual = 231708
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12772.898 ; gain = 0.000 ; free physical = 172505 ; free virtual = 231689
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12772.898 ; gain = 0.000 ; free physical = 172505 ; free virtual = 231689
Time resolution is 1 ps
bufmon netfin enableed
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
bufmon netfin enableed
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
bufmon netfin enableed
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
bufmon netfin enableed
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
bufmon netfin enableed
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
bufmon netfin enableed
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
in ipg tx, type= 78
in ipg tx, count=  240
in ipg tx, type= 1e
in ipg tx, count=  240
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  184
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  128
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=   72
in ipg tx, payliad= 00eeeeeeeeeeee
in ipg tx, type= 1e
in ipg tx, count=   16
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 12772.898 ; gain = 7.996 ; free physical = 172500 ; free virtual = 231685
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12908.973 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231679
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12908.973 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231679
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
in ipg tx, type= 78
in ipg tx, count=  240
in ipg tx, type= 1e
in ipg tx, count=  240
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  184
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  128
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=   72
in ipg tx, payliad= 00eeeeeeeeeeee
in ipg tx, type= 1e
in ipg tx, count=   16
in ipg tx, type= 1e
in ipg tx, count=  520
in ipg tx, payliad= 66001234578abc
in ipg tx, type= 1e
in ipg tx, count=  464
in ipg tx, payliad= defb0000000000
in ipg tx, type= 1e
in ipg tx, count=  408
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  352
in ipg tx, payliad= 00000000000000
in ipg tx, type= 1e
in ipg tx, count=  296
in ipg tx, payliad= 00000000000000
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 12916.969 ; gain = 7.996 ; free physical = 172498 ; free virtual = 231683
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13077.047 ; gain = 0.000 ; free physical = 172511 ; free virtual = 231697
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13077.047 ; gain = 0.000 ; free physical = 172511 ; free virtual = 231697
Time resolution is 1 ps
net loading xxxxxxxxxxxxxxxx
net loading zzzzzzzzzzzzzzzz
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
net loading zzzzzzzzzzzzzzzz
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
net loading zzzzzzzzzzzzzzzz
net loading 0000000000000000
net loading 0000000000000000
net loading 0000000000000000
net loading 0000000000000000
net loading d555555555555578
net loading 000dddddaaaddddd
net loading 000ecccffccccccc
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13077.047 ; gain = 0.000 ; free physical = 172510 ; free virtual = 231696
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13117.074 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231680
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13117.074 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231680
Time resolution is 1 ps
net loading xxxxxxxxxxxxxxxx
net loading zzzzzzzzzzzzzzzz
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
net loading zzzzzzzzzzzzzzzz
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem loading 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
net loading zzzzzzzzzzzzzzzz
net loading 0000000000000000
net loading 0000000000000000
net loading 0000000000000000
net loading 0000000000000000
net loading d555555555555578
net loading 000dddddaaaddddd
net loading 000ecccffccccccc
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
net loading 3c78f1e3c78f1e1e
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 13125.070 ; gain = 7.996 ; free physical = 172497 ; free virtual = 231684
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13141.078 ; gain = 0.000 ; free physical = 172490 ; free virtual = 231676
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13141.078 ; gain = 0.000 ; free physical = 172490 ; free virtual = 231676
Time resolution is 1 ps
1111mem empty
1111mem empty
1111mem empty
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
1111mem empty
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 13142.078 ; gain = 1.000 ; free physical = 172491 ; free virtual = 231678
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 13174.117 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231681
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 13174.117 ; gain = 0.000 ; free physical = 172494 ; free virtual = 231681
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 13174.117 ; gain = 0.000 ; free physical = 172495 ; free virtual = 231682
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13181.121 ; gain = 0.000 ; free physical = 172500 ; free virtual = 231687
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13181.121 ; gain = 0.000 ; free physical = 172500 ; free virtual = 231687
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 13189.102 ; gain = 7.980 ; free physical = 172494 ; free virtual = 231681
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13301.156 ; gain = 0.000 ; free physical = 172487 ; free virtual = 231674
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 13301.156 ; gain = 0.000 ; free physical = 172487 ; free virtual = 231674
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13301.156 ; gain = 0.000 ; free physical = 172492 ; free virtual = 231680
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13365.188 ; gain = 0.000 ; free physical = 172500 ; free virtual = 231688
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13365.188 ; gain = 0.000 ; free physical = 172500 ; free virtual = 231688
Time resolution is 1 ps
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
1111mem empty, x
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13365.188 ; gain = 0.000 ; free physical = 172499 ; free virtual = 231687
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13453.238 ; gain = 0.000 ; free physical = 172496 ; free virtual = 231684
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13453.238 ; gain = 0.000 ; free physical = 172496 ; free virtual = 231684
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 13461.234 ; gain = 7.996 ; free physical = 172499 ; free virtual = 231687
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13573.289 ; gain = 0.000 ; free physical = 172485 ; free virtual = 231673
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13573.289 ; gain = 0.000 ; free physical = 172485 ; free virtual = 231673
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13573.289 ; gain = 0.000 ; free physical = 172480 ; free virtual = 231669
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13621.336 ; gain = 0.000 ; free physical = 172475 ; free virtual = 231663
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13621.336 ; gain = 0.000 ; free physical = 172475 ; free virtual = 231663
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 13621.336 ; gain = 0.000 ; free physical = 172472 ; free virtual = 231660
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13717.359 ; gain = 0.000 ; free physical = 172463 ; free virtual = 231651
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13717.359 ; gain = 0.000 ; free physical = 172463 ; free virtual = 231651
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13717.359 ; gain = 0.000 ; free physical = 172467 ; free virtual = 231656
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13717.359 ; gain = 0.000 ; free physical = 172466 ; free virtual = 231654
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13717.359 ; gain = 0.000 ; free physical = 172466 ; free virtual = 231654
Time resolution is 1 ps
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
1111mem empty, 0
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 13717.359 ; gain = 0.000 ; free physical = 172464 ; free virtual = 231653
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13765.383 ; gain = 0.000 ; free physical = 172471 ; free virtual = 231659
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13765.383 ; gain = 0.000 ; free physical = 172471 ; free virtual = 231659
Time resolution is 1 ps
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
1111mem empty, 0 1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 13765.383 ; gain = 0.000 ; free physical = 172471 ; free virtual = 231660
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13773.410 ; gain = 0.000 ; free physical = 172472 ; free virtual = 231661
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13773.410 ; gain = 0.000 ; free physical = 172472 ; free virtual = 231661
Time resolution is 1 ps
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
1111mem empty, 1 1
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 13781.391 ; gain = 7.996 ; free physical = 172472 ; free virtual = 231661
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13813.406 ; gain = 0.000 ; free physical = 172478 ; free virtual = 231667
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13813.406 ; gain = 0.000 ; free physical = 172478 ; free virtual = 231667
Time resolution is 1 ps
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 13813.406 ; gain = 0.000 ; free physical = 172477 ; free virtual = 231666
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14021.531 ; gain = 0.000 ; free physical = 172484 ; free virtual = 231673
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14021.531 ; gain = 0.000 ; free physical = 172484 ; free virtual = 231673
Time resolution is 1 ps
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 14021.531 ; gain = 0.000 ; free physical = 172481 ; free virtual = 231670
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14117.555 ; gain = 0.000 ; free physical = 172483 ; free virtual = 231673
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14117.555 ; gain = 0.000 ; free physical = 172483 ; free virtual = 231673
Time resolution is 1 ps
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
reading, data out xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 14117.555 ; gain = 0.000 ; free physical = 172477 ; free virtual = 231667
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-1280] procedural assignment to a non-register memfin is not permitted, left-hand side should be reg/integer/time/genvar [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:31]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14129.750 ; gain = 0.000 ; free physical = 172455 ; free virtual = 231645
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14129.750 ; gain = 0.000 ; free physical = 172455 ; free virtual = 231645
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 14166.578 ; gain = 36.828 ; free physical = 172462 ; free virtual = 231652
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14262.625 ; gain = 0.000 ; free physical = 172472 ; free virtual = 231663
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14262.625 ; gain = 0.000 ; free physical = 172472 ; free virtual = 231663
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296
count, 240
count, 240
count, 184
count, 128
count,  72
count,  16
count, 520
count, 464
count, 408
count, 352
count, 296
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 14262.625 ; gain = 0.000 ; free physical = 172472 ; free virtual = 231663
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14285.660 ; gain = 0.000 ; free physical = 172455 ; free virtual = 231645
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14285.660 ; gain = 0.000 ; free physical = 172455 ; free virtual = 231645
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296
count, 240
count, 240
count, 184
count, 128
count,  72
count,  16
count,   0
count, 520
count, 464
count, 408
count, 352
count, 296
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 14293.641 ; gain = 7.996 ; free physical = 172457 ; free virtual = 231647
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14341.664 ; gain = 0.000 ; free physical = 172457 ; free virtual = 231647
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14341.664 ; gain = 0.000 ; free physical = 172457 ; free virtual = 231647
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296
count, 240
count, 240
count, 184
count, 128
count,  72
count,  16
count, 520
count, 464
count, 408
count, 352
count, 296
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 14341.664 ; gain = 0.000 ; free physical = 172456 ; free virtual = 231646
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14381.691 ; gain = 0.000 ; free physical = 172450 ; free virtual = 231640
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14381.691 ; gain = 0.000 ; free physical = 172450 ; free virtual = 231640
Time resolution is 1 ps
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
reading, data out 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 14389.688 ; gain = 7.996 ; free physical = 172444 ; free virtual = 231634
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14453.719 ; gain = 0.000 ; free physical = 172440 ; free virtual = 231631
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14453.719 ; gain = 0.000 ; free physical = 172440 ; free virtual = 231631
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 14453.719 ; gain = 0.000 ; free physical = 172435 ; free virtual = 231626
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14533.758 ; gain = 0.000 ; free physical = 172453 ; free virtual = 231644
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14533.758 ; gain = 0.000 ; free physical = 172453 ; free virtual = 231644
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
memefin in tx
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 14533.758 ; gain = 0.000 ; free physical = 172457 ; free virtual = 231649
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14565.773 ; gain = 0.000 ; free physical = 172450 ; free virtual = 231641
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14565.773 ; gain = 0.000 ; free physical = 172450 ; free virtual = 231641
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
memefin in tx
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 14565.773 ; gain = 7.996 ; free physical = 172452 ; free virtual = 231643
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14773.898 ; gain = 0.000 ; free physical = 172439 ; free virtual = 231630
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14773.898 ; gain = 0.000 ; free physical = 172442 ; free virtual = 231633
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 14773.898 ; gain = 0.000 ; free physical = 172447 ; free virtual = 231639
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14781.891 ; gain = 0.000 ; free physical = 172440 ; free virtual = 231640
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14781.891 ; gain = 0.000 ; free physical = 172440 ; free virtual = 231640
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 14789.883 ; gain = 7.992 ; free physical = 172440 ; free virtual = 231640
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14797.895 ; gain = 0.000 ; free physical = 172434 ; free virtual = 231634
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 14797.895 ; gain = 0.000 ; free physical = 172434 ; free virtual = 231634
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
memfin, 0
mem empty
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 14805.891 ; gain = 7.996 ; free physical = 172436 ; free virtual = 231636
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14949.961 ; gain = 0.000 ; free physical = 172444 ; free virtual = 231644
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 14949.961 ; gain = 0.000 ; free physical = 172444 ; free virtual = 231644
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
read ,empty 0 0
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 14949.961 ; gain = 0.000 ; free physical = 172436 ; free virtual = 231637
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15014.016 ; gain = 0.000 ; free physical = 172454 ; free virtual = 231654
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 15014.016 ; gain = 0.000 ; free physical = 172454 ; free virtual = 231654
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 15014.016 ; gain = 0.000 ; free physical = 172452 ; free virtual = 231653
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15086.035 ; gain = 0.000 ; free physical = 172437 ; free virtual = 231638
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15086.035 ; gain = 0.000 ; free physical = 172437 ; free virtual = 231638
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= zzzzzzzzzzzzzzzz
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= zzzzzzzzzzzzzzzz
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= zzzzzzzzzzzzzzzz
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= zzzzzzzzzzzzzzzz
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= zzzzzzzzzzzzzzzz
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= 3c78f1e3c78f1e1e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= 3c78f1e3c78f1e1e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= 3c78f1e3c78f1e1e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, netoutputd= 3c78f1e3c78f1e1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 15094.031 ; gain = 7.996 ; free physical = 172445 ; free virtual = 231646
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(PRBS31_ENABLE=...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,P...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15158.086 ; gain = 0.000 ; free physical = 172429 ; free virtual = 231630
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15158.086 ; gain = 0.000 ; free physical = 172429 ; free virtual = 231630
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 15158.086 ; gain = 0.000 ; free physical = 172421 ; free virtual = 231622
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15177.078 ; gain = 0.000 ; free physical = 172416 ; free virtual = 231617
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15177.078 ; gain = 0.000 ; free physical = 172416 ; free virtual = 231617
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 54 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 15185.074 ; gain = 7.996 ; free physical = 172422 ; free virtual = 231623
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15201.082 ; gain = 0.000 ; free physical = 172325 ; free virtual = 231581
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15201.082 ; gain = 0.000 ; free physical = 172325 ; free virtual = 231581
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 15201.082 ; gain = 7.996 ; free physical = 172331 ; free virtual = 231587
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15201.082 ; gain = 0.000 ; free physical = 172338 ; free virtual = 231593
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 15201.082 ; gain = 0.000 ; free physical = 172338 ; free virtual = 231593
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 46 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 15201.082 ; gain = 0.000 ; free physical = 172341 ; free virtual = 231597
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15209.094 ; gain = 0.000 ; free physical = 172325 ; free virtual = 231582
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15209.094 ; gain = 0.000 ; free physical = 172325 ; free virtual = 231582
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
mem empty
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 15217.090 ; gain = 7.996 ; free physical = 172328 ; free virtual = 231584
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 15241.102 ; gain = 0.000 ; free physical = 172300 ; free virtual = 231560
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 15241.102 ; gain = 0.000 ; free physical = 172300 ; free virtual = 231560
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
===
 case addr end state_next0
===
===
 bbbb0
===
===
 case addr end state_next1
===
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
===
 case addr end state_next2
===
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
===
 bbbb0
===
===
 case addr end state_next1
===
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
===
 bbbb0
===
===
 case addr end state_next1
===
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
===
 bbbb0
===
===
 case addr end state_next1
===
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
===
 case addr end state_next2
===
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
===
 case addr end state_next2
===
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
===
 case addr end state_next0
===
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 15241.102 ; gain = 0.000 ; free physical = 172300 ; free virtual = 231560
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15249.113 ; gain = 0.000 ; free physical = 172306 ; free virtual = 231566
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15249.113 ; gain = 0.000 ; free physical = 172305 ; free virtual = 231566
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
$finish called at time : 48 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 15257.109 ; gain = 7.996 ; free physical = 172312 ; free virtual = 231573
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_eth_phy_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_eth_phy_10g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_eth_phy_10g
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_ipg_proc
WARNING: [VRFC 10-3380] identifier 'HDR_WIDTH' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/debug_ipg_proc.v:20]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_ber_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_ber_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_frame_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_frame_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_rx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/eth_phy_10g_rx_watchdog.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_rx_watchdog
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_phy_10g_tx_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/ipg_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ipg_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/rtl/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module new_ipg_tx
WARNING: [VRFC 10-3380] identifier 'memfin' is used before its declaration [/home/weigao/PHY-Project/IPG_RTL/debug/new_ipg_tx.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_dec_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_dec_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_RTL/xgmii_baser_enc_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xgmii_baser_enc_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_eth_phy
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_eth_phy'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_eth_phy_behav xil_defaultlib.test_eth_phy xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'proced_encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:98]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 2 for port 'encoded_tx_hdr' [/home/weigao/PHY-Project/IPG_RTL/eth_phy_10g_tx.v:113]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" Line 1. Module mem_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" Line 1. Module net_fifo_buf doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" Line 1. Module buf_mon doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debug_ipg_proc
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=58,REVERSE=1,DAT...
Compiling module xil_defaultlib.lfsr(REVERSE=1,DATA_WIDTH=66)
Compiling module xil_defaultlib.eth_phy_10g_rx_frame_sync_defaul...
Compiling module xil_defaultlib.eth_phy_10g_rx_ber_mon(COUNT_125...
Compiling module xil_defaultlib.eth_phy_10g_rx_watchdog(COUNT_12...
Compiling module xil_defaultlib.eth_phy_10g_rx_if(COUNT_125US=19...
Compiling module xil_defaultlib.ipg_rx
Compiling module xil_defaultlib.xgmii_baser_dec_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.eth_phy_10g_rx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.xgmii_baser_enc_64(CTRL_WIDTH=8)
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.new_ipg_tx
Compiling module xil_defaultlib.eth_phy_10g_tx_if(SCRAMBLER_DISA...
Compiling module xil_defaultlib.eth_phy_10g_tx(CTRL_WIDTH=8,SCRA...
Compiling module xil_defaultlib.debug_eth_phy_10g(CTRL_WIDTH=8,C...
Compiling module xil_defaultlib.test_eth_phy
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_eth_phy_behav
execute_script: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15257.109 ; gain = 0.000 ; free physical = 172306 ; free virtual = 231566
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 15257.109 ; gain = 0.000 ; free physical = 172306 ; free virtual = 231566
Time resolution is 1 ps
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
count, 520, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 66001234578abc1e
count, 464, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= defb00000000001e
count, 408, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 352, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 296, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 240, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 184, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count, 128, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 000000000000001e
count,  72, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
in ipg tx, output= 00eeeeeeeeeeee1e
count,  16, 66001234578abcdefb000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000eeeeeeeeeeeeebbb
$finish called at time : 58 ns : File "/home/weigao/PHY-Project/IPG_TB/test_eth_phy.v" Line 116
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 15257.109 ; gain = 0.000 ; free physical = 172308 ; free virtual = 231568
