 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 40
        -max_paths 40
Design : timer1_1
Version: E-2010.12-SP5-3
Date   : Sat May  2 20:15:33 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: clk_counter_reg[3]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[3]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.4000 f
  clk_counter_reg[3]/Q (DFFNASRQX1)      0.4706     5.8706 r
  U94/Q (AO22X1)                         0.1353     6.0059 r
  clk_counter_reg[3]/D (DFFNASRQX1)      0.0245     6.0304 r
  data arrival time                                 6.0304

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                      0.3000     5.7000
  clk_counter_reg[3]/CLK (DFFNASRQX1)    0.0000     5.7000 f
  library hold time                      0.1168     5.8168
  data required time                                5.8168
  -----------------------------------------------------------
  data required time                                5.8168
  data arrival time                                -6.0304
  -----------------------------------------------------------
  slack (MET)                                       0.2136


  Startpoint: clk_counter_reg[1]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[1]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clk_counter_reg[1]/CLK (DFFNASRQX1)    0.0000     5.4000 f
  clk_counter_reg[1]/Q (DFFNASRQX1)      0.4710     5.8710 r
  U92/Q (AO22X1)                         0.1354     6.0063 r
  clk_counter_reg[1]/D (DFFNASRQX1)      0.0245     6.0309 r
  data arrival time                                 6.0309

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                      0.3000     5.7000
  clk_counter_reg[1]/CLK (DFFNASRQX1)    0.0000     5.7000 f
  library hold time                      0.1168     5.8168
  data required time                                5.8168
  -----------------------------------------------------------
  data required time                                5.8168
  data arrival time                                -6.0309
  -----------------------------------------------------------
  slack (MET)                                       0.2141


  Startpoint: clk_counter_reg[2]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[2]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clk_counter_reg[2]/CLK (DFFNASRQX1)    0.0000     5.4000 f
  clk_counter_reg[2]/Q (DFFNASRQX1)      0.4710     5.8710 r
  U93/Q (AO22X1)                         0.1354     6.0063 r
  clk_counter_reg[2]/D (DFFNASRQX1)      0.0245     6.0309 r
  data arrival time                                 6.0309

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                      0.3000     5.7000
  clk_counter_reg[2]/CLK (DFFNASRQX1)    0.0000     5.7000 f
  library hold time                      0.1168     5.8168
  data required time                                5.8168
  -----------------------------------------------------------
  data required time                                5.8168
  data arrival time                                -6.0309
  -----------------------------------------------------------
  slack (MET)                                       0.2141


  Startpoint: clk_counter_reg[0]
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: clk_counter_reg[0]
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clk_counter_reg[0]/CLK (DFFNASX1)      0.0000     5.4000 f
  clk_counter_reg[0]/Q (DFFNASX1)        0.5546     5.9546 r
  U91/Q (AO22X1)                         0.1363     6.0909 r
  clk_counter_reg[0]/D (DFFNASX1)        0.0241     6.1150 r
  data arrival time                                 6.1150

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                      0.3000     5.7000
  clk_counter_reg[0]/CLK (DFFNASX1)      0.0000     5.7000 f
  library hold time                      0.1264     5.8264
  data required time                                5.8264
  -----------------------------------------------------------
  data required time                                5.8264
  data arrival time                                -6.1150
  -----------------------------------------------------------
  slack (MET)                                       0.2886


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.3879     0.7879 r
  u1/U8/Q (AO22X1)                       0.1324     0.9203 r
  u1/output_reg[6]/D (DFFARX1)           0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.3879     0.7879 r
  u1/U10/Q (AO22X1)                      0.1324     0.9203 r
  u1/output_reg[7]/D (DFFARX1)           0.0240     0.9443 r
  data arrival time                                 0.9443

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9443
  -----------------------------------------------------------
  slack (MET)                                       0.3374


  Startpoint: u2/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U2/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[0]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[1]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U3/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[1]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[2]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U4/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[2]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[3]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U5/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[3]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[4]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U6/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[4]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[5]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U7/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[5]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[6]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U8/Q (AO22X1)                       0.1362     0.9302 r
  u2/output_reg[6]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u2/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[7]/Q (DFFARX1)           0.3941     0.7941 r
  u2/U10/Q (AO22X1)                      0.1362     0.9302 r
  u2/output_reg[7]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u3/U2/Q (AO22X1)                       0.1362     0.9302 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     0.9543 r
  data arrival time                                 0.9543

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -0.9543
  -----------------------------------------------------------
  slack (MET)                                       0.3472


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.3978     0.7978 r
  u3/U4/Q (AO22X1)                       0.1372     0.9351 r
  u3/output_reg[2]/D (DFFARX1)           0.0240     0.9591 r
  data arrival time                                 0.9591

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9591
  -----------------------------------------------------------
  slack (MET)                                       0.3520


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.3978     0.7978 r
  u3/U5/Q (AO22X1)                       0.1372     0.9351 r
  u3/output_reg[3]/D (DFFARX1)           0.0240     0.9591 r
  data arrival time                                 0.9591

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9591
  -----------------------------------------------------------
  slack (MET)                                       0.3520


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.3978     0.7978 r
  u3/U6/Q (AO22X1)                       0.1372     0.9351 r
  u3/output_reg[4]/D (DFFARX1)           0.0240     0.9591 r
  data arrival time                                 0.9591

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9591
  -----------------------------------------------------------
  slack (MET)                                       0.3520


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.3978     0.7978 r
  u3/U7/Q (AO22X1)                       0.1372     0.9351 r
  u3/output_reg[5]/D (DFFARX1)           0.0240     0.9591 r
  data arrival time                                 0.9591

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9591
  -----------------------------------------------------------
  slack (MET)                                       0.3520


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.3978     0.7978 r
  u3/U8/Q (AO22X1)                       0.1372     0.9351 r
  u3/output_reg[6]/D (DFFARX1)           0.0240     0.9591 r
  data arrival time                                 0.9591

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9591
  -----------------------------------------------------------
  slack (MET)                                       0.3520


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.3978     0.7978 r
  u3/U10/Q (AO22X1)                      0.1372     0.9351 r
  u3/output_reg[7]/D (DFFARX1)           0.0240     0.9591 r
  data arrival time                                 0.9591

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9591
  -----------------------------------------------------------
  slack (MET)                                       0.3520


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3994     0.7994 r
  u1/U2/Q (AO22X1)                       0.1394     0.9388 r
  u1/output_reg[0]/D (DFFARX1)           0.0240     0.9628 r
  data arrival time                                 0.9628

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9628
  -----------------------------------------------------------
  slack (MET)                                       0.3557


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.3994     0.7994 r
  u1/U3/Q (AO22X1)                       0.1394     0.9388 r
  u1/output_reg[1]/D (DFFARX1)           0.0240     0.9628 r
  data arrival time                                 0.9628

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9628
  -----------------------------------------------------------
  slack (MET)                                       0.3557


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/U4/Q (AO22X1)                       0.1394     0.9388 r
  u1/output_reg[2]/D (DFFARX1)           0.0240     0.9628 r
  data arrival time                                 0.9628

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9628
  -----------------------------------------------------------
  slack (MET)                                       0.3557


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/U5/Q (AO22X1)                       0.1394     0.9388 r
  u1/output_reg[3]/D (DFFARX1)           0.0240     0.9628 r
  data arrival time                                 0.9628

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9628
  -----------------------------------------------------------
  slack (MET)                                       0.3557


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4007     0.8007 r
  u3/U3/Q (AO22X1)                       0.1398     0.9405 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     0.9645 r
  data arrival time                                 0.9645

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9645
  -----------------------------------------------------------
  slack (MET)                                       0.3574


  Startpoint: u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[5]/Q (DFFARX1)           0.4042     0.8042 r
  u1/U7/Q (AO22X1)                       0.1425     0.9467 r
  u1/output_reg[5]/D (DFFARX1)           0.0240     0.9707 r
  data arrival time                                 0.9707

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0928     0.6072
  data required time                                0.6072
  -----------------------------------------------------------
  data required time                                0.6072
  data arrival time                                -0.9707
  -----------------------------------------------------------
  slack (MET)                                       0.3636


  Startpoint: u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[4]/Q (DFFARX1)           0.4086     0.8086 r
  u1/U6/Q (AO22X1)                       0.1436     0.9523 r
  u1/output_reg[4]/D (DFFARX1)           0.0240     0.9763 r
  data arrival time                                 0.9763

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -0.9763
  -----------------------------------------------------------
  slack (MET)                                       0.3692


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.4199     0.8199 f
  u1/U8/Q (AO22X1)                       0.1751     0.9949 f
  u1/output_reg[6]/D (DFFARX1)           0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3727


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4199     0.8199 f
  u1/U10/Q (AO22X1)                      0.1751     0.9949 f
  u1/output_reg[7]/D (DFFARX1)           0.0240     1.0190 f
  data arrival time                                 1.0190

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0190
  -----------------------------------------------------------
  slack (MET)                                       0.3727


  Startpoint: u2/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U2/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[0]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[1]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U3/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[1]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[2]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U4/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[2]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[3]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U5/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[3]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[4]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U6/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[4]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[5]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U7/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[5]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[6]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U8/Q (AO22X1)                       0.1782     1.0040 f
  u2/output_reg[6]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u2/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u2/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[7]/Q (DFFARX1)           0.4259     0.8259 f
  u2/U10/Q (AO22X1)                      0.1782     1.0040 f
  u2/output_reg[7]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3818


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u3/U2/Q (AO22X1)                       0.1782     1.0040 f
  u3/output_reg[0]/D (DFFARX1)           0.0240     1.0281 f
  data arrival time                                 1.0281

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0281
  -----------------------------------------------------------
  slack (MET)                                       0.3822


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4296     0.8296 f
  u3/U4/Q (AO22X1)                       0.1788     1.0084 f
  u3/output_reg[2]/D (DFFARX1)           0.0240     1.0324 f
  data arrival time                                 1.0324

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0541     0.6459
  data required time                                0.6459
  -----------------------------------------------------------
  data required time                                0.6459
  data arrival time                                -1.0324
  -----------------------------------------------------------
  slack (MET)                                       0.3865


  Startpoint: data_bus[5]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[5] (inout)                    0.0000     1.9000 r
  u1/d[5] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U7/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[5]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0928     0.6072
  data required time                                0.6072
  -----------------------------------------------------------
  data required time                                0.6072
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4952


  Startpoint: data_bus[1]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[1] (inout)                    0.0000     1.9000 r
  u3/d[1] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U3/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[1]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4952


  Startpoint: data_bus[0]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[0] (inout)                    0.0000     1.9000 r
  u1/d[0] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U2/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[0]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4952


  Startpoint: data_bus[1]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[1] (inout)                    0.0000     1.9000 r
  u1/d[1] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U3/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[1]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4952


  Startpoint: data_bus[2]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[2] (inout)                    0.0000     1.9000 r
  u1/d[2] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U4/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[2]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4952


  Startpoint: data_bus[3]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[3] (inout)                    0.0000     1.9000 r
  u1/d[3] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U5/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[3]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4952


  Startpoint: data_bus[2]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[2] (inout)                    0.0000     1.9000 r
  u3/d[2] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U4/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[2]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[3]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[3] (inout)                    0.0000     1.9000 r
  u3/d[3] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U5/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[3]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[4]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[4] (inout)                    0.0000     1.9000 r
  u3/d[4] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U6/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[4]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[5]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[5] (inout)                    0.0000     1.9000 r
  u3/d[5] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U7/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[5]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[6]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[6] (inout)                    0.0000     1.9000 r
  u3/d[6] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U8/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[6]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[7]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[7] (inout)                    0.0000     1.9000 r
  u3/d[7] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U10/Q (AO22X1)                      0.1783     2.0783 r
  u3/output_reg[7]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[4]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[4] (inout)                    0.0000     1.9000 r
  u1/d[4] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U6/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[4]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0929     0.6071
  data required time                                0.6071
  -----------------------------------------------------------
  data required time                                0.6071
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[0]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[0] (inout)                    0.0000     1.9000 r
  u2/d[0] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U2/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[0]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[1]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[1] (inout)                    0.0000     1.9000 r
  u2/d[1] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U3/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[1]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[2]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[2] (inout)                    0.0000     1.9000 r
  u2/d[2] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U4/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[2]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[3]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[3] (inout)                    0.0000     1.9000 r
  u2/d[3] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U5/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[3]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[4]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[4] (inout)                    0.0000     1.9000 r
  u2/d[4] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U6/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[4]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[5]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[5] (inout)                    0.0000     1.9000 r
  u2/d[5] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U7/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[5]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[6]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[6] (inout)                    0.0000     1.9000 r
  u2/d[6] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U8/Q (AO22X1)                       0.1783     2.0783 r
  u2/output_reg[6]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[7]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[7] (inout)                    0.0000     1.9000 r
  u2/d[7] (ndff_n8_2)                    0.0000     1.9000 r
  u2/U10/Q (AO22X1)                      0.1783     2.0783 r
  u2/output_reg[7]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[0]
              (input port clocked by internal_clock)
  Endpoint: u3/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[0] (inout)                    0.0000     1.9000 r
  u3/d[0] (ndff_n8_1)                    0.0000     1.9000 r
  u3/U2/Q (AO22X1)                       0.1783     2.0783 r
  u3/output_reg[0]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4953


  Startpoint: data_bus[6]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[6] (inout)                    0.0000     1.9000 r
  u1/d[6] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U8/Q (AO22X1)                       0.1783     2.0783 r
  u1/output_reg[6]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4954


  Startpoint: data_bus[7]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 r
  data_bus[7] (inout)                    0.0000     1.9000 r
  u1/d[7] (ndff_n8_0)                    0.0000     1.9000 r
  u1/U10/Q (AO22X1)                      0.1783     2.0783 r
  u1/output_reg[7]/D (DFFARX1)           0.0240     2.1024 r
  data arrival time                                 2.1024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0930     0.6070
  data required time                                0.6070
  -----------------------------------------------------------
  data required time                                0.6070
  data arrival time                                -2.1024
  -----------------------------------------------------------
  slack (MET)                                       1.4954


  Startpoint: data_bus[0]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[0] (inout)                    0.0000     1.9000 f
  u1/d[0] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U2/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[0]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[1]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[1] (inout)                    0.0000     1.9000 f
  u1/d[1] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U3/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[1]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[2]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[2] (inout)                    0.0000     1.9000 f
  u1/d[2] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U4/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[2]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[3]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[3] (inout)                    0.0000     1.9000 f
  u1/d[3] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U5/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[3]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[4]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[4] (inout)                    0.0000     1.9000 f
  u1/d[4] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U6/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[4]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[5]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[5] (inout)                    0.0000     1.9000 f
  u1/d[5] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U7/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[5]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[6]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[6] (inout)                    0.0000     1.9000 f
  u1/d[6] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U8/Q (AO22X1)                       0.2256     2.1256 f
  u1/output_reg[6]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[7]
              (input port clocked by internal_clock)
  Endpoint: u1/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[7] (inout)                    0.0000     1.9000 f
  u1/d[7] (ndff_n8_0)                    0.0000     1.9000 f
  u1/U10/Q (AO22X1)                      0.2256     2.1256 f
  u1/output_reg[7]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[0]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[0] (inout)                    0.0000     1.9000 f
  u2/d[0] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U2/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[0]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[1]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[1] (inout)                    0.0000     1.9000 f
  u2/d[1] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U3/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[1]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[2]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[2] (inout)                    0.0000     1.9000 f
  u2/d[2] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U4/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[2]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[3]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[3] (inout)                    0.0000     1.9000 f
  u2/d[3] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U5/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[3]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[4]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[4] (inout)                    0.0000     1.9000 f
  u2/d[4] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U6/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[4]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[5]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[5] (inout)                    0.0000     1.9000 f
  u2/d[5] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U7/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[5]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[6]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[6] (inout)                    0.0000     1.9000 f
  u2/d[6] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U8/Q (AO22X1)                       0.2256     2.1256 f
  u2/output_reg[6]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: data_bus[7]
              (input port clocked by internal_clock)
  Endpoint: u2/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  input external delay                   1.5000     1.9000 f
  data_bus[7] (inout)                    0.0000     1.9000 f
  u2/d[7] (ndff_n8_2)                    0.0000     1.9000 f
  u2/U10/Q (AO22X1)                      0.2256     2.1256 f
  u2/output_reg[7]/D (DFFARX1)           0.0240     2.1496 f
  data arrival time                                 2.1496

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.7000 r
  library hold time                     -0.0537     0.6463
  data required time                                0.6463
  -----------------------------------------------------------
  data required time                                0.6463
  data arrival time                                -2.1496
  -----------------------------------------------------------
  slack (MET)                                       1.5033


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.3879     0.7879 r
  u1/output[6] (ndff_n8_0)               0.0000     0.7879 r
  u6/Input[6] (tsb_n8_1)                 0.0000     0.7879 r
  u6/Output_tri[6]/Z (TNBUFFX1)          0.2692     1.0571 r
  u6/Output[6] (tsb_n8_1)                0.0000     1.0571 r
  data_bus[6] (inout)                    0.9385     1.9957 r
  data arrival time                                 1.9957

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.9957
  -----------------------------------------------------------
  slack (MET)                                       2.7957


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.3879     0.7879 r
  u1/output[7] (ndff_n8_0)               0.0000     0.7879 r
  u6/Input[7] (tsb_n8_1)                 0.0000     0.7879 r
  u6/Output_tri[7]/Z (TNBUFFX1)          0.2692     1.0571 r
  u6/Output[7] (tsb_n8_1)                0.0000     1.0571 r
  data_bus[7] (inout)                    0.9385     1.9957 r
  data arrival time                                 1.9957

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -1.9957
  -----------------------------------------------------------
  slack (MET)                                       2.7957


  Startpoint: u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[6]/Q (DFFARX1)           0.4199     0.8199 f
  u1/output[6] (ndff_n8_0)               0.0000     0.8199 f
  u6/Input[6] (tsb_n8_1)                 0.0000     0.8199 f
  u6/Output_tri[6]/Z (TNBUFFX1)          0.2440     1.0639 f
  u6/Output[6] (tsb_n8_1)                0.0000     1.0639 f
  data_bus[6] (inout)                    0.9385     2.0024 f
  data arrival time                                 2.0024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0024
  -----------------------------------------------------------
  slack (MET)                                       2.8024


  Startpoint: u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[7]/Q (DFFARX1)           0.4199     0.8199 f
  u1/output[7] (ndff_n8_0)               0.0000     0.8199 f
  u6/Input[7] (tsb_n8_1)                 0.0000     0.8199 f
  u6/Output_tri[7]/Z (TNBUFFX1)          0.2440     1.0639 f
  u6/Output[7] (tsb_n8_1)                0.0000     1.0639 f
  data_bus[7] (inout)                    0.9385     2.0024 f
  data arrival time                                 2.0024

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0024
  -----------------------------------------------------------
  slack (MET)                                       2.8024


  Startpoint: u2/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[0] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[0] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[0] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[0] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.3941     0.7941 r
  u3/output[0] (ndff_n8_1)               0.0000     0.7941 r
  u5/Input[0] (tsb_n8_2)                 0.0000     0.7941 r
  u5/Output_tri[0]/Z (TNBUFFX1)          0.2748     1.0688 r
  u5/Output[0] (tsb_n8_2)                0.0000     1.0688 r
  data_bus[0] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[1]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[1] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[1] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[1] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[1] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[2]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[2] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[2] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[2] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[2] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[3]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[3] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[3] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[3] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[3] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[4]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[4] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[4] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[4] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[4] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[5]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[5] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[5] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[5]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[5] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[5] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[6]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[6] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[6] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[6]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[6] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[6] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u2/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[7]/Q (DFFARX1)           0.3941     0.7941 r
  u2/output[7] (ndff_n8_2)               0.0000     0.7941 r
  u4/Input[7] (tsb_n8_0)                 0.0000     0.7941 r
  u4/Output_tri[7]/Z (TNBUFFX1)          0.2748     1.0688 r
  u4/Output[7] (tsb_n8_0)                0.0000     1.0688 r
  data_bus[7] (inout)                    0.9385     2.0073 r
  data arrival time                                 2.0073

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0073
  -----------------------------------------------------------
  slack (MET)                                       2.8073


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.3978     0.7978 r
  u3/output[2] (ndff_n8_1)               0.0000     0.7978 r
  u5/Input[2] (tsb_n8_2)                 0.0000     0.7978 r
  u5/Output_tri[2]/Z (TNBUFFX1)          0.2761     1.0739 r
  u5/Output[2] (tsb_n8_2)                0.0000     1.0739 r
  data_bus[2] (inout)                    0.9385     2.0124 r
  data arrival time                                 2.0124

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0124
  -----------------------------------------------------------
  slack (MET)                                       2.8124


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.3978     0.7978 r
  u3/output[3] (ndff_n8_1)               0.0000     0.7978 r
  u5/Input[3] (tsb_n8_2)                 0.0000     0.7978 r
  u5/Output_tri[3]/Z (TNBUFFX1)          0.2761     1.0739 r
  u5/Output[3] (tsb_n8_2)                0.0000     1.0739 r
  data_bus[3] (inout)                    0.9385     2.0124 r
  data arrival time                                 2.0124

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0124
  -----------------------------------------------------------
  slack (MET)                                       2.8124


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.3978     0.7978 r
  u3/output[4] (ndff_n8_1)               0.0000     0.7978 r
  u5/Input[4] (tsb_n8_2)                 0.0000     0.7978 r
  u5/Output_tri[4]/Z (TNBUFFX1)          0.2761     1.0739 r
  u5/Output[4] (tsb_n8_2)                0.0000     1.0739 r
  data_bus[4] (inout)                    0.9385     2.0124 r
  data arrival time                                 2.0124

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0124
  -----------------------------------------------------------
  slack (MET)                                       2.8124


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.3978     0.7978 r
  u3/output[5] (ndff_n8_1)               0.0000     0.7978 r
  u5/Input[5] (tsb_n8_2)                 0.0000     0.7978 r
  u5/Output_tri[5]/Z (TNBUFFX1)          0.2761     1.0739 r
  u5/Output[5] (tsb_n8_2)                0.0000     1.0739 r
  data_bus[5] (inout)                    0.9385     2.0124 r
  data arrival time                                 2.0124

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0124
  -----------------------------------------------------------
  slack (MET)                                       2.8124


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.3978     0.7978 r
  u3/output[6] (ndff_n8_1)               0.0000     0.7978 r
  u5/Input[6] (tsb_n8_2)                 0.0000     0.7978 r
  u5/Output_tri[6]/Z (TNBUFFX1)          0.2761     1.0739 r
  u5/Output[6] (tsb_n8_2)                0.0000     1.0739 r
  data_bus[6] (inout)                    0.9385     2.0124 r
  data arrival time                                 2.0124

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0124
  -----------------------------------------------------------
  slack (MET)                                       2.8124


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.3978     0.7978 r
  u3/output[7] (ndff_n8_1)               0.0000     0.7978 r
  u5/Input[7] (tsb_n8_2)                 0.0000     0.7978 r
  u5/Output_tri[7]/Z (TNBUFFX1)          0.2761     1.0739 r
  u5/Output[7] (tsb_n8_2)                0.0000     1.0739 r
  data_bus[7] (inout)                    0.9385     2.0124 r
  data arrival time                                 2.0124

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0124
  -----------------------------------------------------------
  slack (MET)                                       2.8124


  Startpoint: u2/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[0] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[0] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[0]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[0] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[0] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[0]/Q (DFFARX1)           0.4259     0.8259 f
  u3/output[0] (ndff_n8_1)               0.0000     0.8259 f
  u5/Input[0] (tsb_n8_2)                 0.0000     0.8259 f
  u5/Output_tri[0]/Z (TNBUFFX1)          0.2486     1.0744 f
  u5/Output[0] (tsb_n8_2)                0.0000     1.0744 f
  data_bus[0] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[1]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[1] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[1] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[1]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[1] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[1] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[2]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[2] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[2] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[2]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[2] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[2] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[3]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[3] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[3] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[3]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[3] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[3] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[4]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[4] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[4] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[4]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[4] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[4] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[5]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[5] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[5] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[5]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[5] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[5] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[6]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[6] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[6] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[6]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[6] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[6] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u2/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u2/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u2/output_reg[7]/Q (DFFARX1)           0.4259     0.8259 f
  u2/output[7] (ndff_n8_2)               0.0000     0.8259 f
  u4/Input[7] (tsb_n8_0)                 0.0000     0.8259 f
  u4/Output_tri[7]/Z (TNBUFFX1)          0.2486     1.0744 f
  u4/Output[7] (tsb_n8_0)                0.0000     1.0744 f
  data_bus[7] (inout)                    0.9385     2.0130 f
  data arrival time                                 2.0130

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0130
  -----------------------------------------------------------
  slack (MET)                                       2.8130


  Startpoint: u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[2]/Q (DFFARX1)           0.4296     0.8296 f
  u3/output[2] (ndff_n8_1)               0.0000     0.8296 f
  u5/Input[2] (tsb_n8_2)                 0.0000     0.8296 f
  u5/Output_tri[2]/Z (TNBUFFX1)          0.2493     1.0789 f
  u5/Output[2] (tsb_n8_2)                0.0000     1.0789 f
  data_bus[2] (inout)                    0.9385     2.0174 f
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[3]/Q (DFFARX1)           0.4296     0.8296 f
  u3/output[3] (ndff_n8_1)               0.0000     0.8296 f
  u5/Input[3] (tsb_n8_2)                 0.0000     0.8296 f
  u5/Output_tri[3]/Z (TNBUFFX1)          0.2493     1.0789 f
  u5/Output[3] (tsb_n8_2)                0.0000     1.0789 f
  data_bus[3] (inout)                    0.9385     2.0174 f
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[4]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[4]/Q (DFFARX1)           0.4296     0.8296 f
  u3/output[4] (ndff_n8_1)               0.0000     0.8296 f
  u5/Input[4] (tsb_n8_2)                 0.0000     0.8296 f
  u5/Output_tri[4]/Z (TNBUFFX1)          0.2493     1.0789 f
  u5/Output[4] (tsb_n8_2)                0.0000     1.0789 f
  data_bus[4] (inout)                    0.9385     2.0174 f
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[5]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[5]/Q (DFFARX1)           0.4296     0.8296 f
  u3/output[5] (ndff_n8_1)               0.0000     0.8296 f
  u5/Input[5] (tsb_n8_2)                 0.0000     0.8296 f
  u5/Output_tri[5]/Z (TNBUFFX1)          0.2493     1.0789 f
  u5/Output[5] (tsb_n8_2)                0.0000     1.0789 f
  data_bus[5] (inout)                    0.9385     2.0174 f
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[6]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[6]/Q (DFFARX1)           0.4296     0.8296 f
  u3/output[6] (ndff_n8_1)               0.0000     0.8296 f
  u5/Input[6] (tsb_n8_2)                 0.0000     0.8296 f
  u5/Output_tri[6]/Z (TNBUFFX1)          0.2493     1.0789 f
  u5/Output[6] (tsb_n8_2)                0.0000     1.0789 f
  data_bus[6] (inout)                    0.9385     2.0174 f
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[7]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[7]/Q (DFFARX1)           0.4296     0.8296 f
  u3/output[7] (ndff_n8_1)               0.0000     0.8296 f
  u5/Input[7] (tsb_n8_2)                 0.0000     0.8296 f
  u5/Output_tri[7]/Z (TNBUFFX1)          0.2493     1.0789 f
  u5/Output[7] (tsb_n8_2)                0.0000     1.0789 f
  data_bus[7] (inout)                    0.9385     2.0174 f
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[0] (ndff_n8_0)               0.0000     0.7994 r
  u6/Input[0] (tsb_n8_1)                 0.0000     0.7994 r
  u6/Output_tri[0]/Z (TNBUFFX1)          0.2795     1.0789 r
  u6/Output[0] (tsb_n8_1)                0.0000     1.0789 r
  data_bus[0] (inout)                    0.9385     2.0174 r
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[1]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[1] (ndff_n8_0)               0.0000     0.7994 r
  u6/Input[1] (tsb_n8_1)                 0.0000     0.7994 r
  u6/Output_tri[1]/Z (TNBUFFX1)          0.2795     1.0789 r
  u6/Output[1] (tsb_n8_1)                0.0000     1.0789 r
  data_bus[1] (inout)                    0.9385     2.0174 r
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[2]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[2]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[2] (ndff_n8_0)               0.0000     0.7994 r
  u6/Input[2] (tsb_n8_1)                 0.0000     0.7994 r
  u6/Output_tri[2]/Z (TNBUFFX1)          0.2795     1.0789 r
  u6/Output[2] (tsb_n8_1)                0.0000     1.0789 r
  data_bus[2] (inout)                    0.9385     2.0174 r
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[3]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[3]/Q (DFFARX1)           0.3994     0.7994 r
  u1/output[3] (ndff_n8_0)               0.0000     0.7994 r
  u6/Input[3] (tsb_n8_1)                 0.0000     0.7994 r
  u6/Output_tri[3]/Z (TNBUFFX1)          0.2795     1.0789 r
  u6/Output[3] (tsb_n8_1)                0.0000     1.0789 r
  data_bus[3] (inout)                    0.9385     2.0174 r
  data arrival time                                 2.0174

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0174
  -----------------------------------------------------------
  slack (MET)                                       2.8174


  Startpoint: u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u3/output_reg[1]/CLK (DFFARX1)         0.0000     0.4000 r
  u3/output_reg[1]/Q (DFFARX1)           0.4007     0.8007 r
  u3/output[1] (ndff_n8_1)               0.0000     0.8007 r
  u5/Input[1] (tsb_n8_2)                 0.0000     0.8007 r
  u5/Output_tri[1]/Z (TNBUFFX1)          0.2799     1.0806 r
  u5/Output[1] (tsb_n8_2)                0.0000     1.0806 r
  data_bus[1] (inout)                    0.9385     2.0191 r
  data arrival time                                 2.0191

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0191
  -----------------------------------------------------------
  slack (MET)                                       2.8191


  Startpoint: u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by internal_clock)
  Path Group: OUTPUTS
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  timer1_1           ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  u1/output_reg[0]/CLK (DFFARX1)         0.0000     0.4000 r
  u1/output_reg[0]/Q (DFFARX1)           0.4310     0.8310 f
  u1/output[0] (ndff_n8_0)               0.0000     0.8310 f
  u6/Input[0] (tsb_n8_1)                 0.0000     0.8310 f
  u6/Output_tri[0]/Z (TNBUFFX1)          0.2524     1.0834 f
  u6/Output[0] (tsb_n8_1)                0.0000     1.0834 f
  data_bus[0] (inout)                    0.9385     2.0219 f
  data arrival time                                 2.0219

  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  clock uncertainty                      0.3000     0.7000
  output external delay                 -1.5000    -0.8000
  data required time                               -0.8000
  -----------------------------------------------------------
  data required time                               -0.8000
  data arrival time                                -2.0219
  -----------------------------------------------------------
  slack (MET)                                       2.8219


1
