Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" into library work
Parsing module <picorv32>.
Parsing module <picorv32_regs>.
Parsing module <picorv32_pcpi_mul>.
Parsing module <picorv32_pcpi_fast_mul>.
Parsing module <picorv32_pcpi_div>.
Parsing module <picorv32_axi>.
Parsing module <picorv32_axi_adapter>.
Parsing module <picorv32_wb>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12900: Port trace_valid is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12997: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13006: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13067: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13108: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13251: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13282: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13310: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13341: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13369: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13400: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13428: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13459: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13487: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13518: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13546: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13577: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13605: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13636: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13664: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13695: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13723: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13754: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13782: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13813: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13841: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13872: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13900: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13931: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13959: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13990: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14018: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14049: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14077: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14108: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14136: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14167: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14195: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14221: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 44: Using initial value of soc_netsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 104: Using initial value of soc_netsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 117: Using initial value of soc_netsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 136: Using initial value of soc_netsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 149: Using initial value of soc_netsoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 177: Using initial value of soc_netsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 183: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 285: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 298: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 299: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 335: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 336: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 352: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 389: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 417: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 456: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 615: Using initial value of soc_netsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 631: Using initial value of soc_netsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 647: Using initial value of soc_netsoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 663: Using initial value of soc_netsoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 806: Using initial value of soc_netsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 822: Using initial value of soc_netsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 838: Using initial value of soc_netsoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 854: Using initial value of soc_netsoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 874: Using initial value of soc_netsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 890: Using initial value of soc_netsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 906: Using initial value of soc_netsoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 922: Using initial value of soc_netsoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 996: Using initial value of soc_netsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 997: Using initial value of soc_netsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1001: Using initial value of soc_netsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1002: Using initial value of soc_netsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1029: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1030: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1046: Using initial value of soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1118: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1119: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1135: Using initial value of soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1207: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1208: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1224: Using initial value of soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1296: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1297: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1313: Using initial value of soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1385: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1386: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1402: Using initial value of soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1474: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1475: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1491: Using initial value of soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1563: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1564: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1580: Using initial value of soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1652: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1653: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1669: Using initial value of soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1721: Using initial value of soc_netsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1722: Using initial value of soc_netsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1723: Using initial value of soc_netsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1741: Using initial value of soc_netsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1742: Using initial value of soc_netsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1757: Using initial value of soc_netsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1758: Using initial value of soc_netsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1763: Using initial value of soc_netsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1764: Using initial value of soc_netsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1765: Using initial value of soc_netsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1766: Using initial value of soc_netsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1767: Using initial value of soc_netsoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1768: Using initial value of soc_netsoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1769: Using initial value of soc_netsoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1770: Using initial value of soc_netsoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1795: Using initial value of soc_netsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1798: Using initial value of soc_netsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1871: Using initial value of soc_ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1874: Using initial value of soc_ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1875: Using initial value of soc_ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1905: Using initial value of soc_ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1922: Using initial value of soc_ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 1977: Using initial value of soc_ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2013: Using initial value of soc_ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2088: Using initial value of soc_ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2091: Using initial value of soc_ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2092: Using initial value of soc_ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2296: Using initial value of soc_ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2328: Using initial value of soc_ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2329: Using initial value of soc_ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2345: Using initial value of soc_ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2373: Using initial value of soc_ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2377: Using initial value of soc_ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2380: Using initial value of soc_ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2405: Using initial value of soc_ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2406: Using initial value of soc_ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2422: Using initial value of soc_ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2460: Using initial value of soc_ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2473: Using initial value of soc_ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2486: Using initial value of soc_ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2501: Using initial value of soc_ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2565: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2566: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2567: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2568: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2569: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2570: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2571: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 2572: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12961: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3447: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3487: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3492: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3710: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3711: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3715: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3761: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3786: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3787: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3791: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3841: Assignment to soc_half_rate_phy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3928: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3929: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3932: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3933: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3956: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 3988: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4004: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4024: Assignment to soc_netsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4040: Assignment to soc_netsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4056: Assignment to soc_netsoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4072: Assignment to soc_netsoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4438: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4535: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4536: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4537: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4697: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4698: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4699: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4859: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4860: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 4861: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5021: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5022: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5023: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5183: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5184: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5185: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5345: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5346: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5347: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5507: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5508: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5509: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5669: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5670: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5671: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5805: Assignment to soc_netsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 5842: Assignment to soc_netsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6032: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6033: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6037: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6038: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6042: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6043: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6047: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6048: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6052: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6053: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6057: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6058: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6062: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6063: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6067: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6068: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6135: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6136: Assignment to soc_netsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6218: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6203: Assignment to soc_netsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6416: Assignment to soc_ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6550: Assignment to soc_ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6596: Assignment to soc_ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6597: Assignment to soc_ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6598: Assignment to soc_ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6770: Assignment to soc_ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6904: Assignment to soc_ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6908: Assignment to soc_ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6939: Assignment to soc_ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6940: Assignment to soc_ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6942: Assignment to soc_ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6943: Assignment to soc_ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6945: Assignment to soc_ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 6988: Assignment to soc_ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7032: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7035: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7039: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7042: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7067: Assignment to soc_ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7068: Assignment to soc_ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7202: Assignment to soc_ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7203: Assignment to soc_ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7293: Assignment to soc_ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7294: Assignment to soc_ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7296: Assignment to soc_ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7297: Assignment to soc_ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7298: Assignment to soc_ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7300: Assignment to soc_ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7301: Assignment to soc_ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7303: Assignment to soc_ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7304: Assignment to soc_ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7305: Assignment to soc_ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7311: Assignment to soc_ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7312: Assignment to soc_ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7318: Assignment to soc_ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7319: Assignment to soc_ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7333: Assignment to soc_netsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7334: Assignment to soc_netsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7338: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7352: Assignment to soc_netsoc_picorv32_ibus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7353: Assignment to soc_netsoc_picorv32_dbus_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7365: Assignment to soc_netsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7366: Assignment to soc_netsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7368: Assignment to soc_netsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7369: Assignment to soc_netsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7370: Assignment to soc_netsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7376: Assignment to soc_netsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7377: Assignment to soc_netsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7380: Assignment to soc_netsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7383: Assignment to soc_netsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7384: Assignment to soc_netsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7386: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7387: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7389: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7390: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7391: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7428: Assignment to soc_netsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7438: Assignment to vns_netsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7439: Assignment to vns_netsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7440: Assignment to vns_netsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7441: Assignment to vns_netsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7442: Assignment to vns_netsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7443: Assignment to vns_netsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7444: Assignment to vns_netsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7445: Assignment to vns_netsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7446: Assignment to soc_netsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7456: Assignment to vns_netsoc_csrbank1_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7457: Assignment to vns_netsoc_csrbank1_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7458: Assignment to vns_netsoc_csrbank1_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7459: Assignment to vns_netsoc_csrbank1_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7460: Assignment to vns_netsoc_csrbank1_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7461: Assignment to vns_netsoc_csrbank1_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7462: Assignment to vns_netsoc_csrbank1_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7463: Assignment to vns_netsoc_csrbank1_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7464: Assignment to vns_netsoc_csrbank1_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7465: Assignment to vns_netsoc_csrbank1_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7466: Assignment to vns_netsoc_csrbank1_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7467: Assignment to vns_netsoc_csrbank1_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7468: Assignment to vns_netsoc_csrbank1_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7469: Assignment to vns_netsoc_csrbank1_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7470: Assignment to vns_netsoc_csrbank1_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7471: Assignment to vns_netsoc_csrbank1_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7472: Assignment to vns_netsoc_csrbank1_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7473: Assignment to vns_netsoc_csrbank1_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7474: Assignment to soc_ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7475: Assignment to soc_ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7480: Assignment to soc_ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7482: Assignment to vns_netsoc_csrbank1_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7483: Assignment to vns_netsoc_csrbank1_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7484: Assignment to vns_netsoc_csrbank1_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7485: Assignment to vns_netsoc_csrbank1_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7492: Assignment to soc_ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7493: Assignment to soc_ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7498: Assignment to vns_netsoc_csrbank1_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7499: Assignment to vns_netsoc_csrbank1_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7500: Assignment to vns_netsoc_csrbank1_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7501: Assignment to vns_netsoc_csrbank1_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7502: Assignment to vns_netsoc_csrbank1_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7503: Assignment to vns_netsoc_csrbank1_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7504: Assignment to vns_netsoc_csrbank1_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7505: Assignment to vns_netsoc_csrbank1_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7506: Assignment to vns_netsoc_csrbank1_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7507: Assignment to vns_netsoc_csrbank1_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7508: Assignment to vns_netsoc_csrbank1_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7509: Assignment to vns_netsoc_csrbank1_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7510: Assignment to vns_netsoc_csrbank1_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7511: Assignment to vns_netsoc_csrbank1_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7512: Assignment to vns_netsoc_csrbank1_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7513: Assignment to vns_netsoc_csrbank1_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7514: Assignment to vns_netsoc_csrbank1_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7515: Assignment to vns_netsoc_csrbank1_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7550: Assignment to vns_netsoc_csrbank2_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7551: Assignment to vns_netsoc_csrbank2_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7558: Assignment to vns_netsoc_csrbank3_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7559: Assignment to vns_netsoc_csrbank3_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7574: Assignment to vns_netsoc_csrbank4_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7575: Assignment to vns_netsoc_csrbank4_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7576: Assignment to vns_netsoc_csrbank4_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7577: Assignment to vns_netsoc_csrbank4_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7578: Assignment to vns_netsoc_csrbank4_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7579: Assignment to vns_netsoc_csrbank4_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7580: Assignment to vns_netsoc_csrbank4_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7581: Assignment to vns_netsoc_csrbank4_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7582: Assignment to vns_netsoc_csrbank4_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7583: Assignment to vns_netsoc_csrbank4_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7584: Assignment to vns_netsoc_csrbank4_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7585: Assignment to vns_netsoc_csrbank4_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7586: Assignment to vns_netsoc_csrbank4_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7587: Assignment to vns_netsoc_csrbank4_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7588: Assignment to vns_netsoc_csrbank4_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7589: Assignment to vns_netsoc_csrbank4_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7590: Assignment to vns_netsoc_csrbank4_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7591: Assignment to vns_netsoc_csrbank4_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7592: Assignment to vns_netsoc_csrbank4_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7593: Assignment to vns_netsoc_csrbank4_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7594: Assignment to vns_netsoc_csrbank4_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7595: Assignment to vns_netsoc_csrbank4_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7596: Assignment to vns_netsoc_csrbank4_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7597: Assignment to vns_netsoc_csrbank4_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7598: Assignment to vns_netsoc_csrbank4_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7599: Assignment to vns_netsoc_csrbank4_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7600: Assignment to vns_netsoc_csrbank4_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7601: Assignment to vns_netsoc_csrbank4_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7602: Assignment to vns_netsoc_csrbank4_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7603: Assignment to vns_netsoc_csrbank4_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7604: Assignment to vns_netsoc_csrbank4_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7605: Assignment to vns_netsoc_csrbank4_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7606: Assignment to vns_netsoc_csrbank4_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7607: Assignment to vns_netsoc_csrbank4_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7608: Assignment to vns_netsoc_csrbank4_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7609: Assignment to vns_netsoc_csrbank4_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7610: Assignment to vns_netsoc_csrbank4_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7611: Assignment to vns_netsoc_csrbank4_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7612: Assignment to vns_netsoc_csrbank4_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7613: Assignment to vns_netsoc_csrbank4_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7614: Assignment to vns_netsoc_csrbank4_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7615: Assignment to vns_netsoc_csrbank4_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7616: Assignment to vns_netsoc_csrbank4_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7617: Assignment to vns_netsoc_csrbank4_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7618: Assignment to vns_netsoc_csrbank4_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7619: Assignment to vns_netsoc_csrbank4_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7620: Assignment to vns_netsoc_csrbank4_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7621: Assignment to vns_netsoc_csrbank4_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7622: Assignment to vns_netsoc_csrbank4_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7623: Assignment to vns_netsoc_csrbank4_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7624: Assignment to vns_netsoc_csrbank4_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7625: Assignment to vns_netsoc_csrbank4_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7626: Assignment to vns_netsoc_csrbank4_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7627: Assignment to vns_netsoc_csrbank4_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7628: Assignment to vns_netsoc_csrbank4_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7629: Assignment to vns_netsoc_csrbank4_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7630: Assignment to vns_netsoc_csrbank4_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7631: Assignment to vns_netsoc_csrbank4_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7632: Assignment to vns_netsoc_csrbank4_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7633: Assignment to vns_netsoc_csrbank4_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7634: Assignment to vns_netsoc_csrbank4_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7635: Assignment to vns_netsoc_csrbank4_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7636: Assignment to vns_netsoc_csrbank4_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7637: Assignment to vns_netsoc_csrbank4_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7638: Assignment to vns_netsoc_csrbank4_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7639: Assignment to vns_netsoc_csrbank4_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7640: Assignment to vns_netsoc_csrbank4_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7641: Assignment to vns_netsoc_csrbank4_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7642: Assignment to vns_netsoc_csrbank4_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7643: Assignment to vns_netsoc_csrbank4_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7644: Assignment to vns_netsoc_csrbank4_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7645: Assignment to vns_netsoc_csrbank4_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7646: Assignment to vns_netsoc_csrbank4_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7647: Assignment to vns_netsoc_csrbank4_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7648: Assignment to vns_netsoc_csrbank4_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7649: Assignment to vns_netsoc_csrbank4_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7650: Assignment to vns_netsoc_csrbank4_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7651: Assignment to vns_netsoc_csrbank4_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7652: Assignment to vns_netsoc_csrbank4_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7653: Assignment to vns_netsoc_csrbank4_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7654: Assignment to vns_netsoc_csrbank4_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7655: Assignment to vns_netsoc_csrbank4_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7656: Assignment to vns_netsoc_csrbank4_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7657: Assignment to vns_netsoc_csrbank4_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7658: Assignment to vns_netsoc_csrbank4_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7659: Assignment to vns_netsoc_csrbank4_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7660: Assignment to vns_netsoc_csrbank4_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7661: Assignment to vns_netsoc_csrbank4_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7709: Assignment to vns_netsoc_csrbank5_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7710: Assignment to vns_netsoc_csrbank5_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7739: Assignment to soc_netsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7755: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7756: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7757: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7758: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7759: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7760: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7761: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7762: Assignment to vns_netsoc_csrbank6_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7765: Assignment to soc_netsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7781: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7782: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7783: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7784: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7785: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7786: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7787: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7788: Assignment to vns_netsoc_csrbank6_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7791: Assignment to soc_netsoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7807: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7808: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7809: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7810: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7811: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7812: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7813: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7814: Assignment to vns_netsoc_csrbank6_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7817: Assignment to soc_netsoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7833: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7834: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7835: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7836: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7837: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7838: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7839: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7840: Assignment to vns_netsoc_csrbank6_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7841: Assignment to soc_netsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7843: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7844: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7845: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7846: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7847: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7848: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7849: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7850: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7851: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7852: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7853: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7854: Assignment to vns_netsoc_csrbank6_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7855: Assignment to vns_netsoc_csrbank6_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7856: Assignment to vns_netsoc_csrbank6_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7933: Assignment to vns_netsoc_csrbank7_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7934: Assignment to vns_netsoc_csrbank7_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7961: Assignment to soc_netsoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7963: Assignment to vns_netsoc_csrbank8_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7964: Assignment to vns_netsoc_csrbank8_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7965: Assignment to vns_netsoc_csrbank8_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7966: Assignment to vns_netsoc_csrbank8_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7967: Assignment to vns_netsoc_csrbank8_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7968: Assignment to vns_netsoc_csrbank8_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7969: Assignment to vns_netsoc_csrbank8_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7970: Assignment to vns_netsoc_csrbank8_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7971: Assignment to soc_netsoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7972: Assignment to soc_netsoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7998: Assignment to vns_netsoc_csrbank9_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 7999: Assignment to vns_netsoc_csrbank9_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 8000: Assignment to vns_netsoc_csrbank9_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 8001: Assignment to vns_netsoc_csrbank9_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 8002: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 8003: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 8033: Assignment to vns_netsoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 8044: Assignment to vns_netsoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9564: Assignment to soc_ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9800: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9801: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9766: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9852: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9853: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9893: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 10090: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 11359: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 9837: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <picorv32(CATCH_ILLINSN=1'b1,CATCH_MISALIGN=1'b1,ENABLE_COUNTERS=1'b1,ENABLE_COUNTERS64=1'b1,ENABLE_DIV=1'b1,ENABLE_FAST_MUL=1'b0,ENABLE_IRQ=1'b1,ENABLE_IRQ_QREGS=1'b1,ENABLE_IRQ_TIMER=1'b1,ENABLE_MUL=1'b1,ENABLE_PCPI=1'b0,ENABLE_REGS_16_31=1'b1,ENABLE_REGS_DUALPORT=1'b1,ENABLE_TRACE=1'b0,LATCHED_IRQ=32'b11111111111111111111111111111111,LATCHED_MEM_RDATA=1'b0,MASKED_IRQ=1'b0,PROGADDR_IRQ=5'b10000,PROGADDR_RESET=1'b0,STACKADDR=32'b11111111111111111111111111111111,TWO_CYCLE_ALU=1'b0,TWO_CYCLE_COMPARE=1'b0,TWO_STAGE_SHIFT=1'b1)>.

Elaborating module <picorv32_pcpi_mul>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2219: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2227: Result of 32-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2241: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <picorv32_pcpi_div>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 2427: Result of 63-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 315: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 386: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 600: Result of 32-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 780: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 781: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 782: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 759: Assignment to dbg_valid_insn ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 813: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 814: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 815: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1100: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1164: Assignment to dbg_ascii_state ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1223: Result of 33-bit expression is truncated to fit in 32-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1228: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1230: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1230: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1247: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1247: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1293: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1321: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1376: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1398: Result of 32-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1476: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1522: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1572: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1606: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1606: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1641: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1687: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1709: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1714: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1562: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1739: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1745: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1815: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1815: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1820: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1823: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1823: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1828: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1838: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1838: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1863: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1863: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1880: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1311 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1880: Found parallel_case directive. Use of parallel_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1309 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1464: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v" Line 1374: Assignment to dbg_rs1val ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12929: Size mismatch in connection of port <pcpi_rd>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12934: Assignment to soc_netsoc_picorv329 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12937: Assignment to soc_netsoc_picorv322 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12938: Assignment to soc_netsoc_picorv320 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12939: Assignment to soc_netsoc_picorv323 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12940: Assignment to soc_netsoc_picorv321 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12941: Assignment to soc_netsoc_picorv324 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12945: Assignment to soc_netsoc_picorv326 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12946: Assignment to soc_netsoc_picorv327 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12947: Assignment to soc_netsoc_picorv328 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12948: Assignment to soc_netsoc_picorv325 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 12949: Assignment to soc_netsoc_picorv32_trap ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13040: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13043: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13138: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13154: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 13171: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14258: Assignment to soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14272: Assignment to soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14286: Assignment to soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14300: Assignment to soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14314: Assignment to soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14328: Assignment to soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14342: Assignment to soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14356: Assignment to soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14441: Assignment to soc_ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14457: Assignment to soc_ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14473: Assignment to soc_ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14487: Assignment to soc_ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14503: Assignment to soc_ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14519: Assignment to soc_ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14533: Assignment to soc_ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14747: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" Line 14767: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_netsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <mem_la_addr> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <mem_la_wdata> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <mem_la_wstrb> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <pcpi_insn> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <pcpi_rs1> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <pcpi_rs2> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <eoi> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <trace_data> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <trap> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <mem_la_read> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <mem_la_write> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <pcpi_valid> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 12924: Output port <trace_valid> of the instance <picorv32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 14409: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 14409: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 14409: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 14409: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 14409: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_net_picorv32/gateware/top.v" line 14409: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 16384x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 7x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Register <soc_ethphy_rx_dv_d> equivalent to <soc_ethphy_source_valid> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <memadr_27> equivalent to <memadr_13> has been removed
    Register <memadr_25> equivalent to <memadr_13> has been removed
    Register <memadr_23> equivalent to <memadr_13> has been removed
    Register <memadr_21> equivalent to <memadr_13> has been removed
    Register <memadr_19> equivalent to <memadr_13> has been removed
    Register <memadr_17> equivalent to <memadr_13> has been removed
    Register <memadr_15> equivalent to <memadr_13> has been removed
    Register <memadr_28> equivalent to <memadr_10> has been removed
    Register <memadr_26> equivalent to <memadr_10> has been removed
    Register <memadr_24> equivalent to <memadr_10> has been removed
    Register <memadr_22> equivalent to <memadr_10> has been removed
    Register <memadr_20> equivalent to <memadr_10> has been removed
    Register <memadr_18> equivalent to <memadr_10> has been removed
    Register <memadr_16> equivalent to <memadr_10> has been removed
    Register <memadr_14> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Found 1-bit register for signal <soc_ethphy_source_valid>.
    Found 8-bit register for signal <soc_ethphy_source_payload_data>.
    Found 1-bit register for signal <vns_liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <soc_ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <soc_ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <vns_liteethmaccrc32checker_state>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <soc_ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <soc_ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <soc_ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <soc_ethphy_tx_data>.
    Found 1-bit register for signal <soc_ethphy_tx_valid>.
    Found 4-bit register for signal <soc_ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <soc_ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <soc_ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <vns_liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <soc_ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <soc_ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <vns_liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <soc_ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <vns_liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <soc_ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <soc_ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_netsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_netsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_netsoc_interface_we>.
    Found 8-bit register for signal <soc_netsoc_interface_dat_w>.
    Found 14-bit register for signal <soc_netsoc_interface_adr>.
    Found 32-bit register for signal <soc_netsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_netsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_netsoc_counter>.
    Found 32-bit register for signal <soc_netsoc_value>.
    Found 32-bit register for signal <soc_netsoc_value_status>.
    Found 1-bit register for signal <soc_netsoc_zero_pending>.
    Found 1-bit register for signal <soc_netsoc_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_netsoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_netsoc_sdram_timer_count>.
    Found 14-bit register for signal <soc_netsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_netsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_netsoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_netsoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_netsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_netsoc_sdram_time0>.
    Found 4-bit register for signal <soc_netsoc_sdram_time1>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_netsoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_netsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_netsoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_netsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_netsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_netsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_netsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_netsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 32-bit register for signal <soc_ethmac_preamble_errors_status>.
    Found 32-bit register for signal <soc_ethmac_crc_errors_status>.
    Found 1-bit register for signal <soc_ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <soc_ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <soc_ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <soc_ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <soc_ethmac_writer_counter>.
    Found 1-bit register for signal <soc_ethmac_writer_slot>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_writer_fifo_level>.
    Found 3-bit register for signal <vns_liteethmacsramwriter_state>.
    Found 32-bit register for signal <soc_ethmac_writer_errors_status>.
    Found 11-bit register for signal <soc_ethmac_reader_counter>.
    Found 1-bit register for signal <soc_ethmac_reader_last_d>.
    Found 1-bit register for signal <soc_ethmac_reader_done_pending>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <soc_ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <soc_ethmac_reader_fifo_level>.
    Found 2-bit register for signal <vns_liteethmacsramreader_state>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <soc_ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <soc_ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <soc_ethmac_slave_sel_r>.
    Found 1-bit register for signal <vns_netsoc_grant>.
    Found 6-bit register for signal <vns_netsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_netsoc_count>.
    Found 8-bit register for signal <vns_netsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_netsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethmac_writer_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <soc_ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <soc_ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_ethphy_crg_storage_full>.
    Found 3-bit register for signal <soc_ethphy_mdio_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface3_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage_full>.
    Found 1-bit register for signal <vns_netsoc_sel_r>.
    Found 8-bit register for signal <vns_netsoc_interface4_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_netsoc_interface5_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface6_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_netsoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_netsoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <soc_netsoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_netsoc_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_load_storage_full<0>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_netsoc_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_netsoc_en_storage_full>.
    Found 1-bit register for signal <soc_netsoc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_netsoc_interface9_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage_full>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 14-bit register for signal <memadr>.
    Found 13-bit register for signal <memadr_1>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 9-bit register for signal <memadr_13>.
    Found finite state machine <FSM_0> for signal <vns_liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <soc_netsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <soc_netsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_1987_OUT> created at line 9595.
    Found 2-bit subtractor for signal <soc_ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_2032_OUT> created at line 9702.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_2067_OUT> created at line 9759.
    Found 32-bit subtractor for signal <soc_netsoc_value[31]_GND_1_o_sub_2096_OUT> created at line 9875.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_2156_OUT> created at line 10048.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_2165_OUT> created at line 10070.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_2189_OUT> created at line 10117.
    Found 9-bit subtractor for signal <soc_netsoc_sdram_timer_count[8]_GND_1_o_sub_2197_OUT> created at line 10148.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2218_OUT> created at line 10206.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_2222_OUT> created at line 10229.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_2226_OUT> created at line 10244.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_2230_OUT> created at line 10259.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2242_OUT> created at line 10286.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_2246_OUT> created at line 10309.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_2250_OUT> created at line 10324.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_2254_OUT> created at line 10339.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2266_OUT> created at line 10366.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_2270_OUT> created at line 10389.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_2274_OUT> created at line 10404.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_2278_OUT> created at line 10419.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2290_OUT> created at line 10446.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_2294_OUT> created at line 10469.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_2298_OUT> created at line 10484.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_2302_OUT> created at line 10499.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2314_OUT> created at line 10526.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_2318_OUT> created at line 10549.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_2322_OUT> created at line 10564.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_2326_OUT> created at line 10579.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2338_OUT> created at line 10606.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_2342_OUT> created at line 10629.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_2346_OUT> created at line 10644.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_2350_OUT> created at line 10659.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2362_OUT> created at line 10686.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_2366_OUT> created at line 10709.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_2370_OUT> created at line 10724.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_2374_OUT> created at line 10739.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_2386_OUT> created at line 10766.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_2390_OUT> created at line 10789.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_2394_OUT> created at line 10804.
    Found 2-bit subtractor for signal <soc_netsoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_2398_OUT> created at line 10819.
    Found 5-bit subtractor for signal <soc_netsoc_sdram_time0[4]_GND_1_o_sub_2402_OUT> created at line 10830.
    Found 4-bit subtractor for signal <soc_netsoc_sdram_time1[3]_GND_1_o_sub_2405_OUT> created at line 10837.
    Found 3-bit subtractor for signal <soc_netsoc_sdram_twtrcon_count[2]_GND_1_o_sub_2529_OUT> created at line 11391.
    Found 2-bit subtractor for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_sub_2606_OUT> created at line 11514.
    Found 2-bit subtractor for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_sub_2617_OUT> created at line 11547.
    Found 20-bit subtractor for signal <vns_netsoc_count[19]_GND_1_o_sub_2620_OUT> created at line 11587.
    Found 2-bit adder for signal <n7928> created at line 5946.
    Found 2-bit adder for signal <soc_netsoc_sdram_tfawcon_count> created at line 5946.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_963_OUT> created at line 6837.
    Found 7-bit adder for signal <soc_ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_966_OUT> created at line 6846.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_985_OUT> created at line 6880.
    Found 7-bit adder for signal <soc_ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_988_OUT> created at line 6889.
    Found 32-bit adder for signal <soc_ethmac_writer_errors_status[31]_GND_1_o_add_1041_OUT> created at line 7137.
    Found 11-bit adder for signal <soc_ethmac_reader_counter[10]_GND_1_o_add_1065_OUT> created at line 7169.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_1977_OUT> created at line 9579.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_1981_OUT> created at line 9586.
    Found 3-bit adder for signal <soc_ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_1984_OUT> created at line 9591.
    Found 2-bit adder for signal <soc_ethmac_rx_converter_converter_demux[1]_GND_1_o_add_1993_OUT> created at line 9618.
    Found 4-bit adder for signal <soc_ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_2025_OUT> created at line 9686.
    Found 3-bit adder for signal <soc_ethmac_preamble_inserter_cnt[2]_GND_1_o_add_2028_OUT> created at line 9694.
    Found 16-bit adder for signal <soc_ethmac_padding_inserter_counter[15]_GND_1_o_add_2036_OUT> created at line 9716.
    Found 2-bit adder for signal <soc_ethmac_tx_converter_converter_mux[1]_GND_1_o_add_2039_OUT> created at line 9733.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_2072_OUT<0>> created at line 9770.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_2073_OUT<0>> created at line 9772.
    Found 32-bit adder for signal <soc_netsoc_ctrl_bus_errors[31]_GND_1_o_add_2084_OUT> created at line 9840.
    Found 2-bit adder for signal <soc_netsoc_counter[1]_GND_1_o_add_2091_OUT> created at line 9865.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_2100_OUT> created at line 9891.
    Found 4-bit adder for signal <n7970> created at line 9898.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_2107_OUT> created at line 9912.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_2121_OUT> created at line 9963.
    Found 33-bit adder for signal <n7976> created at line 9979.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_2133_OUT> created at line 9992.
    Found 33-bit adder for signal <n7980> created at line 10011.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_2149_OUT> created at line 10037.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_2151_OUT> created at line 10040.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_2153_OUT> created at line 10044.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_2158_OUT> created at line 10059.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_2160_OUT> created at line 10062.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_2162_OUT> created at line 10066.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_2170_OUT> created at line 10082.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_2183_OUT> created at line 10108.
    Found 4-bit adder for signal <soc_netsoc_sdram_generator_counter[3]_GND_1_o_add_2205_OUT> created at line 10178.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2211_OUT> created at line 10195.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2213_OUT> created at line 10198.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_2215_OUT> created at line 10202.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2235_OUT> created at line 10275.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2237_OUT> created at line 10278.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_2239_OUT> created at line 10282.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2259_OUT> created at line 10355.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2261_OUT> created at line 10358.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_2263_OUT> created at line 10362.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2283_OUT> created at line 10435.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2285_OUT> created at line 10438.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_2287_OUT> created at line 10442.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2307_OUT> created at line 10515.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2309_OUT> created at line 10518.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_2311_OUT> created at line 10522.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2331_OUT> created at line 10595.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2333_OUT> created at line 10598.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_2335_OUT> created at line 10602.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2355_OUT> created at line 10675.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2357_OUT> created at line 10678.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_2359_OUT> created at line 10682.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_2379_OUT> created at line 10755.
    Found 3-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_2381_OUT> created at line 10758.
    Found 4-bit adder for signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_2383_OUT> created at line 10762.
    Found 1-bit adder for signal <soc_netsoc_sdram_trrdcon_count_GND_1_o_add_2523_OUT<0>> created at line 11352.
    Found 25-bit adder for signal <n8052> created at line 11402.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2533_OUT> created at line 11411.
    Found 24-bit adder for signal <soc_netsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2535_OUT> created at line 11414.
    Found 32-bit adder for signal <soc_ethmac_preamble_errors_status[31]_GND_1_o_add_2593_OUT> created at line 11481.
    Found 32-bit adder for signal <soc_ethmac_crc_errors_status[31]_GND_1_o_add_2595_OUT> created at line 11484.
    Found 32-bit adder for signal <soc_ethmac_writer_counter[31]_GND_1_o_add_2597_OUT> created at line 11496.
    Found 1-bit adder for signal <soc_ethmac_writer_slot_PWR_1_o_add_2600_OUT<0>> created at line 11500.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_produce_PWR_1_o_add_2601_OUT<0>> created at line 11503.
    Found 1-bit adder for signal <soc_ethmac_writer_fifo_consume_PWR_1_o_add_2602_OUT<0>> created at line 11506.
    Found 2-bit adder for signal <soc_ethmac_writer_fifo_level[1]_GND_1_o_add_2603_OUT> created at line 11510.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_produce_PWR_1_o_add_2612_OUT<0>> created at line 11536.
    Found 1-bit adder for signal <soc_ethmac_reader_fifo_consume_PWR_1_o_add_2613_OUT<0>> created at line 11539.
    Found 2-bit adder for signal <soc_ethmac_reader_fifo_level[1]_GND_1_o_add_2614_OUT> created at line 11543.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_3051_OUT> created at line 12870.
    Found 8x8-bit Read Only RAM for signal <soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_870_OUT>
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 32-bit 4-to-1 multiplexer for signal <soc_netsoc_interface0_wb_sdram_dat_r> created at line 6116.
    Found 1-bit 3-to-1 multiplexer for signal <soc_netsoc_ack> created at line 6215.
    Found 8-bit 4-to-1 multiplexer for signal <soc_ethmac_crc32_inserter_cnt[1]_soc_ethmac_crc32_inserter_value[7]_wide_mux_892_OUT> created at line 6485.
    Found 10-bit 4-to-1 multiplexer for signal <soc_ethmac_tx_converter_converter_source_payload_data> created at line 6755.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 8120.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 8149.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 8207.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 8236.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 8294.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 8323.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 8352.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 8381.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 8410.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 8468.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 8497.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 8555.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 8584.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 8613.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 9074.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 9091.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 9108.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 9125.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 9142.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 9159.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 9193.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 9210.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 9227.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 9244.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 9261.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 9278.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 9295.
    Found 40-bit 4-to-1 multiplexer for signal <soc_ethmac_rx_converter_converter_demux[1]_soc_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_1996_OUT> created at line 9636.
    Found 8-bit 12-to-1 multiplexer for signal <vns_netsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2622_OUT> created at line 11594.
    Found 8-bit 31-to-1 multiplexer for signal <vns_netsoc_interface1_bank_bus_adr[4]_GND_1_o_wide_mux_2624_OUT> created at line 11639.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface2_bank_bus_adr[1]_GND_1_o_wide_mux_2626_OUT> created at line 11753.
    Found 8-bit 8-to-1 multiplexer for signal <vns_netsoc_interface5_bank_bus_adr[2]_GND_1_o_wide_mux_2634_OUT> created at line 11928.
    Found 8-bit 63-to-1 multiplexer for signal <vns_netsoc_interface6_bank_bus_adr[5]_GND_1_o_wide_mux_2642_OUT> created at line 11984.
    Found 8-bit 4-to-1 multiplexer for signal <vns_netsoc_interface7_bank_bus_adr[1]_GND_1_o_wide_mux_2653_OUT> created at line 12288.
    Found 8-bit 21-to-1 multiplexer for signal <vns_netsoc_interface8_bank_bus_adr[4]_GND_1_o_wide_mux_2656_OUT> created at line 12310.
    Found 8-bit 7-to-1 multiplexer for signal <vns_netsoc_interface9_bank_bus_adr[2]_GND_1_o_wide_mux_2658_OUT> created at line 12400.
    Found 1-bit 8-to-1 multiplexer for signal <_n11868> created at line 9927.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 13137
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 13174
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 13174
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 13174
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 13174
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 14427
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 14536
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 14539
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_27_o> created at line 3523
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_row_hit> created at line 4482
    Found 14-bit comparator not equal for signal <n0494> created at line 4498
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_row_hit> created at line 4644
    Found 14-bit comparator not equal for signal <n0586> created at line 4660
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_row_hit> created at line 4806
    Found 14-bit comparator not equal for signal <n0673> created at line 4822
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_row_hit> created at line 4968
    Found 14-bit comparator not equal for signal <n0760> created at line 4984
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_row_hit> created at line 5130
    Found 14-bit comparator not equal for signal <n0847> created at line 5146
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_row_hit> created at line 5292
    Found 14-bit comparator not equal for signal <n0934> created at line 5308
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_row_hit> created at line 5454
    Found 14-bit comparator not equal for signal <n1021> created at line 5470
    Found 14-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_row_hit> created at line 5616
    Found 14-bit comparator not equal for signal <n1108> created at line 5632
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_598_o> created at line 5827
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine0_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_599_o> created at line 5827
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_600_o> created at line 5828
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine1_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_601_o> created at line 5828
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_602_o> created at line 5829
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine2_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_603_o> created at line 5829
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_604_o> created at line 5830
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine3_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_605_o> created at line 5830
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_606_o> created at line 5831
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine4_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_607_o> created at line 5831
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_608_o> created at line 5832
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine5_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_609_o> created at line 5832
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_610_o> created at line 5833
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine6_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_611_o> created at line 5833
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_read_soc_netsoc_sdram_choose_req_want_reads_equal_612_o> created at line 5834
    Found 1-bit comparator equal for signal <soc_netsoc_sdram_bankmachine7_cmd_payload_is_write_soc_netsoc_sdram_choose_req_want_writes_equal_613_o> created at line 5834
    Found 23-bit comparator equal for signal <soc_netsoc_tag_do_tag[22]_GND_1_o_equal_824_o> created at line 6151
    Found 16-bit comparator greater for signal <_n12928> created at line 6648
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[6]_soc_ethmac_tx_cdc_consume_wdomain[6]_equal_956_o> created at line 6827
    Found 1-bit comparator equal for signal <soc_ethmac_tx_cdc_graycounter0_q[5]_soc_ethmac_tx_cdc_consume_wdomain[5]_equal_957_o> created at line 6827
    Found 5-bit comparator not equal for signal <n2154> created at line 6827
    Found 7-bit comparator not equal for signal <n2157> created at line 6828
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[6]_soc_ethmac_rx_cdc_consume_wdomain[6]_equal_978_o> created at line 6870
    Found 1-bit comparator equal for signal <soc_ethmac_rx_cdc_graycounter0_q[5]_soc_ethmac_rx_cdc_consume_wdomain[5]_equal_979_o> created at line 6870
    Found 5-bit comparator not equal for signal <n2190> created at line 6870
    Found 7-bit comparator equal for signal <n2193> created at line 6871
    Found 11-bit comparator greater for signal <soc_ethmac_reader_last_INV_266_o> created at line 7169
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1968_o> created at line 9549
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_2072_o> created at line 9767
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_2100_o> created at line 9890
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_3050_o> created at line 12855
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_3113_o> created at line 13132
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_netsoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  39 RAM(s).
	inferred 108 Adder/Subtractor(s).
	inferred 2736 D-type flip-flop(s).
	inferred  49 Comparator(s).
	inferred 1345 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred  20 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <picorv32>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v".
        ENABLE_COUNTERS = 1'b1
        ENABLE_COUNTERS64 = 1'b1
        ENABLE_REGS_16_31 = 1'b1
        ENABLE_REGS_DUALPORT = 1'b1
        LATCHED_MEM_RDATA = 1'b0
        TWO_STAGE_SHIFT = 1'b1
        BARREL_SHIFTER = 1'b0
        TWO_CYCLE_COMPARE = 1'b0
        TWO_CYCLE_ALU = 1'b0
        COMPRESSED_ISA = 1'b0
        CATCH_MISALIGN = 1'b1
        CATCH_ILLINSN = 1'b1
        ENABLE_PCPI = 1'b0
        ENABLE_MUL = 1'b1
        ENABLE_FAST_MUL = 1'b0
        ENABLE_DIV = 1'b1
        ENABLE_IRQ = 1'b1
        ENABLE_IRQ_QREGS = 1'b1
        ENABLE_IRQ_TIMER = 1'b1
        ENABLE_TRACE = 1'b0
        REGS_INIT_ZERO = 1'b0
        MASKED_IRQ = 32'b00000000000000000000000000000000
        LATCHED_IRQ = 32'b11111111111111111111111111111111
        PROGADDR_RESET = 32'b00000000000000000000000000000000
        PROGADDR_IRQ = 32'b00000000000000000000000000010000
        STACKADDR = 32'b11111111111111111111111111111111
WARNING:Xst:647 - Input <pcpi_rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_wait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <mem_rdata_q>.
    Found 2-bit register for signal <mem_state>.
    Found 1-bit register for signal <mem_valid>.
    Found 32-bit register for signal <mem_addr>.
    Found 4-bit register for signal <mem_wstrb>.
    Found 32-bit register for signal <mem_wdata>.
    Found 1-bit register for signal <mem_instr>.
    Found 1-bit register for signal <is_lui_auipc_jal>.
    Found 1-bit register for signal <is_lui_auipc_jal_jalr_addi_add_sub>.
    Found 1-bit register for signal <is_slti_blt_slt>.
    Found 1-bit register for signal <is_sltiu_bltu_sltu>.
    Found 1-bit register for signal <is_lbu_lhu_lw>.
    Found 1-bit register for signal <is_compare>.
    Found 1-bit register for signal <instr_lui>.
    Found 1-bit register for signal <instr_auipc>.
    Found 1-bit register for signal <instr_jal>.
    Found 1-bit register for signal <instr_jalr>.
    Found 1-bit register for signal <instr_retirq>.
    Found 1-bit register for signal <instr_waitirq>.
    Found 1-bit register for signal <is_beq_bne_blt_bge_bltu_bgeu>.
    Found 1-bit register for signal <is_lb_lh_lw_lbu_lhu>.
    Found 1-bit register for signal <is_sb_sh_sw>.
    Found 1-bit register for signal <is_alu_reg_imm>.
    Found 1-bit register for signal <is_alu_reg_reg>.
    Found 32-bit register for signal <decoded_imm_uj>.
    Found 6-bit register for signal <decoded_rd>.
    Found 6-bit register for signal <decoded_rs1>.
    Found 6-bit register for signal <decoded_rs2>.
    Found 1-bit register for signal <compressed_instr>.
    Found 32-bit register for signal <pcpi_insn>.
    Found 1-bit register for signal <instr_beq>.
    Found 1-bit register for signal <instr_bne>.
    Found 1-bit register for signal <instr_blt>.
    Found 1-bit register for signal <instr_bge>.
    Found 1-bit register for signal <instr_bltu>.
    Found 1-bit register for signal <instr_bgeu>.
    Found 1-bit register for signal <instr_lb>.
    Found 1-bit register for signal <instr_lh>.
    Found 1-bit register for signal <instr_lw>.
    Found 1-bit register for signal <instr_lbu>.
    Found 1-bit register for signal <instr_lhu>.
    Found 1-bit register for signal <instr_sb>.
    Found 1-bit register for signal <instr_sh>.
    Found 1-bit register for signal <instr_sw>.
    Found 1-bit register for signal <instr_addi>.
    Found 1-bit register for signal <instr_slti>.
    Found 1-bit register for signal <instr_sltiu>.
    Found 1-bit register for signal <instr_xori>.
    Found 1-bit register for signal <instr_ori>.
    Found 1-bit register for signal <instr_andi>.
    Found 1-bit register for signal <instr_slli>.
    Found 1-bit register for signal <instr_srli>.
    Found 1-bit register for signal <instr_srai>.
    Found 1-bit register for signal <instr_add>.
    Found 1-bit register for signal <instr_sub>.
    Found 1-bit register for signal <instr_sll>.
    Found 1-bit register for signal <instr_slt>.
    Found 1-bit register for signal <instr_sltu>.
    Found 1-bit register for signal <instr_xor>.
    Found 1-bit register for signal <instr_srl>.
    Found 1-bit register for signal <instr_sra>.
    Found 1-bit register for signal <instr_or>.
    Found 1-bit register for signal <instr_and>.
    Found 1-bit register for signal <instr_rdcycle>.
    Found 1-bit register for signal <instr_rdcycleh>.
    Found 1-bit register for signal <instr_rdinstr>.
    Found 1-bit register for signal <instr_rdinstrh>.
    Found 1-bit register for signal <instr_ecall_ebreak>.
    Found 1-bit register for signal <instr_getq>.
    Found 1-bit register for signal <instr_setq>.
    Found 1-bit register for signal <instr_maskirq>.
    Found 1-bit register for signal <instr_timer>.
    Found 1-bit register for signal <is_slli_srli_srai>.
    Found 1-bit register for signal <is_jalr_addi_slti_sltiu_xori_ori_andi>.
    Found 1-bit register for signal <is_sll_srl_sra>.
    Found 32-bit register for signal <decoded_imm>.
    Found 1-bit register for signal <trap>.
    Found 5-bit register for signal <reg_sh>.
    Found 32-bit register for signal <reg_out>.
    Found 32-bit register for signal <alu_out_q>.
    Found 4-bit register for signal <pcpi_timeout_counter>.
    Found 1-bit register for signal <pcpi_timeout>.
    Found 64-bit register for signal <count_cycle>.
    Found 32-bit register for signal <timer>.
    Found 1-bit register for signal <decoder_trigger>.
    Found 1-bit register for signal <decoder_pseudo_trigger>.
    Found 1-bit register for signal <do_waitirq>.
    Found 32-bit register for signal <reg_pc>.
    Found 32-bit register for signal <reg_next_pc>.
    Found 64-bit register for signal <count_instr>.
    Found 1-bit register for signal <latched_store>.
    Found 1-bit register for signal <latched_stalu>.
    Found 1-bit register for signal <latched_branch>.
    Found 1-bit register for signal <latched_is_lu>.
    Found 1-bit register for signal <latched_is_lh>.
    Found 1-bit register for signal <latched_is_lb>.
    Found 1-bit register for signal <pcpi_valid>.
    Found 1-bit register for signal <irq_active>.
    Found 1-bit register for signal <irq_delay>.
    Found 32-bit register for signal <irq_mask>.
    Found 2-bit register for signal <irq_state>.
    Found 32-bit register for signal <eoi>.
    Found 8-bit register for signal <cpu_state>.
    Found 1-bit register for signal <mem_do_rinst>.
    Found 2-bit register for signal <mem_wordsize>.
    Found 6-bit register for signal <latched_rd>.
    Found 1-bit register for signal <latched_compr>.
    Found 1-bit register for signal <mem_do_prefetch>.
    Found 32-bit register for signal <reg_op1>.
    Found 32-bit register for signal <reg_op2>.
    Found 1-bit register for signal <mem_do_rdata>.
    Found 1-bit register for signal <mem_do_wdata>.
    Found 32-bit register for signal <irq_pending>.
    Found finite state machine <FSM_21> for signal <irq_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetn_INV_578_o (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State 00010000 is never reached in FSM <cpu_state>.
    Found finite state machine <FSM_20> for signal <cpu_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 464                                            |
    | Inputs             | 40                                             |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | resetn (negative)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 01000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <reg_op1[31]_reg_op2[31]_sub_308_OUT> created at line 1218.
    Found 32-bit subtractor for signal <timer[31]_GND_2_o_sub_379_OUT> created at line 1417.
    Found 32-bit adder for signal <reg_op1[31]_reg_op2[31]_add_308_OUT> created at line 1218.
    Found 32-bit adder for signal <reg_pc[31]_GND_2_o_add_337_OUT> created at line 1295.
    Found 64-bit adder for signal <count_cycle[63]_GND_2_o_add_372_OUT> created at line 1405.
    Found 32-bit adder for signal <PWR_11_o_GND_2_o_add_412_OUT> created at line 1538.
    Found 64-bit adder for signal <count_instr[63]_GND_2_o_add_413_OUT> created at line 1542.
    Found 32-bit adder for signal <PWR_11_o_decoded_imm_uj[31]_add_414_OUT> created at line 1547.
    Found 32-bit adder for signal <reg_pc[31]_decoded_imm[31]_add_496_OUT> created at line 1784.
    Found 32-bit adder for signal <reg_op1[31]_decoded_imm[31]_add_522_OUT> created at line 1847.
    Found 4-bit subtractor for signal <GND_2_o_GND_2_o_sub_369_OUT<3:0>> created at line 1398.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_507_OUT<4:0>> created at line 1820.
    Found 5-bit subtractor for signal <GND_2_o_GND_2_o_sub_512_OUT<4:0>> created at line 1828.
    Found 4-bit shifter logical left for signal <GND_2_o_reg_op1[1]_shift_left_27_OUT> created at line 402
WARNING:Xst:3035 - Index value(s) does not match array range for signal <cpuregs>, simulation mismatch.
    Found 36x32-bit dual-port RAM <Mram_cpuregs> for signal <cpuregs>.
    Found 32-bit 4-to-1 multiplexer for signal <reg_op1[1]_GND_2_o_wide_mux_28_OUT> created at line 403.
    Found 32-bit 3-to-1 multiplexer for signal <mem_la_wdata> created at line 386.
    Found 4-bit 3-to-1 multiplexer for signal <mem_la_wstrb> created at line 386.
    Found 32-bit 3-to-1 multiplexer for signal <mem_rdata_word> created at line 386.
    Found 2-bit 4-to-1 multiplexer for signal <mem_state[1]_mem_state[1]_wide_mux_53_OUT> created at line 564.
    Found 32-bit comparator equal for signal <alu_eq> created at line 1219
    Found 32-bit comparator greater for signal <alu_lts> created at line 1220
    Found 32-bit comparator greater for signal <alu_ltu> created at line 1221
    Found 5-bit comparator lessequal for signal <n0607> created at line 1813
    WARNING:Xst:2404 -  FFs/Latches <trace_valid<0:0>> (without init value) have a constant value of 0 in block <picorv32>.
    WARNING:Xst:2404 -  FFs/Latches <trace_data<1:36>> (without init value) have a constant value of X in block <picorv32>.
    Summary:
	inferred   2 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred 765 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 106 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   2 Finite State Machine(s).
Unit <picorv32> synthesized.

Synthesizing Unit <picorv32_pcpi_mul>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v".
        STEPS_AT_ONCE = 1
        CARRY_CHAIN = 4
WARNING:Xst:647 - Input <pcpi_insn<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_insn<24:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <pcpi_ready> equivalent to <pcpi_wr> has been removed
    Found 1-bit register for signal <instr_mulh>.
    Found 1-bit register for signal <instr_mulhsu>.
    Found 1-bit register for signal <instr_mulhu>.
    Found 1-bit register for signal <pcpi_wait>.
    Found 1-bit register for signal <pcpi_wait_q>.
    Found 1-bit register for signal <mul_finish>.
    Found 1-bit register for signal <mul_waiting>.
    Found 64-bit register for signal <rs1>.
    Found 64-bit register for signal <rs2>.
    Found 64-bit register for signal <rd>.
    Found 64-bit register for signal <rdx>.
    Found 7-bit register for signal <mul_counter>.
    Found 1-bit register for signal <pcpi_wr>.
    Found 32-bit register for signal <pcpi_rd>.
    Found 1-bit register for signal <instr_mul>.
    Found 5-bit adder for signal <n0230> created at line 2193.
    Found 5-bit adder for signal <n0121> created at line 2193.
    Found 5-bit adder for signal <n0236> created at line 2193.
    Found 5-bit adder for signal <n0120> created at line 2193.
    Found 5-bit adder for signal <n0242> created at line 2193.
    Found 5-bit adder for signal <n0119> created at line 2193.
    Found 5-bit adder for signal <n0248> created at line 2193.
    Found 5-bit adder for signal <n0118> created at line 2193.
    Found 5-bit adder for signal <n0254> created at line 2193.
    Found 5-bit adder for signal <n0117> created at line 2193.
    Found 5-bit adder for signal <n0260> created at line 2193.
    Found 5-bit adder for signal <n0116> created at line 2193.
    Found 5-bit adder for signal <n0266> created at line 2193.
    Found 5-bit adder for signal <n0115> created at line 2193.
    Found 5-bit adder for signal <n0272> created at line 2193.
    Found 5-bit adder for signal <n0114> created at line 2193.
    Found 5-bit adder for signal <n0278> created at line 2193.
    Found 5-bit adder for signal <n0113> created at line 2193.
    Found 5-bit adder for signal <n0284> created at line 2193.
    Found 5-bit adder for signal <n0112> created at line 2193.
    Found 5-bit adder for signal <n0290> created at line 2193.
    Found 5-bit adder for signal <n0111> created at line 2193.
    Found 5-bit adder for signal <n0296> created at line 2193.
    Found 5-bit adder for signal <n0110> created at line 2193.
    Found 5-bit adder for signal <n0302> created at line 2193.
    Found 5-bit adder for signal <n0109> created at line 2193.
    Found 5-bit adder for signal <n0308> created at line 2193.
    Found 5-bit adder for signal <n0108> created at line 2193.
    Found 5-bit adder for signal <n0314> created at line 2193.
    Found 5-bit adder for signal <n0107> created at line 2193.
    Found 5-bit adder for signal <n0320> created at line 2193.
    Found 5-bit adder for signal <n0106> created at line 2193.
    Found 7-bit subtractor for signal <GND_3_o_GND_3_o_sub_55_OUT<6:0>> created at line 2227.
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred 304 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <picorv32_pcpi_mul> synthesized.

Synthesizing Unit <picorv32_pcpi_div>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/picorv32/verilog/picorv32.v".
WARNING:Xst:647 - Input <pcpi_insn<11:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pcpi_insn<24:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <pcpi_wr> equivalent to <pcpi_ready> has been removed
    Found 1-bit register for signal <instr_divu>.
    Found 1-bit register for signal <instr_rem>.
    Found 1-bit register for signal <instr_remu>.
    Found 1-bit register for signal <pcpi_wait>.
    Found 1-bit register for signal <pcpi_wait_q>.
    Found 1-bit register for signal <pcpi_ready>.
    Found 32-bit register for signal <pcpi_rd>.
    Found 1-bit register for signal <running>.
    Found 32-bit register for signal <dividend>.
    Found 63-bit register for signal <divisor>.
    Found 1-bit register for signal <outsign>.
    Found 32-bit register for signal <quotient>.
    Found 32-bit register for signal <quotient_msk>.
    Found 1-bit register for signal <instr_div>.
    Found 32-bit subtractor for signal <pcpi_rs1[31]_unary_minus_15_OUT> created at line 2402.
    Found 63-bit subtractor for signal <GND_4_o_unary_minus_17_OUT> created at line 2403.
    Found 32-bit subtractor for signal <quotient[31]_unary_minus_22_OUT> created at line 2421.
    Found 32-bit subtractor for signal <dividend[31]_unary_minus_24_OUT> created at line 2423.
    Found 32-bit subtractor for signal <GND_4_o_divisor[62]_sub_28_OUT<31:0>> created at line 2427.
    Found 1-bit comparator not equal for signal <n0034> created at line 2404
    Found 63-bit comparator greater for signal <n0050> created at line 2426
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 200 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <picorv32_pcpi_div> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 41
 16384x32-bit single-port Read Only RAM                : 1
 16x10-bit dual-port RAM                               : 2
 2x14-bit dual-port RAM                                : 1
 2x35-bit dual-port RAM                                : 1
 36x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 7x8-bit single-port Read Only RAM                     : 1
 8192x32-bit dual-port RAM                             : 1
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 155
 1-bit adder                                           : 8
 11-bit adder                                          : 1
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 6
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 17
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 19
 3-bit addsub                                          : 1
 3-bit subtractor                                      : 9
 32-bit adder                                          : 10
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 2
 4-bit adder                                           : 11
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 2
 5-bit adder                                           : 32
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 2
 63-bit subtractor                                     : 1
 64-bit adder                                          : 2
 7-bit adder                                           : 5
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Registers                                            : 617
 1-bit register                                        : 323
 10-bit register                                       : 2
 11-bit register                                       : 2
 13-bit register                                       : 1
 14-bit register                                       : 13
 15-bit register                                       : 3
 16-bit register                                       : 1
 2-bit register                                        : 34
 20-bit register                                       : 1
 21-bit register                                       : 8
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 46
 32-bit register                                       : 44
 4-bit register                                        : 31
 40-bit register                                       : 1
 5-bit register                                        : 5
 57-bit register                                       : 1
 6-bit register                                        : 13
 63-bit register                                       : 1
 64-bit register                                       : 7
 7-bit register                                        : 19
 8-bit register                                        : 49
 9-bit register                                        : 4
# Comparators                                          : 55
 1-bit comparator equal                                : 22
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator lessequal                            : 1
 5-bit comparator not equal                            : 2
 63-bit comparator greater                             : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1474
 1-bit 2-to-1 multiplexer                              : 1243
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 9
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 24
 2-bit 4-to-1 multiplexer                              : 1
 20-bit 2-to-1 multiplexer                             : 1
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 65
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 12
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 63-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 5
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 25
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 22
# Xors                                                 : 113
 1-bit xor2                                            : 70
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 1
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <decoded_rd<5:5>> (without init value) have a constant value of 0 in block <picorv32>.
WARNING:Xst:2404 -  FFs/Latches <decoded_rs2<5:5>> (without init value) have a constant value of 0 in block <picorv32>.
WARNING:Xst:2404 -  FFs/Latches <rdx<63:61>> (without init value) have a constant value of 0 in block <picorv32_pcpi_mul>.

Synthesizing (advanced) Unit <picorv32>.
The following registers are absorbed into counter <count_cycle>: 1 register on signal <count_cycle>.
The following registers are absorbed into counter <count_instr>: 1 register on signal <count_instr>.
The following registers are absorbed into counter <pcpi_timeout_counter>: 1 register on signal <pcpi_timeout_counter>.
INFO:Xst:3226 - The RAM <Mram_cpuregs> will be implemented as a BLOCK RAM, absorbing the following register(s): <decoded_rs1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <latched_rd>    |          |
    |     diA            | connected to signal <cpuregs_wrdata> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <mem_rdata_latched[6]_PWR_11_o_mux_175_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_cpuregs1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <latched_rd>    |          |
    |     diA            | connected to signal <cpuregs_wrdata> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 36-word x 32-bit                    |          |
    |     addrB          | connected to signal <("0",decoded_rs2)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <picorv32> synthesized (advanced).

Synthesizing (advanced) Unit <picorv32_pcpi_mul>.
The following registers are absorbed into counter <mul_counter>: 1 register on signal <mul_counter>.
Unit <picorv32_pcpi_mul> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <soc_ethmac_crc32_checker_syncfifo_level>: 1 register on signal <soc_ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <soc_ethmac_rx_converter_converter_demux>: 1 register on signal <soc_ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <soc_ethmac_tx_gap_inserter_counter>: 1 register on signal <soc_ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_preamble_inserter_cnt>: 1 register on signal <soc_ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <soc_ethmac_crc32_inserter_cnt>: 1 register on signal <soc_ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <soc_ethmac_padding_inserter_counter>: 1 register on signal <soc_ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <soc_ethmac_tx_converter_converter_mux>: 1 register on signal <soc_ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_level>: 1 register on signal <soc_ethmac_writer_fifo_level>.
The following registers are absorbed into counter <soc_ethmac_writer_slot>: 1 register on signal <soc_ethmac_writer_slot>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <soc_ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_netsoc_sdram_timer_count>: 1 register on signal <soc_netsoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_netsoc_ctrl_bus_errors>: 1 register on signal <soc_netsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_netsoc_counter>: 1 register on signal <soc_netsoc_counter>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_twtrcon_count>: 1 register on signal <soc_netsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_netsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_netsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_netsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_ethmac_preamble_errors_status>: 1 register on signal <soc_ethmac_preamble_errors_status>.
The following registers are absorbed into accumulator <soc_ethmac_writer_counter>: 1 register on signal <soc_ethmac_writer_counter>.
The following registers are absorbed into counter <soc_ethmac_crc_errors_status>: 1 register on signal <soc_ethmac_crc_errors_status>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_produce>: 1 register on signal <soc_ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_writer_fifo_consume>: 1 register on signal <soc_ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_produce>: 1 register on signal <soc_ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_consume>: 1 register on signal <soc_ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <soc_ethmac_reader_fifo_level>: 1 register on signal <soc_ethmac_reader_fifo_level>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_netsoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_netsoc_sdram_time0>: 1 register on signal <soc_netsoc_sdram_time0>.
The following registers are absorbed into counter <soc_netsoc_sdram_time1>: 1 register on signal <soc_netsoc_sdram_time1>.
The following registers are absorbed into counter <soc_netsoc_sdram_trrdcon_count>: 1 register on signal <soc_netsoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_netsoc_count>: 1 register on signal <vns_netsoc_count>.
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_sink_sink_valid_soc_ethmac_writer_ongoing_AND_493_o_0> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <soc_ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_rx_converter_converter_source_last,soc_ethmac_rx_converter_converter_source_first,soc_ethmac_rx_converter_converter_source_payload_data<39>,soc_ethmac_rx_converter_converter_source_payload_data<29>,soc_ethmac_rx_converter_converter_source_payload_data<19>,soc_ethmac_rx_converter_converter_source_payload_data<9>,soc_ethmac_rx_converter_converter_source_payload_data<38>,soc_ethmac_rx_converter_converter_source_payload_data<28>,soc_ethmac_rx_converter_converter_source_payload_data<18>,soc_ethmac_rx_converter_converter_source_payload_data<8>,soc_ethmac_rx_converter_converter_source_payload_data<37:30>,soc_ethmac_rx_converter_converter_source_payload_data<27:20>,soc_ethmac_rx_converter_converter_source_payload_data<17:10>,soc_ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_soc_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_870_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<12:4>> |          |
    |     diA            | connected to signal <soc_netsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_netsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(soc_ethmac_reader_source_source_last,"00000",soc_ethmac_reader_source_source_payload_last_be,soc_ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <soc_ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <soc_ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 7-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_netsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_netsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_netsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_netsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<14:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_netsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<12:4>> |          |
    |     diA            | connected to signal <(soc_netsoc_tag_di_dirty,"0000",soc_netsoc_picorv32_mem_addr<31:13>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<7:0>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<15:8>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<23:16>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<10:2>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45<31:24>> |          |
    |     doA            | connected to signal <soc_ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <soc_ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16384-word x 32-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_netsoc_picorv32_mem_addr<15:2>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_netsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <soc_ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(soc_ethmac_preamble_checker_source_last,"000",soc_ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_netsoc_port_cmd_payload_addr<23:10>,soc_netsoc_port_cmd_payload_addr<6:0>,soc_netsoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_writer_counter,soc_ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_ethmac_reader_length_storage_full,soc_ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <soc_ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_netsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 33
 16384x32-bit single-port block Read Only RAM          : 1
 16x10-bit dual-port distributed RAM                   : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x35-bit dual-port distributed RAM                    : 1
 36x32-bit dual-port block RAM                         : 1
 36x32-bit dual-port distributed RAM                   : 1
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 7x8-bit single-port distributed Read Only RAM         : 1
 8192x32-bit single-port block RAM                     : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 57
 11-bit adder                                          : 1
 2-bit adder carry in                                  : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 6
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 4
 33-bit adder                                          : 2
 4-bit adder                                           : 3
 4-bit adder carry in                                  : 1
 5-bit adder                                           : 30
 5-bit subtractor                                      : 1
 63-bit subtractor                                     : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
# Counters                                             : 98
 1-bit up counter                                      : 8
 11-bit down counter                                   : 1
 16-bit up counter                                     : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 19
 3-bit updown counter                                  : 1
 32-bit up counter                                     : 3
 4-bit down counter                                    : 2
 4-bit up counter                                      : 8
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 64-bit up counter                                     : 2
 7-bit down counter                                    : 1
 7-bit up counter                                      : 5
 9-bit down counter                                    : 1
# Accumulators                                         : 2
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 1
# Registers                                            : 3294
 Flip-Flops                                            : 3294
# Comparators                                          : 55
 1-bit comparator equal                                : 22
 1-bit comparator not equal                            : 1
 11-bit comparator greater                             : 2
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 16-bit comparator greater                             : 1
 23-bit comparator equal                               : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 5-bit comparator lessequal                            : 1
 5-bit comparator not equal                            : 2
 63-bit comparator greater                             : 1
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 1663
 1-bit 2-to-1 multiplexer                              : 1443
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 37
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 12
 2-bit 4-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 55
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 4-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 10
 4-bit 3-to-1 multiplexer                              : 1
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 4
 63-bit 2-to-1 multiplexer                             : 2
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 21
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 3
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 22
# Xors                                                 : 113
 1-bit xor2                                            : 70
 1-bit xor3                                            : 31
 1-bit xor4                                            : 7
 32-bit xor2                                           : 1
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <compressed_instr> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <decoded_imm_uj_0> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <latched_compr> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rdx_30> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_31> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_33> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_34> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_35> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_37> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_38> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_39> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_41> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_42> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_43> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_45> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_46> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_47> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_49> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_50> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_51> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_53> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_54> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_55> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_57> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_58> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_59> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_0> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_1> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_2> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_3> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_5> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_6> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_7> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_9> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_10> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_11> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_13> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_14> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_15> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_17> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_18> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_19> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_21> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_22> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_23> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_25> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_26> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_27> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rdx_29> (without init value) has a constant value of 0 in block <picorv32_pcpi_mul>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_11> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_0> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_1> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_1> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_2> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_2> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_3> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_3> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_4> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <decoded_rs2_4> 
INFO:Xst:2261 - The FF/Latch <decoded_imm_uj_20> in Unit <picorv32> is equivalent to the following 11 FFs/Latches, which will be removed : <decoded_imm_uj_21> <decoded_imm_uj_22> <decoded_imm_uj_23> <decoded_imm_uj_24> <decoded_imm_uj_25> <decoded_imm_uj_26> <decoded_imm_uj_27> <decoded_imm_uj_28> <decoded_imm_uj_29> <decoded_imm_uj_30> <decoded_imm_uj_31> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_netsoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p1_rddata_valid> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <soc_netsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <soc_netsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <picorv32/FSM_20> on signal <cpu_state[1:7]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 10000000 | 0000001
 01000000 | 0000010
 00100000 | 0000100
 00010000 | unreached
 00001000 | 0001000
 00000100 | 0010000
 00000010 | 0100000
 00000001 | 1000000
----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <picorv32/FSM_21> on signal <irq_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <mem_addr_0> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_addr_1> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface7_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_netsoc_interface3_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> <soc_half_rate_phy_record3_wrdata_mask_0> <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <reg_pc_0> in Unit <picorv32> is equivalent to the following FF/Latch, which will be removed : <reg_next_pc_0> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 

Optimizing unit <rgmii_if> ...

Optimizing unit <picorv32> ...
WARNING:Xst:1710 - FF/Latch <reg_pc_0> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <irq_pending_4> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_5> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_6> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_7> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_8> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_9> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_10> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_11> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_12> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_13> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_14> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_15> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_16> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_17> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_18> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_19> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_20> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_21> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_22> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_23> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_24> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_25> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_26> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_27> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_28> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_29> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_30> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <irq_pending_31> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_4> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_5> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_6> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_7> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_8> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_9> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_10> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_11> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_12> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_13> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_14> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_15> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_16> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_17> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_18> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_19> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_20> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_21> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_22> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_23> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_24> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_25> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_26> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_27> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_28> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_29> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_30> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <eoi_31> (without init value) has a constant value of 0 in block <picorv32>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <picorv32_pcpi_mul> ...

Optimizing unit <picorv32_pcpi_div> ...
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/pcpi_insn_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <picorv32/eoi_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_netsoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_netsoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_opsis_i2c_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_netsoc_sdram_bandwidth_counter_0> <soc_opsis_i2c_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:3203 - The FF/Latch <soc_netsoc_sdram_bandwidth_period> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_netsoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <soc_netsoc_sdram_bandwidth_counter_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_netsoc_sdram_timer_count_2> 
INFO:Xst:3203 - The FF/Latch <soc_spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_netsoc_sdram_timer_count_1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 31.
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) _n14886<5>11_FRB soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_0 has(ve) been forward balanced into : _n14895<5>1_FRB.
	Register(s) soc_netsoc_interface_adr_0 soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_4 has(ve) been forward balanced into : soc_netsoc_sdram_phaseinjector3_command_issue_re11_FRB.
	Register(s) soc_netsoc_interface_adr_1 soc_netsoc_interface_adr_0 soc_netsoc_interface_adr_4 has(ve) been forward balanced into : vns_netsoc_csrbank6_dfii_pi2_wrdata1_re11_FRB.
	Register(s) soc_netsoc_interface_adr_12 soc_netsoc_interface_adr_10 soc_netsoc_interface_adr_9 soc_netsoc_interface_adr_13 soc_netsoc_interface_adr_11 has(ve) been forward balanced into : vns_netsoc_csrbank6_sel<13>1_FRB.
	Register(s) soc_netsoc_interface_adr_3 soc_netsoc_interface_adr_4 soc_netsoc_interface_adr_1 soc_netsoc_interface_adr_5 has(ve) been forward balanced into : _n14886<5>11_FRB.
	Register(s) vns_netsoc_csrbank6_dfii_pi2_wrdata1_re11_FRB soc_netsoc_interface_adr_5 soc_netsoc_interface_adr_2 soc_netsoc_interface_adr_3 has(ve) been forward balanced into : _n14817<5>1_FRB.
	Register(s) soc_ethmac_crc32_inserter_reg_12 has(ve) been backward balanced into : soc_ethmac_crc32_inserter_reg_12_BRB0 soc_ethmac_crc32_inserter_reg_12_BRB1 soc_ethmac_crc32_inserter_reg_12_BRB2 soc_ethmac_crc32_inserter_reg_12_BRB3 soc_ethmac_crc32_inserter_reg_12_BRB4 soc_ethmac_crc32_inserter_reg_12_BRB5.
	Register(s) soc_ethmac_tx_last_be_ongoing has(ve) been backward balanced into : soc_ethmac_tx_last_be_ongoing_BRB0 soc_ethmac_tx_last_be_ongoing_BRB1.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_phase_sel has(ve) been backward balanced into : soc_half_rate_phy_phase_sel_BRB0 soc_half_rate_phy_phase_sel_BRB1.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 soc_half_rate_phy_rddata_sr_2_BRB9 soc_half_rate_phy_rddata_sr_2_BRB10.
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB4 soc_half_rate_phy_rddata_sr_3_BRB6 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB9 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13 soc_half_rate_phy_rddata_sr_3_BRB14 soc_half_rate_phy_rddata_sr_3_BRB15.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB9 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB9 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB0 soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB3 soc_half_rate_phy_record0_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB3 soc_half_rate_phy_record1_cas_n_BRB4 soc_half_rate_phy_record1_cas_n_BRB5.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB4 soc_half_rate_phy_record1_ras_n_BRB5.
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB4 soc_half_rate_phy_record1_we_n_BRB5.
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB8 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48 vns_new_master_rdata_valid0_BRB49.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop soc_netsoc_interface_adr_1 has been replicated 1 time(s)
FlipFlop soc_netsoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop soc_netsoc_interface_adr_3 has been replicated 2 time(s)
FlipFlop soc_netsoc_interface_adr_5 has been replicated 2 time(s)
FlipFlop soc_netsoc_interface_we has been replicated 3 time(s)
FlipFlop soc_netsoc_sdram_storage_full_0 has been replicated 5 time(s)
FlipFlop soc_phase_sel has been replicated 4 time(s)
FlipFlop vns_netsoc_csrbank6_sel<13>1_FRB has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB10>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB13>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB14>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB15>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3838
 Flip-Flops                                            : 3838
# Shift Registers                                      : 64
 2-bit shift register                                  : 25
 3-bit shift register                                  : 29
 4-bit shift register                                  : 6
 5-bit shift register                                  : 3
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 7980
#      GND                         : 1
#      INV                         : 205
#      LUT1                        : 351
#      LUT2                        : 620
#      LUT3                        : 625
#      LUT4                        : 990
#      LUT5                        : 980
#      LUT6                        : 2260
#      MUXCY                       : 978
#      MUXF7                       : 92
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 845
# FlipFlops/Latches                : 3925
#      FD                          : 352
#      FDE                         : 626
#      FDP                         : 12
#      FDPE                        : 2
#      FDR                         : 909
#      FDRE                        : 1815
#      FDS                         : 47
#      FDSE                        : 146
#      IDDR2                       : 5
#      ODDR2                       : 11
# RAMS                             : 345
#      RAM16X1D                    : 245
#      RAM64X1D                    : 32
#      RAMB16BWER                  : 55
#      RAMB8BWER                   : 13
# Shift Registers                  : 64
#      SRLC16E                     : 64
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 77
#      BUFIO2                      : 1
#      IBUF                        : 8
#      IBUFG                       : 2
#      IOBUF                       : 23
#      OBUF                        : 39
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 48
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      IODELAY2                    : 11
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3925  out of  54576     7%  
 Number of Slice LUTs:                 6649  out of  27288    24%  
    Number used as Logic:              6031  out of  27288    22%  
    Number used as Memory:              618  out of   6408     9%  
       Number used as RAM:              554
       Number used as SRL:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7780
   Number with an unused Flip Flop:    3855  out of   7780    49%  
   Number with an unused LUT:          1131  out of   7780    14%  
   Number of fully used LUT-FF pairs:  2794  out of   7780    35%  
   Number of unique control sets:       213

IO Utilization: 
 Number of IOs:                          80
 Number of bonded IOBs:                  79  out of    296    26%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               62  out of    116    53%  
    Number using Block RAM only:         62
 Number of BUFG/BUFGCTRLs:                7  out of     16    43%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3790  |
clk100                             | PLL_ADV:CLKOUT2        | 98    |
clk100                             | PLL_ADV:CLKOUT4        | 183   |
eth_clocks_rx                      | IBUFG+BUFG             | 277   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.090ns (Maximum Frequency: 123.605MHz)
   Minimum input arrival time before clock: 4.306ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.090ns (frequency: 123.605MHz)
  Total number of paths / destination ports: 2506746 / 12643
-------------------------------------------------------------------------
Delay:               2.584ns (Levels of Logic = 2)
  Source:            soc_netsoc_interface_adr_2_1 (FF)
  Destination:       soc_half_rate_phy_r_drive_dq_0 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: soc_netsoc_interface_adr_2_1 to soc_half_rate_phy_r_drive_dq_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.944  soc_netsoc_interface_adr_2_1 (soc_netsoc_interface_adr_2_1)
     LUT6:I0->O            4   0.203   0.684  soc_netsoc_sdram_phaseinjector1_command_issue_re1 (soc_netsoc_sdram_phaseinjector1_command_issue_re)
     LUT6:I5->O            2   0.205   0.000  soc_half_rate_phy_dfi_p1_wrdata_en1 (soc_half_rate_phy_dfi_p1_wrdata_en)
     FD:D                      0.102          soc_half_rate_phy_r_drive_dq_0
    ----------------------------------------
    Total                      2.584ns (0.957ns logic, 1.627ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 11704 / 705
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            vns_xilinxmultiregimpl10_regs1_5 (FF)
  Destination:       soc_ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: vns_xilinxmultiregimpl10_regs1_5 to soc_ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  vns_xilinxmultiregimpl10_regs1_5 (vns_xilinxmultiregimpl10_regs1_5)
     LUT6:I0->O            6   0.203   0.973  soc_ethmac_rx_cdc_asyncfifo_writable2 (soc_ethmac_rx_cdc_asyncfifo_writable2)
     LUT3:I0->O            5   0.205   0.715  soc_ethmac_rx_cdc_asyncfifo_writable4 (soc_ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  soc_ethmac_crc32_checker_fifo_out1 (soc_ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n122281 (_n12228)
     LUT2:I1->O            2   0.205   0.616  Mcount_soc_ethmac_rx_converter_converter_demux_val1 (Mcount_soc_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          soc_ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 545 / 194
-------------------------------------------------------------------------
Offset:              4.306ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.354  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I0->O           26   0.203   1.206  _n13062_inv1 (_n13062_inv)
     FDRE:CE                   0.322          soc_front_panel_count_0
    ----------------------------------------
    Total                      4.306ns (1.747ns logic, 2.559ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 228 / 194
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            soc_spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: soc_spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  soc_spiflash_bitbang_en_storage_full (soc_spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  soc_spiflash_oe_inv1 (soc_spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 135 / 119
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.284|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   13.386|         |    1.919|         |
eth_clocks_rx  |    1.263|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 99.00 secs
Total CPU time to Xst completion: 98.15 secs
 
--> 


Total memory usage is 551852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  869 (   0 filtered)
Number of infos    :   83 (   0 filtered)

