

================================================================
== Vitis HLS Report for 'aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4'
================================================================
* Date:           Thu Nov  4 13:50:49 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.913 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1547|     1547|  6.188 us|  6.188 us|  1547|  1547|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_16_s_fu_117  |sqrt_fixed_32_16_s  |       19|       19|  76.000 ns|  76.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_112_3_VITIS_LOOP_114_4  |     1545|     1545|        27|          1|          1|  1520|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      219|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     1944|     4529|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      307|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2251|     4852|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |            Instance           |       Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |grp_sqrt_fixed_32_16_s_fu_117  |sqrt_fixed_32_16_s  |        0|   0|  1944|  4529|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+
    |Total                          |                    |        0|   0|  1944|  4529|    0|
    +-------------------------------+--------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln112_1_fu_146_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln112_fu_158_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln114_fu_186_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln1169_1_fu_238_p2    |         +|   0|  0|  17|          12|          12|
    |add_ln1169_fu_229_p2      |         +|   0|  0|  17|          12|          12|
    |ret_V_fu_266_p2           |         -|   0|  0|  55|          48|          48|
    |icmp_ln112_fu_140_p2      |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln114_fu_164_p2      |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln1547_fu_291_p2     |      icmp|   0|  0|  20|          32|           1|
    |select_ln112_1_fu_178_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln112_fu_170_p3    |    select|   0|  0|   7|           1|           1|
    |x_V_fu_297_p3             |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 219|         149|         133|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_80                                |   9|          2|    5|         10|
    |indvar_flatten6_fu_84                  |   9|          2|   11|         22|
    |j_fu_76                                |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   48|         96|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_fu_80                            |   5|   0|    5|          0|
    |indvar_flatten6_fu_84              |  11|   0|   11|          0|
    |j_fu_76                            |   7|   0|    7|          0|
    |lhs_reg_373                        |  32|   0|   32|          0|
    |out_3_V_addr_reg_351               |  12|   0|   16|          4|
    |r_V_69_reg_368                     |  48|   0|   48|          0|
    |r_V_reg_357                        |  32|   0|   32|          0|
    |select_ln112_1_reg_340             |   5|   0|    5|          0|
    |select_ln112_reg_335               |   7|   0|    7|          0|
    |x_V_reg_378                        |  31|   0|   31|          0|
    |out_3_V_addr_reg_351               |  64|  32|   16|          4|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 307|  32|  263|          8|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|grp_fu_70_p_din0   |  out|   32|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|grp_fu_70_p_din1   |  out|   32|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|grp_fu_70_p_dout0  |   in|   48|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|grp_fu_70_p_ce     |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_112_3_VITIS_LOOP_114_4|  return value|
|out_0_V_address0   |  out|   16|   ap_memory|                                              out_0_V|         array|
|out_0_V_ce0        |  out|    1|   ap_memory|                                              out_0_V|         array|
|out_0_V_q0         |   in|   32|   ap_memory|                                              out_0_V|         array|
|out_3_V_address0   |  out|   16|   ap_memory|                                              out_3_V|         array|
|out_3_V_ce0        |  out|    1|   ap_memory|                                              out_3_V|         array|
|out_3_V_q0         |   in|   32|   ap_memory|                                              out_3_V|         array|
|out_3_V_address1   |  out|   16|   ap_memory|                                              out_3_V|         array|
|out_3_V_ce1        |  out|    1|   ap_memory|                                              out_3_V|         array|
|out_3_V_we1        |  out|    1|   ap_memory|                                              out_3_V|         array|
|out_3_V_d1         |  out|   32|   ap_memory|                                              out_3_V|         array|
+-------------------+-----+-----+------------+-----------------------------------------------------+--------------+

