#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  2 16:06:37 2023
# Process ID: 20616
# Current directory: D:/CPU_design/lab/lab3/cache_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10152 D:\CPU_design\lab\lab3\cache_test\cache_test.xpr
# Log file: D:/CPU_design/lab/lab3/cache_test/vivado.log
# Journal file: D:/CPU_design/lab/lab3/cache_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab/lab3/cache_test/cache_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ywy_c/Documents/coding/hitcoa_at/cache/release/cache_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
INFO: [Project 1-230] Project 'cache_test.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1034.754 ; gain = 0.000
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/cache.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/cache.v
update_compile_order -fileset sources_1
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
WARNING: [IP_Flow 19-465] param 'READ_LATENCY' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'RD_CMD_OPTIMIZATION' already exists. Ignoring.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
[Thu Nov  2 18:10:00 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: D:/CPU_design/lab/lab3/cache_test/cache_test.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files -ipstatic_source_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/questa} {riviera=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/riviera} {activehdl=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPU_design/lab/lab3/cache_test/cache_test.runs/blk_mem_gen_0_synth_1

INFO: [Project 1-386] Moving file 'd:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
file delete -force d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/blk_mem_gen_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM_0 -dir d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {BRAM_0} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips BRAM_0]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BRAM_0' to 'BRAM_0' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM_0'...
generate_target all [get_files  d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM_0'...
catch { config_ip_cache -export [get_ips -all BRAM_0] }
export_ip_user_files -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci]
launch_runs BRAM_0_synth_1 -jobs 4
[Thu Nov  2 18:12:09 2023] Launched BRAM_0_synth_1...
Run output will be captured here: D:/CPU_design/lab/lab3/cache_test/cache_test.runs/BRAM_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci] -directory D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files -ipstatic_source_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/questa} {riviera=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/riviera} {activehdl=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_example_project -force -dir D:/CPU_design/lab/lab3 [get_ips  BRAM_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'BRAM_0'...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-1969] Unable to cancel PID 5832 - 'Couldn't access process for termination'
open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1710.539 ; gain = 0.000
INFO: [Common 17-344] 'open_example_project' was cancelled
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci] -no_script -reset -force -quiet
remove_files  -fileset BRAM_0 d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci
INFO: [Project 1-386] Moving file 'd:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0/BRAM_0.xci' from fileset 'BRAM_0' to fileset 'sources_1'.
file delete -force d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM_0
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name BRAM -dir d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {BRAM} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips BRAM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BRAM' to 'BRAM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BRAM'...
generate_target all [get_files  d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'BRAM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BRAM'...
catch { config_ip_cache -export [get_ips -all BRAM] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP BRAM, cache-ID = a7e54cfe21da7708; cache size = 0.145 MB.
export_ip_user_files -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci'
export_simulation -of_objects [get_files d:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/ip/BRAM/BRAM.xci] -directory D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/sim_scripts -ip_user_files_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files -ipstatic_source_dir D:/CPU_design/lab/lab3/cache_test/cache_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/modelsim} {questa=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/questa} {riviera=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/riviera} {activehdl=D:/CPU_design/lab/lab3/cache_test/cache_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/icache_tagv_table.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/icache_tagv_table.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/getPCaddr.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/getPCaddr.v
update_compile_order -fileset sources_1
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/pip_REGs.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/pip_REGs.v
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close [ open D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v w ]
add_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v
file delete -force D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/visit_MEM.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v
file delete -force D:/CPU_design/lab/lab3/cache_test/cache_test.srcs/sources_1/new/LRU_flag.v
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 23:47:17 2023...
