============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 29 2025  05:08:09 pm
  Module:                 biriscv_multiplier
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-14 ps) Late External Delay Assertion at pin writeback_value_o[20]
          Group: clk_i
     Startpoint: (R) Stage2_s_reg[1][27]/CK
          Clock: (R) clk_i
       Endpoint: (F) writeback_value_o[20]
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+     770            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     870          100     
                                              
      Output Delay:-     300                  
       Uncertainty:-      50                  
     Required Time:=     520                  
      Launch Clock:-     100                  
         Data Path:-     434                  
             Slack:=     -14                  

Exceptions/Constraints:
  output_delay             300             biriscv_multiplier.s_line_35_108_1 

#--------------------------------------------------------------------------------------------------------------------
#                Timing Point                 Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  Stage2_s_reg[1][27]/CK                      -       -     R     (arrival)   1796    -     0     0     100    (-,-) 
  Stage2_s_reg[1][27]/Q                       -       CK->Q F     DFFRHQX4       2  6.2    13    48     148    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_cdnfadd_027_0/S -       B->S  R     ADDFHX1        1  4.0    26    58     205    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_cdnfadd_027_1/S -       CI->S F     ADDFHX1        2  5.6    34    59     264    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g4160/Y         -       B->Y  F     OR2X6          2 10.0    17    33     297    (-,-) 
  fopt63800/Y                                 -       A->Y  R     CLKINVX6       2  7.0    10    10     307    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g4011/Y         -       A1->Y F     OAI21X4        1  4.7    24    17     323    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3983/Y         -       B0->Y R     AOI21X4        2  7.5    29    22     345    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3913/Y         -       A1->Y F     OAI21X4        1  6.4    27    22     367    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3881/Y         -       B->Y  R     NOR2X8         4 17.6    30    22     389    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3872/Y         -       A->Y  F     CLKINVX8       9 29.5    28    20     409    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3815/Y         -       A2->Y R     AOI31X4        1  4.0    21    18     427    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3799/Y         -       B0->Y F     OAI2BB1X2      1  3.4    24    21     448    (-,-) 
  WALLACE_CSA_DUMMY_OP_groupi_g3773/Y         -       B->Y  F     XNOR2X2        1  4.7    20    38     486    (-,-) 
  g37268__6417/Y                              -       B1->Y R     AOI22X4        1  9.0    40    24     510    (-,-) 
  fopt37295/Y                                 -       A->Y  F     CLKINVX12      1 47.9    32    24     534    (-,-) 
  writeback_value_o[20]                       <<<     -     F     (port)         -    -     -     0     534    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

