<h1>RISC-V CPU with TL-Verilog</h1>
<p>Welcome to the RISC-V CPU project repository! This project aims to implement a RISC-V CPU using TL-Verilog with a graphical interface.</p>

<h2>Description</h2>

<p>This CPU design follows the RISC-V instruction set architecture and is written in TL-Verilog, a high-level hardware description language. TL-Verilog simplifies the design process by allowing for concise and readable code while maintaining efficient hardware implementation.</p>

<h2>Features</h2>

<ul>
    <li>Fully compliant with the RISC-V instruction set architecture.</li>
    <li>Implements a graphical user interface (GUI) for user interaction and visualization.</li>
    <li>Written in TL-Verilog for concise and efficient hardware description.</li>
</ul>

<h2>RISC-V Instruction Set</h2>

<p>For reference, you can find the RISC-V instruction set <a href="https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md">here</a>.</p>

<h2>Project Structure</h2>

<p>The project directory structure includes the following components:</p>
<ul>
    <li><code>CPU/</code>: TL-Verilog source code for the RISC-V CPU implementation.</li>
    <li><code>img/</code>: Images and visual assets for the GUI.</li>
</ul>

<h2>GUI Preview</h2>

<img src="/img/CPU_GUI.jpg" alt="GUI Preview">


<h2>Contributions</h2>

<p>Contributions are welcome! If you're interested in contributing to the project, feel free to fork the repository and submit pull requests with your enhancements.</p>

<h2>License</h2>

<p>This project is licensed under the MIT License - see the <a href="/LICENSE">LICENSE</a> file for details.</p>
