Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 66c9e55e5d144b9db20d78c92bfb865d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BWT_transform_tb_behav xil_defaultlib.BWT_transform_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'start' [D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_transform.sv:161]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_step.v" Line 3. Module BWT_step(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=3) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=4) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=6) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.srcs/sources_1/new/BWT_last_letter.v" Line 3. Module BWT_last_letter(moved=7) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/AGH_magisterskie/SDUP/Projekt/SDUP_BWT_transformata/BWT/BWT.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BWT_transform_default
Compiling module xil_defaultlib.BWT_step
Compiling module xil_defaultlib.BWT_step(moved=2)
Compiling module xil_defaultlib.BWT_step(moved=3)
Compiling module xil_defaultlib.BWT_step(moved=4)
Compiling module xil_defaultlib.BWT_step(moved=5)
Compiling module xil_defaultlib.BWT_step(moved=6)
Compiling module xil_defaultlib.BWT_step(moved=7)
Compiling module xil_defaultlib.BWT_last_letter
Compiling module xil_defaultlib.BWT_last_letter(moved=1)
Compiling module xil_defaultlib.BWT_last_letter(moved=2)
Compiling module xil_defaultlib.BWT_last_letter(moved=3)
Compiling module xil_defaultlib.BWT_last_letter(moved=4)
Compiling module xil_defaultlib.BWT_last_letter(moved=5)
Compiling module xil_defaultlib.BWT_last_letter(moved=6)
Compiling module xil_defaultlib.BWT_last_letter(moved=7)
Compiling module xil_defaultlib.BWT_transform_with_Pipeline_defa...
Compiling module xil_defaultlib.BWT_transform_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BWT_transform_tb_behav
