\doxysection{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def Struct Reference}
\hypertarget{structDMAMUX__ChannelStatus__TypeDef}{}\label{structDMAMUX__ChannelStatus__TypeDef}\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}


{\ttfamily \#include $<$stm32wl55xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef_a876dd0a8546697065f406b7543e27af2}{CSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}{CFR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00388}{388}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structDMAMUX__ChannelStatus__TypeDef_ac011ddcfe531f8e16787ea851c1f3667}\label{structDMAMUX__ChannelStatus__TypeDef_ac011ddcfe531f8e16787ea851c1f3667} 
\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CFR@{CFR}}
\index{CFR@{CFR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFR}{CFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CFR}

DMA Channel Clear Flag Register Address offset\+: 0x0084 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00391}{391}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.

\Hypertarget{structDMAMUX__ChannelStatus__TypeDef_a876dd0a8546697065f406b7543e27af2}\label{structDMAMUX__ChannelStatus__TypeDef_a876dd0a8546697065f406b7543e27af2} 
\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR}

DMA Channel Status Register Address offset\+: 0x0080 ~\newline
 

Definition at line \mbox{\hyperlink{stm32wl55xx_8h_source_l00390}{390}} of file \mbox{\hyperlink{stm32wl55xx_8h_source}{stm32wl55xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+WLxx/\+Include/\mbox{\hyperlink{stm32wl55xx_8h}{stm32wl55xx.\+h}}\end{DoxyCompactItemize}
