$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module UART_TestBench $end
   $var wire 1 + CLK $end
   $var wire 1 , EN $end
   $var wire 1 - Reset $end
   $var wire 8 . DataIN [7:0] $end
   $var wire 8 # DataOUT [7:0] $end
   $scope module DUT $end
    $var wire 1 + CLK $end
    $var wire 1 , EN $end
    $var wire 1 - Reset $end
    $var wire 8 . DataIN [7:0] $end
    $var wire 8 # DataOUT [7:0] $end
    $var wire 1 $ tx $end
    $scope module RX $end
     $var wire 1 + CLK $end
     $var wire 1 - Reset $end
     $var wire 1 $ rx $end
     $var wire 8 # DataOUT [7:0] $end
     $var wire 2 % state [1:0] $end
     $var wire 8 & databuffer [7:0] $end
     $var wire 3 ' count [2:0] $end
    $upscope $end
    $scope module TX $end
     $var wire 1 , EN $end
     $var wire 1 + CLK $end
     $var wire 1 - Reset $end
     $var wire 8 . DataIN [7:0] $end
     $var wire 1 $ tx $end
     $var wire 8 ( databuffer [7:0] $end
     $var wire 8 ) count [7:0] $end
     $var wire 2 * state [1:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
b00 %
b00000000 &
b000 '
b00000000 (
b00000000 )
b00 *
0+
0,
1-
b11101010 .
#1
1$
b01 %
b111 '
1+
#2
0+
#3
b00 %
b10000000 &
b110 '
1+
#4
0+
#5
0$
b00000000 &
b01 *
1+
1,
0-
#6
0+
#7
1$
b01 %
b111 '
b11010100 (
b00000001 )
b10 *
1+
#8
0+
#9
b10000000 &
b110 '
b10101000 (
b00000010 )
1+
#10
0+
#11
b11000000 &
b101 '
b01010000 (
b00000011 )
1+
#12
0+
#13
0$
b11100000 &
b100 '
b10100000 (
b00000100 )
1+
#14
0+
#15
1$
b011 '
b01000000 (
b00000101 )
1+
#16
0+
#17
0$
b11101000 &
b010 '
b10000000 (
b00000110 )
1+
#18
0+
#19
1$
b001 '
b00000000 (
b00000111 )
1+
#20
0+
#21
0$
b11101010 &
b000 '
b00001000 )
1+
#22
0+
#23
1$
b10 %
b111 '
b00001001 )
b00 *
1+
#24
0+
#25
b11101010 #
0$
b00 %
b01 *
1+
#26
0+
#27
b00000000 #
1$
b01 %
b00000000 &
b11010100 (
b00000001 )
b10 *
1+
#28
0+
#29
b10000000 &
b110 '
b10101000 (
b00000010 )
1+
#30
0+
#31
b11000000 &
b101 '
b01010000 (
b00000011 )
1+
#32
0+
#33
0$
b11100000 &
b100 '
b10100000 (
b00000100 )
1+
#34
0+
#35
1$
b011 '
b01000000 (
b00000101 )
1+
#36
0+
#37
0$
b11101000 &
b010 '
b10000000 (
b00000110 )
1+
#38
0+
#39
1$
b001 '
b00000000 (
b00000111 )
1+
#40
0+
#41
0$
b11101010 &
b000 '
b00001000 )
1+
#42
0+
#43
1$
b10 %
b111 '
b00001001 )
b00 *
1+
#44
0+
#45
b11101010 #
0$
b00 %
b01 *
1+
#46
0+
#47
b00000000 #
1$
b01 %
b00000000 &
b11010100 (
b00000001 )
b10 *
1+
#48
0+
#49
b10000000 &
b110 '
b10101000 (
b00000010 )
1+
#50
0+
#51
b11000000 &
b101 '
b01010000 (
b00000011 )
1+
#52
0+
#53
0$
b11100000 &
b100 '
b10100000 (
b00000100 )
1+
#54
0+
#55
1$
b011 '
b01000000 (
b00000101 )
1+
#56
0+
#57
0$
b11101000 &
b010 '
b10000000 (
b00000110 )
1+
#58
0+
#59
1$
b001 '
b00000000 (
b00000111 )
1+
#60
0+
#61
0$
b11101010 &
b000 '
b00001000 )
1+
#62
0+
#63
1$
b10 %
b111 '
b00001001 )
b00 *
1+
#64
0+
#65
b11101010 #
0$
b00 %
b01 *
1+
#66
0+
#67
b00000000 #
1$
b01 %
b00000000 &
b11010100 (
b00000001 )
b10 *
1+
#68
0+
#69
b10000000 &
b110 '
b10101000 (
b00000010 )
1+
#70
0+
#71
b11000000 &
b101 '
b01010000 (
b00000011 )
1+
#72
0+
#73
0$
b11100000 &
b100 '
b10100000 (
b00000100 )
1+
#74
0+
#75
1$
b011 '
b01000000 (
b00000101 )
1+
#76
0+
#77
0$
b11101000 &
b010 '
b10000000 (
b00000110 )
1+
#78
0+
#79
1$
b001 '
b00000000 (
b00000111 )
1+
#80
0+
#81
0$
b11101010 &
b000 '
b00001000 )
1+
#82
0+
#83
1$
b10 %
b111 '
b00001001 )
b00 *
1+
#84
0+
#85
b11101010 #
0$
b00 %
b01 *
1+
#86
0+
#87
b00000000 #
1$
b01 %
b00000000 &
b11010100 (
b00000001 )
b10 *
1+
#88
0+
#89
b10000000 &
b110 '
b10101000 (
b00000010 )
1+
#90
0+
#91
b11000000 &
b101 '
b01010000 (
b00000011 )
1+
#92
0+
#93
0$
b11100000 &
b100 '
b10100000 (
b00000100 )
1+
#94
0+
#95
1$
b011 '
b01000000 (
b00000101 )
1+
#96
0+
#97
0$
b11101000 &
b010 '
b10000000 (
b00000110 )
1+
#98
0+
#99
1$
b001 '
b00000000 (
b00000111 )
1+
#100
0+
#101
0$
b11101010 &
b000 '
b00001000 )
1+
#102
0+
#103
1$
b10 %
b111 '
b00001001 )
b00 *
1+
#104
0+
#105
b11101010 #
0$
b00 %
b01 *
1+
