#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Feb  6 20:55:53 2024
# Process ID: 40920
# Current directory: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34032 G:\Github\Verilog_Module\IP\Uart_RX_Core_V1_2\tmp_edit_project.xpr
# Log file: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/vivado.log
# Journal file: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2\vivado.jou
# Running On: Administrator, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 24, Host memory: 34088 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.xpr
INFO: [Project 1-313] Project file moved from 'E:/Verilog_Module/IP/Uart_RX_Core_V1_1' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'tmp_edit_project.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Github/verilog_module'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'g:/Github/Verilog_Module/IP'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in locations: 
   g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
   g:/Github/verilog_module/IP/Uart_RX_Core_V1_2
   g:/Github/verilog_module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/Ser2Par.v] -no_script -reset -force -quiet
remove_files  {G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_reg_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/uart_bit_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/src/Ser2Par.v}
add_files -norecurse {G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_bit_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_reg_rx_module.v G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/Ser2Par.v}
update_files -from_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml -to_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml' with file 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml'.
INFO: [filemgmt 20-1080] Importing file from 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml' to 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml'.
ERROR: [filemgmt 20-1081] Replace file failure for imported file. Reimport failed. Error copying file locally: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
ERROR: [Common 17-39] 'update_files' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml] -no_script -reset -force -quiet
remove_files  G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1/component.xml
ipx::open_ipxact_file G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
set_property display_name uart_reg_rx_module_v1_2 [ipx::current_core]
set_property description uart_reg_rx_module_v1_2 [ipx::current_core]
set_property version 1.2 [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property sdx_kernel true [ipx::current_core]
set_property sdx_kernel_type rtl [ipx::current_core]
set_property vitis_drc {ctrl_protocol ap_ctrl_hs} [ipx::current_core]
set_property sdx_kernel false [ipx::current_core]
set_property sdx_kernel_type {} [ipx::current_core]
set_property vitis_drc {} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz true} [ipx::current_core]
set_property ipi_drc {ignore_freq_hz false} [ipx::current_core]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagesynthesis -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/Ser2Par.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_reg_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files src/uart_bit_rx_module.v -of_objects [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include false [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
set_property is_include true [ipx::get_files xgui/uart_reg_rx_module_v1_1.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::remove_file xgui/uart_reg_rx_module_v1_1.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/Github/verilog_module'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
ipx::unload_core g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
set_property  ip_repo_paths  g:/Github/verilog_module [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Github/verilog_module'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'CLK_FRE'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'BPS'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'IDLE_CYCLE'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'REG_WIDTH'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'CLK_FRE'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'BPS'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'IDLE_CYCLE'. Either a method should be added or the model parameter should be removed.
WARNING: [IP_Flow 19-1037] No method available to update the model parameter 'REG_WIDTH'. Either a method should be added or the model parameter should be removed.
add_files -norecurse G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
set_property file_type IP-XACT [get_files  G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml]
ipx::open_ipxact_file {G:\Github\Verilog_Module\IP\Uart_RX_Core_V1_2\component.xml}
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/Ser2Par.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_reg_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_bit_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/Ser2Par.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_bit_rx_module.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/Ser2Par.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_reg_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_bit_rx_module.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/Ser2Par.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_bit_rx_module.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-4308] Project file 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-5897] The set of required XPM macros has changed from 'XPM_FIFO' to ''
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/Ser2Par.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_reg_rx_module.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_bit_rx_module.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/Ser2Par.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_reg_rx_module.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-5109] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/src/uart_bit_rx_module.v' does not exist in the project sources. It has been removed from the packaged IP. If still required, please add this file to the project, merge sources and re-package.
WARNING: [IP_Flow 19-2991] No XGUI Files found 
set_property core_revision 9 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ERROR: [IP_Flow 19-863] XGUI layout file group must have a file.  A layout file at xgui/uart_reg_rx_module_v1_2.tcl must exist and be added to the layout file group.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ERROR: [Ipptcl 7-1485] check_integrity: Integrity check failed.
ERROR: [Common 17-39] 'ipx::check_integrity' failed due to earlier errors.
launch_runs synth_1 -jobs 32
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Feb  6 21:08:37 2024] Launched synth_1...
Run output will be captured here: G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.runs/synth_1/runme.log
ipx::add_file G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.runs/synth_1/uart_reg_rx_module.tcl [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]
set_property type tclSource [ipx::get_files tmp_edit_project.runs/synth_1/uart_reg_rx_module.tcl -of_objects [ipx::get_file_groups xilinx_xpgui -of_objects [ipx::current_core]]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/Github/verilog_module'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
ipgui::add_param -name {CLK_FRE} -component [ipx::current_core] -display_name {Clk Fre} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {BPS} -component [ipx::current_core] -display_name {Bps} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {IDLE_CYCLE} -component [ipx::current_core] -display_name {Idle Cycle} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
ipgui::add_param -name {REG_WIDTH} -component [ipx::current_core] -display_name {Reg Width} -show_label {true} -show_range {true} -widget {}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified .Providing a default widget
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/Github/verilog_module'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
ipgui::remove_page -component [ipx::current_core] [ipgui::get_pagespec -name "Page 0" -component [ipx::current_core]]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path g:/Github/verilog_module
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-725] Reloaded user IP repository 'g:/Github/verilog_module'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
ipx::unload_core g:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/component.xml
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 21:12:51 2024...
