// Seed: 1894070758
module module_0 (
    output wand id_0,
    output wor id_1,
    output tri id_2
    , id_9,
    input tri0 id_3,
    input tri id_4,
    output tri0 id_5,
    input tri1 id_6,
    output supply0 id_7
);
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output uwire id_4,
    output tri0 id_5,
    input wand id_6,
    input wire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    output supply1 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input tri1 id_16
);
  always while (~id_7) $clog2(43);
  ;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_13,
      id_16,
      id_15,
      id_5,
      id_0,
      id_1
  );
endmodule
