// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        in_r_TKEEP,
        in_r_TSTRB,
        in_r_TLAST,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TLAST,
        in_r_TDATA_blk_n,
        out_r_TDATA_blk_n
);

parameter    ap_ST_fsm_pp0_stage0 = 9'd1;
parameter    ap_ST_fsm_pp0_stage1 = 9'd2;
parameter    ap_ST_fsm_pp0_stage2 = 9'd4;
parameter    ap_ST_fsm_pp0_stage3 = 9'd8;
parameter    ap_ST_fsm_pp0_stage4 = 9'd16;
parameter    ap_ST_fsm_pp0_stage5 = 9'd32;
parameter    ap_ST_fsm_pp0_stage6 = 9'd64;
parameter    ap_ST_fsm_pp0_stage7 = 9'd128;
parameter    ap_ST_fsm_pp0_stage8 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
input  [7:0] in_r_TKEEP;
input  [7:0] in_r_TSTRB;
input  [0:0] in_r_TLAST;
output  [127:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [15:0] out_r_TKEEP;
output  [15:0] out_r_TSTRB;
output  [0:0] out_r_TLAST;
output   in_r_TDATA_blk_n;
output   out_r_TDATA_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_r_TREADY;
reg out_r_TVALID;
reg in_r_TDATA_blk_n;
reg out_r_TDATA_blk_n;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state18_pp0_stage8_iter1;
wire    ap_block_state27_pp0_stage8_iter2;
wire    ap_block_pp0_stage8_11001;
reg   [31:0] l1_iteration;
reg   [15:0] l1_write_col_offset;
reg   [7:0] l1_write_row_offset;
reg   [7:0] l1_channel_idx;
reg   [15:0] l1_read_col_offset;
reg   [9:0] l1_stripes_0_0_address0;
reg    l1_stripes_0_0_ce0;
wire   [7:0] l1_stripes_0_0_q0;
reg   [9:0] l1_stripes_0_0_address1;
reg    l1_stripes_0_0_ce1;
reg    l1_stripes_0_0_we1;
reg   [7:0] l1_stripes_0_0_d1;
wire   [7:0] l1_stripes_0_0_q1;
reg   [9:0] l1_stripes_0_1_address0;
reg    l1_stripes_0_1_ce0;
wire   [7:0] l1_stripes_0_1_q0;
reg   [9:0] l1_stripes_0_1_address1;
reg    l1_stripes_0_1_ce1;
reg    l1_stripes_0_1_we1;
reg   [7:0] l1_stripes_0_1_d1;
wire   [7:0] l1_stripes_0_1_q1;
reg   [9:0] l1_stripes_0_2_address0;
reg    l1_stripes_0_2_ce0;
wire   [7:0] l1_stripes_0_2_q0;
reg   [9:0] l1_stripes_0_2_address1;
reg    l1_stripes_0_2_ce1;
reg    l1_stripes_0_2_we1;
reg   [7:0] l1_stripes_0_2_d1;
wire   [7:0] l1_stripes_0_2_q1;
reg   [9:0] l1_stripes_0_3_address0;
reg    l1_stripes_0_3_ce0;
wire   [7:0] l1_stripes_0_3_q0;
reg   [9:0] l1_stripes_0_3_address1;
reg    l1_stripes_0_3_ce1;
reg    l1_stripes_0_3_we1;
reg   [7:0] l1_stripes_0_3_d1;
wire   [7:0] l1_stripes_0_3_q1;
reg   [9:0] l1_stripes_0_4_address0;
reg    l1_stripes_0_4_ce0;
wire   [7:0] l1_stripes_0_4_q0;
reg   [9:0] l1_stripes_0_4_address1;
reg    l1_stripes_0_4_ce1;
reg    l1_stripes_0_4_we1;
reg   [7:0] l1_stripes_0_4_d1;
wire   [7:0] l1_stripes_0_4_q1;
reg   [9:0] l1_stripes_0_5_address0;
reg    l1_stripes_0_5_ce0;
wire   [7:0] l1_stripes_0_5_q0;
reg   [9:0] l1_stripes_0_5_address1;
reg    l1_stripes_0_5_ce1;
reg    l1_stripes_0_5_we1;
reg   [7:0] l1_stripes_0_5_d1;
wire   [7:0] l1_stripes_0_5_q1;
reg   [9:0] l1_stripes_1_0_address0;
reg    l1_stripes_1_0_ce0;
wire   [7:0] l1_stripes_1_0_q0;
reg   [9:0] l1_stripes_1_0_address1;
reg    l1_stripes_1_0_ce1;
reg    l1_stripes_1_0_we1;
reg   [7:0] l1_stripes_1_0_d1;
wire   [7:0] l1_stripes_1_0_q1;
reg   [9:0] l1_stripes_1_1_address0;
reg    l1_stripes_1_1_ce0;
wire   [7:0] l1_stripes_1_1_q0;
reg   [9:0] l1_stripes_1_1_address1;
reg    l1_stripes_1_1_ce1;
reg    l1_stripes_1_1_we1;
reg   [7:0] l1_stripes_1_1_d1;
wire   [7:0] l1_stripes_1_1_q1;
reg   [9:0] l1_stripes_1_2_address0;
reg    l1_stripes_1_2_ce0;
wire   [7:0] l1_stripes_1_2_q0;
reg   [9:0] l1_stripes_1_2_address1;
reg    l1_stripes_1_2_ce1;
reg    l1_stripes_1_2_we1;
reg   [7:0] l1_stripes_1_2_d1;
wire   [7:0] l1_stripes_1_2_q1;
reg   [9:0] l1_stripes_1_3_address0;
reg    l1_stripes_1_3_ce0;
wire   [7:0] l1_stripes_1_3_q0;
reg   [9:0] l1_stripes_1_3_address1;
reg    l1_stripes_1_3_ce1;
reg    l1_stripes_1_3_we1;
reg   [7:0] l1_stripes_1_3_d1;
wire   [7:0] l1_stripes_1_3_q1;
reg   [9:0] l1_stripes_1_4_address0;
reg    l1_stripes_1_4_ce0;
wire   [7:0] l1_stripes_1_4_q0;
reg   [9:0] l1_stripes_1_4_address1;
reg    l1_stripes_1_4_ce1;
reg    l1_stripes_1_4_we1;
reg   [7:0] l1_stripes_1_4_d1;
wire   [7:0] l1_stripes_1_4_q1;
reg   [9:0] l1_stripes_1_5_address0;
reg    l1_stripes_1_5_ce0;
wire   [7:0] l1_stripes_1_5_q0;
reg   [9:0] l1_stripes_1_5_address1;
reg    l1_stripes_1_5_ce1;
reg    l1_stripes_1_5_we1;
reg   [7:0] l1_stripes_1_5_d1;
wire   [7:0] l1_stripes_1_5_q1;
reg   [9:0] l1_stripes_2_0_address0;
reg    l1_stripes_2_0_ce0;
wire   [7:0] l1_stripes_2_0_q0;
reg   [9:0] l1_stripes_2_0_address1;
reg    l1_stripes_2_0_ce1;
reg    l1_stripes_2_0_we1;
reg   [7:0] l1_stripes_2_0_d1;
wire   [7:0] l1_stripes_2_0_q1;
reg   [9:0] l1_stripes_2_1_address0;
reg    l1_stripes_2_1_ce0;
wire   [7:0] l1_stripes_2_1_q0;
reg   [9:0] l1_stripes_2_1_address1;
reg    l1_stripes_2_1_ce1;
reg    l1_stripes_2_1_we1;
reg   [7:0] l1_stripes_2_1_d1;
wire   [7:0] l1_stripes_2_1_q1;
reg   [9:0] l1_stripes_2_2_address0;
reg    l1_stripes_2_2_ce0;
wire   [7:0] l1_stripes_2_2_q0;
reg   [9:0] l1_stripes_2_2_address1;
reg    l1_stripes_2_2_ce1;
reg    l1_stripes_2_2_we1;
reg   [7:0] l1_stripes_2_2_d1;
wire   [7:0] l1_stripes_2_2_q1;
reg   [9:0] l1_stripes_2_3_address0;
reg    l1_stripes_2_3_ce0;
wire   [7:0] l1_stripes_2_3_q0;
reg   [9:0] l1_stripes_2_3_address1;
reg    l1_stripes_2_3_ce1;
reg    l1_stripes_2_3_we1;
reg   [7:0] l1_stripes_2_3_d1;
wire   [7:0] l1_stripes_2_3_q1;
reg   [9:0] l1_stripes_2_4_address0;
reg    l1_stripes_2_4_ce0;
wire   [7:0] l1_stripes_2_4_q0;
reg   [9:0] l1_stripes_2_4_address1;
reg    l1_stripes_2_4_ce1;
reg    l1_stripes_2_4_we1;
reg   [7:0] l1_stripes_2_4_d1;
wire   [7:0] l1_stripes_2_4_q1;
reg   [9:0] l1_stripes_2_5_address0;
reg    l1_stripes_2_5_ce0;
wire   [7:0] l1_stripes_2_5_q0;
reg   [9:0] l1_stripes_2_5_address1;
reg    l1_stripes_2_5_ce1;
reg    l1_stripes_2_5_we1;
reg   [7:0] l1_stripes_2_5_d1;
wire   [7:0] l1_stripes_2_5_q1;
reg   [15:0] l1_maxes_0;
reg   [15:0] l1_maxes_1;
reg   [15:0] l1_maxes_2;
reg   [15:0] l1_maxes_3;
reg   [15:0] l2_write_col_offset;
reg   [31:0] l2_iteration;
reg   [7:0] l2_read_row_offset;
reg   [15:0] l2_read_col_offset;
reg   [8:0] l2_stripes_2_0_address0;
reg    l2_stripes_2_0_ce0;
wire   [7:0] l2_stripes_2_0_q0;
reg   [8:0] l2_stripes_2_0_address1;
reg    l2_stripes_2_0_ce1;
reg    l2_stripes_2_0_we1;
wire   [7:0] l2_stripes_2_0_d1;
wire   [7:0] l2_stripes_2_0_q1;
reg   [8:0] l2_stripes_2_1_address0;
reg    l2_stripes_2_1_ce0;
wire   [7:0] l2_stripes_2_1_q0;
reg   [8:0] l2_stripes_2_1_address1;
reg    l2_stripes_2_1_ce1;
reg    l2_stripes_2_1_we1;
wire   [7:0] l2_stripes_2_1_d1;
wire   [7:0] l2_stripes_2_1_q1;
reg   [8:0] l2_stripes_2_2_address0;
reg    l2_stripes_2_2_ce0;
wire   [7:0] l2_stripes_2_2_q0;
reg   [8:0] l2_stripes_2_2_address1;
reg    l2_stripes_2_2_ce1;
reg    l2_stripes_2_2_we1;
wire   [7:0] l2_stripes_2_2_d1;
wire   [7:0] l2_stripes_2_2_q1;
reg   [8:0] l2_stripes_2_3_address0;
reg    l2_stripes_2_3_ce0;
wire   [7:0] l2_stripes_2_3_q0;
reg   [8:0] l2_stripes_2_3_address1;
reg    l2_stripes_2_3_ce1;
reg    l2_stripes_2_3_we1;
wire   [7:0] l2_stripes_2_3_d1;
wire   [7:0] l2_stripes_2_3_q1;
reg   [8:0] l2_stripes_2_4_address0;
reg    l2_stripes_2_4_ce0;
wire   [7:0] l2_stripes_2_4_q0;
reg   [8:0] l2_stripes_2_4_address1;
reg    l2_stripes_2_4_ce1;
reg    l2_stripes_2_4_we1;
wire   [7:0] l2_stripes_2_4_d1;
wire   [7:0] l2_stripes_2_4_q1;
reg   [8:0] l2_stripes_2_5_address0;
reg    l2_stripes_2_5_ce0;
wire   [7:0] l2_stripes_2_5_q0;
reg   [8:0] l2_stripes_2_5_address1;
reg    l2_stripes_2_5_ce1;
reg    l2_stripes_2_5_we1;
wire   [7:0] l2_stripes_2_5_d1;
wire   [7:0] l2_stripes_2_5_q1;
reg   [8:0] l2_stripes_0_0_address0;
reg    l2_stripes_0_0_ce0;
wire   [7:0] l2_stripes_0_0_q0;
reg   [8:0] l2_stripes_0_0_address1;
reg    l2_stripes_0_0_ce1;
reg    l2_stripes_0_0_we1;
wire   [7:0] l2_stripes_0_0_d1;
wire   [7:0] l2_stripes_0_0_q1;
reg   [8:0] l2_stripes_0_1_address0;
reg    l2_stripes_0_1_ce0;
wire   [7:0] l2_stripes_0_1_q0;
reg   [8:0] l2_stripes_0_1_address1;
reg    l2_stripes_0_1_ce1;
reg    l2_stripes_0_1_we1;
wire   [7:0] l2_stripes_0_1_d1;
wire   [7:0] l2_stripes_0_1_q1;
reg   [8:0] l2_stripes_0_2_address0;
reg    l2_stripes_0_2_ce0;
wire   [7:0] l2_stripes_0_2_q0;
reg   [8:0] l2_stripes_0_2_address1;
reg    l2_stripes_0_2_ce1;
reg    l2_stripes_0_2_we1;
wire   [7:0] l2_stripes_0_2_d1;
wire   [7:0] l2_stripes_0_2_q1;
reg   [8:0] l2_stripes_0_3_address0;
reg    l2_stripes_0_3_ce0;
wire   [7:0] l2_stripes_0_3_q0;
reg   [8:0] l2_stripes_0_3_address1;
reg    l2_stripes_0_3_ce1;
reg    l2_stripes_0_3_we1;
wire   [7:0] l2_stripes_0_3_d1;
wire   [7:0] l2_stripes_0_3_q1;
reg   [8:0] l2_stripes_0_4_address0;
reg    l2_stripes_0_4_ce0;
wire   [7:0] l2_stripes_0_4_q0;
reg   [8:0] l2_stripes_0_4_address1;
reg    l2_stripes_0_4_ce1;
reg    l2_stripes_0_4_we1;
wire   [7:0] l2_stripes_0_4_d1;
wire   [7:0] l2_stripes_0_4_q1;
reg   [8:0] l2_stripes_0_5_address0;
reg    l2_stripes_0_5_ce0;
wire   [7:0] l2_stripes_0_5_q0;
reg   [8:0] l2_stripes_0_5_address1;
reg    l2_stripes_0_5_ce1;
reg    l2_stripes_0_5_we1;
wire   [7:0] l2_stripes_0_5_d1;
wire   [7:0] l2_stripes_0_5_q1;
reg   [8:0] l2_stripes_3_0_address0;
reg    l2_stripes_3_0_ce0;
wire   [7:0] l2_stripes_3_0_q0;
reg   [8:0] l2_stripes_3_0_address1;
reg    l2_stripes_3_0_ce1;
reg    l2_stripes_3_0_we1;
wire   [7:0] l2_stripes_3_0_d1;
wire   [7:0] l2_stripes_3_0_q1;
reg   [8:0] l2_stripes_3_1_address0;
reg    l2_stripes_3_1_ce0;
wire   [7:0] l2_stripes_3_1_q0;
reg   [8:0] l2_stripes_3_1_address1;
reg    l2_stripes_3_1_ce1;
reg    l2_stripes_3_1_we1;
wire   [7:0] l2_stripes_3_1_d1;
wire   [7:0] l2_stripes_3_1_q1;
reg   [8:0] l2_stripes_3_2_address0;
reg    l2_stripes_3_2_ce0;
wire   [7:0] l2_stripes_3_2_q0;
reg   [8:0] l2_stripes_3_2_address1;
reg    l2_stripes_3_2_ce1;
reg    l2_stripes_3_2_we1;
wire   [7:0] l2_stripes_3_2_d1;
wire   [7:0] l2_stripes_3_2_q1;
reg   [8:0] l2_stripes_3_3_address0;
reg    l2_stripes_3_3_ce0;
wire   [7:0] l2_stripes_3_3_q0;
reg   [8:0] l2_stripes_3_3_address1;
reg    l2_stripes_3_3_ce1;
reg    l2_stripes_3_3_we1;
wire   [7:0] l2_stripes_3_3_d1;
wire   [7:0] l2_stripes_3_3_q1;
reg   [8:0] l2_stripes_3_4_address0;
reg    l2_stripes_3_4_ce0;
wire   [7:0] l2_stripes_3_4_q0;
reg   [8:0] l2_stripes_3_4_address1;
reg    l2_stripes_3_4_ce1;
reg    l2_stripes_3_4_we1;
wire   [7:0] l2_stripes_3_4_d1;
wire   [7:0] l2_stripes_3_4_q1;
reg   [8:0] l2_stripes_3_5_address0;
reg    l2_stripes_3_5_ce0;
wire   [7:0] l2_stripes_3_5_q0;
reg   [8:0] l2_stripes_3_5_address1;
reg    l2_stripes_3_5_ce1;
reg    l2_stripes_3_5_we1;
wire   [7:0] l2_stripes_3_5_d1;
wire   [7:0] l2_stripes_3_5_q1;
reg   [8:0] l2_stripes_1_0_address0;
reg    l2_stripes_1_0_ce0;
wire   [7:0] l2_stripes_1_0_q0;
reg   [8:0] l2_stripes_1_0_address1;
reg    l2_stripes_1_0_ce1;
reg    l2_stripes_1_0_we1;
wire   [7:0] l2_stripes_1_0_d1;
wire   [7:0] l2_stripes_1_0_q1;
reg   [8:0] l2_stripes_1_1_address0;
reg    l2_stripes_1_1_ce0;
wire   [7:0] l2_stripes_1_1_q0;
reg   [8:0] l2_stripes_1_1_address1;
reg    l2_stripes_1_1_ce1;
reg    l2_stripes_1_1_we1;
wire   [7:0] l2_stripes_1_1_d1;
wire   [7:0] l2_stripes_1_1_q1;
reg   [8:0] l2_stripes_1_2_address0;
reg    l2_stripes_1_2_ce0;
wire   [7:0] l2_stripes_1_2_q0;
reg   [8:0] l2_stripes_1_2_address1;
reg    l2_stripes_1_2_ce1;
reg    l2_stripes_1_2_we1;
wire   [7:0] l2_stripes_1_2_d1;
wire   [7:0] l2_stripes_1_2_q1;
reg   [8:0] l2_stripes_1_3_address0;
reg    l2_stripes_1_3_ce0;
wire   [7:0] l2_stripes_1_3_q0;
reg   [8:0] l2_stripes_1_3_address1;
reg    l2_stripes_1_3_ce1;
reg    l2_stripes_1_3_we1;
wire   [7:0] l2_stripes_1_3_d1;
wire   [7:0] l2_stripes_1_3_q1;
reg   [8:0] l2_stripes_1_4_address0;
reg    l2_stripes_1_4_ce0;
wire   [7:0] l2_stripes_1_4_q0;
reg   [8:0] l2_stripes_1_4_address1;
reg    l2_stripes_1_4_ce1;
reg    l2_stripes_1_4_we1;
wire   [7:0] l2_stripes_1_4_d1;
wire   [7:0] l2_stripes_1_4_q1;
reg   [8:0] l2_stripes_1_5_address0;
reg    l2_stripes_1_5_ce0;
wire   [7:0] l2_stripes_1_5_q0;
reg   [8:0] l2_stripes_1_5_address1;
reg    l2_stripes_1_5_ce1;
reg    l2_stripes_1_5_we1;
wire   [7:0] l2_stripes_1_5_d1;
wire   [7:0] l2_stripes_1_5_q1;
reg   [15:0] l2_kernel_sums_0;
reg   [15:0] l2_kernel_sums_1;
reg   [15:0] l2_kernel_sums_2;
reg   [15:0] l2_kernel_sums_3;
reg   [15:0] l2_kernel_sums_4;
reg   [15:0] l2_kernel_sums_5;
reg   [15:0] l2_kernel_sums_6;
reg   [15:0] l2_kernel_sums_7;
reg   [15:0] l2_maxes_0;
reg   [15:0] l2_maxes_1;
reg   [15:0] l2_maxes_2;
reg   [15:0] l2_maxes_3;
reg   [15:0] l2_maxes_4;
reg   [15:0] l2_maxes_5;
reg   [15:0] l2_maxes_6;
reg   [15:0] l2_maxes_7;
reg   [7:0] l1_read_row_offset;
reg   [7:0] l2_write_row_offset;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln30_reg_13677;
reg   [0:0] and_ln160_reg_15626;
reg   [0:0] and_ln160_reg_15626_pp0_iter2_reg;
reg   [0:0] icmp_ln204_reg_15644;
reg   [0:0] icmp_ln204_reg_15644_pp0_iter2_reg;
wire   [0:0] icmp_ln30_fu_3582_p2;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state19_pp0_stage0_iter2;
wire    ap_block_state28_pp0_stage0_iter3;
reg    ap_predicate_op3218_write_state28;
reg    ap_block_state28_io;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln54_fu_3588_p2;
reg   [0:0] icmp_ln54_reg_13681;
wire   [0:0] icmp_ln48_fu_3594_p2;
reg   [0:0] icmp_ln48_reg_13685;
wire   [0:0] icmp_ln64_fu_3610_p2;
reg   [0:0] icmp_ln64_reg_13689;
reg   [0:0] icmp_ln64_reg_13689_pp0_iter1_reg;
wire   [0:0] trunc_ln68_fu_3616_p1;
reg   [0:0] trunc_ln68_reg_13693;
reg   [0:0] tmp_179_reg_13698;
reg   [0:0] tmp_179_reg_13698_pp0_iter1_reg;
wire   [0:0] icmp_ln127_fu_3628_p2;
reg   [0:0] icmp_ln127_reg_13706;
reg   [0:0] icmp_ln127_reg_13706_pp0_iter1_reg;
wire   [0:0] icmp_ln234_fu_3640_p2;
reg   [0:0] icmp_ln234_reg_13710;
reg   [0:0] icmp_ln234_reg_13710_pp0_iter1_reg;
reg   [0:0] icmp_ln234_reg_13710_pp0_iter2_reg;
reg   [15:0] l1_write_col_offset_s_reg_13718;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state11_pp0_stage1_iter1;
wire    ap_block_state20_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire   [1:0] trunc_ln37_fu_3741_p1;
wire   [2:0] trunc_ln37_1_fu_3745_p1;
reg   [2:0] trunc_ln37_1_reg_13728;
wire   [0:0] icmp_ln39_fu_3755_p2;
reg   [0:0] icmp_ln39_reg_13732;
reg   [7:0] p_Result_1_reg_13738;
wire   [1:0] trunc_ln37_2_fu_3779_p1;
reg   [1:0] trunc_ln37_2_reg_13760;
wire   [7:0] add_ln38_1_fu_3783_p2;
reg   [7:0] add_ln38_1_reg_13764;
reg   [7:0] p_Result_s_reg_13770;
reg   [7:0] p_Result_3_reg_13792;
reg   [7:0] p_Result_4_reg_13814;
reg   [7:0] p_Result_5_reg_13836;
reg   [7:0] p_Result_6_reg_13858;
reg   [7:0] p_Result_7_reg_13880;
wire   [15:0] select_ln39_fu_3860_p3;
reg   [15:0] select_ln39_reg_13902;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state12_pp0_stage2_iter1;
wire    ap_block_state21_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
wire   [0:0] icmp_ln39_1_fu_3888_p2;
reg   [0:0] icmp_ln39_1_reg_13908;
wire   [1:0] trunc_ln37_3_fu_3900_p1;
reg   [1:0] trunc_ln37_3_reg_13914;
wire   [7:0] add_ln38_2_fu_3904_p2;
reg   [7:0] add_ln38_2_reg_13918;
wire   [0:0] icmp_ln39_2_fu_3910_p2;
reg   [0:0] icmp_ln39_2_reg_13923;
wire   [15:0] select_ln39_4_fu_3955_p3;
reg   [15:0] select_ln39_4_reg_13930;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state13_pp0_stage3_iter1;
wire    ap_block_state22_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
wire   [1:0] trunc_ln37_4_fu_3968_p1;
reg   [1:0] trunc_ln37_4_reg_13937;
wire   [0:0] icmp_ln39_3_fu_3978_p2;
reg   [0:0] icmp_ln39_3_reg_13941;
wire   [7:0] select_ln39_7_fu_3984_p3;
reg   [7:0] select_ln39_7_reg_13946;
wire   [1:0] trunc_ln37_5_fu_3992_p1;
reg   [1:0] trunc_ln37_5_reg_13951;
wire   [0:0] or_ln39_2_fu_4005_p2;
reg   [0:0] or_ln39_2_reg_13955;
wire   [15:0] select_ln39_6_fu_4037_p3;
reg   [15:0] select_ln39_6_reg_13960;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state14_pp0_stage4_iter1;
wire    ap_block_state23_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_11001;
wire   [0:0] icmp_ln39_4_fu_4048_p2;
reg   [0:0] icmp_ln39_4_reg_13967;
wire   [1:0] trunc_ln37_6_fu_4062_p1;
reg   [1:0] trunc_ln37_6_reg_13973;
wire   [7:0] add_ln38_5_fu_4066_p2;
reg   [7:0] add_ln38_5_reg_13977;
wire   [0:0] icmp_ln39_5_fu_4093_p2;
reg   [0:0] icmp_ln39_5_reg_13983;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state15_pp0_stage5_iter1;
wire    ap_block_state24_pp0_stage5_iter2;
wire    ap_block_pp0_stage5_11001;
wire   [1:0] trunc_ln37_7_fu_4105_p1;
reg   [1:0] trunc_ln37_7_reg_13989;
wire   [7:0] add_ln38_6_fu_4109_p2;
reg   [7:0] add_ln38_6_reg_13993;
wire   [0:0] icmp_ln39_6_fu_4115_p2;
reg   [0:0] icmp_ln39_6_reg_13998;
wire   [15:0] select_ln39_10_fu_4160_p3;
reg   [15:0] select_ln39_10_reg_14005;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state16_pp0_stage6_iter1;
wire    ap_block_state25_pp0_stage6_iter2;
wire    ap_block_pp0_stage6_11001;
wire   [1:0] trunc_ln37_8_fu_4173_p1;
reg   [1:0] trunc_ln37_8_reg_14012;
wire   [0:0] icmp_ln39_7_fu_4183_p2;
reg   [0:0] icmp_ln39_7_reg_14016;
wire   [0:0] or_ln39_6_fu_4204_p2;
reg   [0:0] or_ln39_6_reg_14021;
wire   [15:0] select_ln39_12_fu_4249_p3;
reg   [15:0] select_ln39_12_reg_14026;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state17_pp0_stage7_iter1;
wire    ap_block_state26_pp0_stage7_iter2;
wire    ap_block_pp0_stage7_11001;
wire   [15:0] select_ln39_14_fu_4281_p3;
wire   [15:0] add_ln82_fu_4294_p2;
reg   [15:0] add_ln82_reg_14038;
wire   [0:0] icmp_ln147_fu_4306_p2;
reg   [0:0] icmp_ln147_reg_14045;
wire   [63:0] zext_ln91_4_fu_4358_p1;
reg   [63:0] zext_ln91_4_reg_14140;
wire   [63:0] zext_ln91_8_fu_4379_p1;
reg   [63:0] zext_ln91_8_reg_14210;
reg   [7:0] l1_read_row_offset_l_reg_14256;
wire   [2:0] select_ln76_fu_4427_p3;
reg   [2:0] select_ln76_reg_14261;
reg   [7:0] l1_stripes_0_0_load_reg_14274;
reg   [7:0] l1_stripes_0_1_load_reg_14281;
reg   [7:0] l1_stripes_0_2_load_reg_14288;
reg   [7:0] l1_stripes_0_3_load_reg_14295;
reg   [7:0] l1_stripes_0_4_load_reg_14302;
reg   [7:0] l1_stripes_0_5_load_reg_14309;
reg   [7:0] l1_stripes_1_0_load_reg_14316;
reg   [7:0] l1_stripes_1_1_load_reg_14323;
reg   [7:0] l1_stripes_1_2_load_reg_14330;
reg   [7:0] l1_stripes_1_3_load_reg_14337;
reg   [7:0] l1_stripes_1_4_load_reg_14344;
reg   [7:0] l1_stripes_1_5_load_reg_14351;
reg   [7:0] l1_stripes_2_0_load_reg_14358;
reg   [7:0] l1_stripes_2_1_load_reg_14365;
reg   [7:0] l1_stripes_2_2_load_reg_14372;
reg   [7:0] l1_stripes_2_3_load_reg_14379;
reg   [7:0] l1_stripes_2_4_load_reg_14386;
reg   [7:0] l1_stripes_2_5_load_reg_14393;
reg   [7:0] l1_stripes_0_0_load_1_reg_14400;
reg   [7:0] l1_stripes_0_1_load_1_reg_14407;
reg   [7:0] l1_stripes_0_2_load_1_reg_14414;
reg   [7:0] l1_stripes_0_3_load_1_reg_14421;
reg   [7:0] l1_stripes_0_4_load_1_reg_14428;
reg   [7:0] l1_stripes_0_5_load_1_reg_14435;
reg   [7:0] l1_stripes_1_0_load_1_reg_14442;
reg   [7:0] l1_stripes_1_1_load_1_reg_14449;
reg   [7:0] l1_stripes_1_2_load_1_reg_14456;
reg   [7:0] l1_stripes_1_3_load_1_reg_14463;
reg   [7:0] l1_stripes_1_4_load_1_reg_14470;
reg   [7:0] l1_stripes_1_5_load_1_reg_14477;
reg   [7:0] l1_stripes_2_0_load_2_reg_14574;
reg   [7:0] l1_stripes_2_1_load_2_reg_14581;
reg   [7:0] l1_stripes_2_2_load_2_reg_14588;
reg   [7:0] l1_stripes_2_3_load_2_reg_14595;
reg   [7:0] l1_stripes_2_4_load_2_reg_14602;
reg   [7:0] l1_stripes_2_5_load_2_reg_14609;
wire   [2:0] select_ln76_1_fu_4472_p3;
reg   [2:0] select_ln76_1_reg_14616;
wire   [2:0] select_ln76_2_fu_4519_p3;
reg   [2:0] select_ln76_2_reg_14629;
wire   [12:0] sub_ln91_1_fu_4592_p2;
reg   [12:0] sub_ln91_1_reg_14642;
wire   [11:0] sub_ln91_2_fu_4598_p2;
reg   [11:0] sub_ln91_2_reg_14647;
wire  signed [14:0] sext_ln91_4_fu_4659_p1;
reg  signed [14:0] sext_ln91_4_reg_14652;
wire   [13:0] zext_ln91_14_fu_4716_p1;
reg   [13:0] zext_ln91_14_reg_14657;
wire   [12:0] sub_ln91_51_fu_4736_p2;
reg   [12:0] sub_ln91_51_reg_14662;
wire   [11:0] sub_ln91_6_fu_4754_p2;
reg   [11:0] sub_ln91_6_reg_14667;
(* use_dsp48 = "no" *) wire   [12:0] sub_ln91_7_fu_4772_p2;
reg   [12:0] sub_ln91_7_reg_14672;
wire   [13:0] add_ln92_fu_4831_p2;
reg   [13:0] add_ln92_reg_14677;
wire   [10:0] sub_ln91_9_fu_4853_p2;
reg  signed [10:0] sub_ln91_9_reg_14682;
wire   [11:0] sub_ln91_10_fu_4871_p2;
reg   [11:0] sub_ln91_10_reg_14687;
wire   [11:0] zext_ln91_28_fu_4910_p1;
reg   [11:0] zext_ln91_28_reg_14692;
wire  signed [13:0] sext_ln91_12_fu_4930_p1;
reg  signed [13:0] sext_ln91_12_reg_14697;
wire   [11:0] sub_ln92_fu_4972_p2;
reg   [11:0] sub_ln92_reg_14702;
reg   [7:0] l1_stripes_2_0_load_1_reg_14707;
reg   [7:0] l1_stripes_2_1_load_1_reg_14713;
reg   [7:0] l1_stripes_2_2_load_1_reg_14719;
reg   [7:0] l1_stripes_2_3_load_1_reg_14725;
reg   [7:0] l1_stripes_2_4_load_1_reg_14731;
reg   [7:0] l1_stripes_2_5_load_1_reg_14737;
wire   [7:0] tmp_25_fu_4978_p8;
reg   [7:0] tmp_25_reg_14743;
reg   [7:0] l1_stripes_0_0_load_2_reg_14753;
reg   [7:0] l1_stripes_0_1_load_2_reg_14758;
reg   [7:0] l1_stripes_0_2_load_2_reg_14763;
reg   [7:0] l1_stripes_0_3_load_2_reg_14768;
reg   [7:0] l1_stripes_0_4_load_2_reg_14773;
reg   [7:0] l1_stripes_0_5_load_2_reg_14778;
wire   [7:0] tmp_30_fu_4995_p8;
reg   [7:0] tmp_30_reg_14783;
reg   [7:0] l1_stripes_1_0_load_2_reg_14790;
reg   [7:0] l1_stripes_1_1_load_2_reg_14795;
reg   [7:0] l1_stripes_1_2_load_2_reg_14800;
reg   [7:0] l1_stripes_1_3_load_2_reg_14805;
reg   [7:0] l1_stripes_1_4_load_2_reg_14810;
reg   [7:0] l1_stripes_1_5_load_2_reg_14815;
wire   [7:0] tmp_35_fu_5012_p8;
reg   [7:0] tmp_35_reg_14820;
wire   [7:0] tmp_40_fu_5029_p8;
reg   [7:0] tmp_40_reg_14829;
wire   [12:0] zext_ln91_47_fu_5040_p1;
reg   [12:0] zext_ln91_47_reg_14834;
wire   [13:0] zext_ln91_48_fu_5052_p1;
reg   [13:0] zext_ln91_48_reg_14839;
wire  signed [13:0] sext_ln91_20_fu_5076_p1;
reg  signed [13:0] sext_ln91_20_reg_14844;
wire   [7:0] tmp_45_fu_5080_p8;
reg   [7:0] tmp_45_reg_14849;
wire   [13:0] add_ln92_8_fu_5091_p2;
reg   [13:0] add_ln92_8_reg_14857;
wire   [7:0] tmp_55_fu_5097_p8;
reg   [7:0] tmp_55_reg_14862;
wire   [7:0] tmp_60_fu_5108_p8;
reg   [7:0] tmp_60_reg_14870;
wire   [7:0] tmp_75_fu_5119_p8;
reg   [7:0] tmp_75_reg_14879;
wire   [13:0] add_ln92_17_fu_5136_p2;
reg   [13:0] add_ln92_17_reg_14887;
wire   [7:0] tmp_80_fu_5142_p8;
reg   [7:0] tmp_80_reg_14892;
wire   [12:0] zext_ln91_38_fu_5247_p1;
reg   [12:0] zext_ln91_38_reg_14901;
wire  signed [12:0] grp_fu_13496_p3;
reg  signed [12:0] add_ln92_3_reg_14906;
wire   [12:0] add_ln92_7_fu_5336_p2;
reg   [12:0] add_ln92_7_reg_14911;
wire   [13:0] sub_ln92_5_fu_5358_p2;
reg   [13:0] sub_ln92_5_reg_14916;
wire   [9:0] shl_ln91_28_fu_5381_p3;
reg   [9:0] shl_ln91_28_reg_14921;
wire   [7:0] tmp_50_fu_5402_p8;
reg   [7:0] tmp_50_reg_14926;
(* use_dsp48 = "no" *) wire   [14:0] sub_ln92_7_fu_5417_p2;
reg   [14:0] sub_ln92_7_reg_14935;
wire   [12:0] sub_ln91_23_fu_5450_p2;
reg   [12:0] sub_ln91_23_reg_14940;
wire   [9:0] shl_ln91_34_fu_5456_p3;
reg   [9:0] shl_ln91_34_reg_14945;
wire   [13:0] add_ln92_12_fu_5477_p2;
reg   [13:0] add_ln92_12_reg_14950;
wire   [8:0] shl_ln91_36_fu_5486_p3;
reg   [8:0] shl_ln91_36_reg_14955;
wire   [12:0] sub_ln91_54_fu_5508_p2;
reg   [12:0] sub_ln91_54_reg_14960;
wire   [7:0] tmp_65_fu_5524_p8;
reg   [7:0] tmp_65_reg_14965;
wire   [7:0] tmp_70_fu_5581_p8;
reg   [7:0] tmp_70_reg_14971;
wire   [8:0] shl_ln91_41_fu_5604_p3;
reg   [8:0] shl_ln91_41_reg_14977;
wire   [11:0] sub_ln91_28_fu_5616_p2;
reg   [11:0] sub_ln91_28_reg_14982;
wire   [13:0] add_ln92_13_fu_5625_p2;
reg   [13:0] add_ln92_13_reg_14987;
wire   [13:0] grp_fu_13504_p3;
reg   [13:0] add_ln92_19_reg_14992;
wire   [11:0] zext_ln91_92_fu_5668_p1;
reg   [11:0] zext_ln91_92_reg_14997;
wire  signed [13:0] grp_fu_13512_p3;
reg  signed [13:0] add_ln92_22_reg_15002;
wire   [12:0] add_ln92_24_fu_5688_p2;
reg   [12:0] add_ln92_24_reg_15007;
wire   [7:0] tmp_85_fu_5694_p8;
reg   [7:0] tmp_85_reg_15012;
wire   [12:0] zext_ln91_96_fu_5705_p1;
reg   [12:0] zext_ln91_96_reg_15018;
wire   [10:0] shl_ln91_49_fu_5709_p3;
reg   [10:0] shl_ln91_49_reg_15023;
wire   [12:0] sub_ln91_38_fu_5731_p2;
reg   [12:0] sub_ln91_38_reg_15028;
wire   [13:0] add_ln92_26_fu_5737_p2;
reg   [13:0] add_ln92_26_reg_15033;
wire   [7:0] tmp_100_fu_5742_p8;
reg   [7:0] tmp_100_reg_15038;
wire   [7:0] tmp_105_fu_5753_p8;
reg   [7:0] tmp_105_reg_15046;
wire   [13:0] add_ln92_34_fu_5784_p2;
reg   [13:0] add_ln92_34_reg_15053;
wire   [7:0] tmp_115_fu_5790_p8;
reg   [7:0] tmp_115_reg_15058;
wire   [11:0] sub_ln91_44_fu_5813_p2;
reg   [11:0] sub_ln91_44_reg_15066;
wire  signed [13:0] sext_ln91_6_fu_5822_p1;
reg  signed [13:0] sext_ln91_6_reg_15071;
wire   [13:0] sub_ln92_6_fu_5885_p2;
reg   [13:0] sub_ln92_6_reg_15076;
wire   [14:0] add_ln92_11_fu_5939_p2;
reg   [14:0] add_ln92_11_reg_15081;
wire   [11:0] sub_ln91_25_fu_6013_p2;
reg   [11:0] sub_ln91_25_reg_15086;
wire   [12:0] sub_ln91_29_fu_6057_p2;
reg   [12:0] sub_ln91_29_reg_15091;
wire   [14:0] add_ln92_16_fu_6107_p2;
reg   [14:0] add_ln92_16_reg_15096;
wire  signed [11:0] sub_ln91_31_fu_6124_p2;
reg  signed [11:0] sub_ln91_31_reg_15101;
wire   [14:0] add_ln92_20_fu_6136_p2;
reg   [14:0] add_ln92_20_reg_15107;
wire  signed [12:0] sext_ln91_36_fu_6161_p1;
reg  signed [12:0] sext_ln91_36_reg_15112;
wire   [11:0] sub_ln91_34_fu_6186_p2;
reg   [11:0] sub_ln91_34_reg_15117;
(* use_dsp48 = "no" *) wire   [13:0] add_ln92_23_fu_6202_p2;
reg   [13:0] add_ln92_23_reg_15122;
wire   [13:0] add_ln92_25_fu_6210_p2;
reg   [13:0] add_ln92_25_reg_15127;
wire   [14:0] add_ln92_29_fu_6241_p2;
reg   [14:0] add_ln92_29_reg_15132;
wire   [14:0] add_ln92_30_fu_6247_p2;
reg   [14:0] add_ln92_30_reg_15137;
wire   [7:0] tmp_90_fu_6253_p8;
reg   [7:0] tmp_90_reg_15142;
wire   [12:0] sub_ln91_40_fu_6290_p2;
reg   [12:0] sub_ln91_40_reg_15147;
wire   [7:0] tmp_95_fu_6318_p8;
reg   [7:0] tmp_95_reg_15152;
wire   [12:0] zext_ln91_113_fu_6347_p1;
reg   [12:0] zext_ln91_113_reg_15160;
wire   [11:0] shl_ln91_57_fu_6351_p3;
reg   [11:0] shl_ln91_57_reg_15165;
wire   [13:0] add_ln92_37_fu_6377_p2;
reg   [13:0] add_ln92_37_reg_15170;
wire   [7:0] tmp_110_fu_6383_p8;
reg   [7:0] tmp_110_reg_15175;
wire   [8:0] shl_ln91_59_fu_6406_p3;
reg   [8:0] shl_ln91_59_reg_15180;
wire  signed [11:0] sub_ln91_42_fu_6418_p2;
reg  signed [11:0] sub_ln91_42_reg_15185;
wire  signed [12:0] sext_ln91_49_fu_6424_p1;
reg  signed [12:0] sext_ln91_49_reg_15191;
wire   [13:0] add_ln92_41_fu_6444_p2;
reg   [13:0] add_ln92_41_reg_15196;
wire  signed [13:0] grp_fu_13520_p3;
reg  signed [13:0] add_ln92_44_reg_15201;
wire   [7:0] tmp_120_fu_6460_p8;
reg   [7:0] tmp_120_reg_15206;
wire   [10:0] sub_ln91_59_fu_6491_p2;
reg   [10:0] sub_ln91_59_reg_15213;
wire   [11:0] sub_ln91_60_fu_6509_p2;
reg   [11:0] sub_ln91_60_reg_15218;
wire   [7:0] tmp_125_fu_6515_p8;
reg   [7:0] tmp_125_reg_15223;
wire   [7:0] tmp_130_fu_6526_p8;
reg   [7:0] tmp_130_reg_15231;
wire   [14:0] zext_ln91_75_fu_6560_p1;
reg   [14:0] zext_ln91_75_reg_15240;
wire   [14:0] sub_ln92_13_fu_6651_p2;
reg   [14:0] sub_ln92_13_reg_15245;
wire   [12:0] zext_ln91_107_fu_6657_p1;
reg   [12:0] zext_ln91_107_reg_15250;
wire   [11:0] shl_ln91_53_fu_6660_p3;
reg   [11:0] shl_ln91_53_reg_15255;
wire   [14:0] sub_ln92_15_fu_6688_p2;
reg   [14:0] sub_ln92_15_reg_15260;
wire   [15:0] add_ln92_39_fu_6726_p2;
reg   [15:0] add_ln92_39_reg_15265;
wire   [14:0] add_ln92_45_fu_6796_p2;
reg   [14:0] add_ln92_45_reg_15270;
wire   [14:0] zext_ln91_132_fu_6828_p1;
reg   [14:0] zext_ln91_132_reg_15275;
wire   [14:0] sub_ln92_19_fu_6862_p2;
reg   [14:0] sub_ln92_19_reg_15280;
wire   [9:0] shl_ln91_67_fu_6874_p3;
reg   [9:0] shl_ln91_67_reg_15285;
wire   [15:0] add_ln117_5_fu_6939_p2;
reg   [15:0] add_ln117_5_reg_15290;
wire   [14:0] grp_fu_13527_p3;
reg   [14:0] add_ln117_7_reg_15295;
wire   [12:0] add_ln117_10_fu_6955_p2;
reg   [12:0] add_ln117_10_reg_15300;
wire  signed [14:0] grp_fu_13542_p3;
reg  signed [14:0] add_ln117_12_reg_15305;
wire   [13:0] add_ln117_14_fu_6966_p2;
reg   [13:0] add_ln117_14_reg_15310;
wire   [10:0] add_ln117_16_fu_6972_p2;
reg   [10:0] add_ln117_16_reg_15315;
wire   [13:0] add_ln117_20_fu_6987_p2;
reg   [13:0] add_ln117_20_reg_15320;
wire   [13:0] add_ln117_23_fu_7007_p2;
reg   [13:0] add_ln117_23_reg_15325;
wire   [12:0] add_ln117_25_fu_7013_p2;
reg   [12:0] add_ln117_25_reg_15330;
wire   [11:0] grp_fu_13534_p3;
reg   [11:0] add_ln117_26_reg_15335;
wire   [13:0] add_ln117_29_fu_7019_p2;
reg   [13:0] add_ln117_29_reg_15340;
wire   [14:0] add_ln117_34_fu_7034_p2;
reg   [14:0] add_ln117_34_reg_15345;
wire   [15:0] add_ln117_fu_7107_p2;
reg   [15:0] add_ln117_reg_15350;
wire   [14:0] add_ln117_15_fu_7116_p2;
reg   [14:0] add_ln117_15_reg_15356;
wire   [14:0] add_ln117_17_fu_7125_p2;
reg   [14:0] add_ln117_17_reg_15361;
wire   [14:0] add_ln117_24_fu_7137_p2;
reg   [14:0] add_ln117_24_reg_15366;
wire   [13:0] add_ln117_28_fu_7159_p2;
reg   [13:0] add_ln117_28_reg_15371;
wire   [15:0] grp_fu_13558_p3;
reg   [15:0] add_ln117_31_reg_15376;
wire   [14:0] add_ln117_35_fu_7171_p2;
reg   [14:0] add_ln117_35_reg_15381;
reg   [7:0] l2_write_row_offset_2_reg_15386;
wire   [15:0] add_ln117_1_fu_7198_p2;
reg   [15:0] add_ln117_1_reg_15394;
wire   [15:0] add_ln117_2_fu_7215_p2;
reg   [15:0] add_ln117_2_reg_15400;
wire   [15:0] add_ln117_3_fu_7233_p2;
reg   [15:0] add_ln117_3_reg_15406;
wire   [15:0] select_ln124_fu_7248_p3;
reg   [15:0] select_ln124_reg_15412;
wire   [63:0] zext_ln131_fu_7275_p1;
reg   [63:0] zext_ln131_reg_15417;
wire   [2:0] trunc_ln131_fu_7285_p1;
reg   [2:0] trunc_ln131_reg_15439;
wire   [0:0] icmp_ln136_fu_7295_p2;
reg   [0:0] icmp_ln136_reg_15443;
wire   [0:0] trunc_ln160_1_fu_7323_p1;
reg   [0:0] trunc_ln160_1_reg_15449;
reg   [0:0] trunc_ln160_1_reg_15449_pp0_iter2_reg;
wire   [0:0] and_ln160_fu_7347_p2;
wire   [15:0] local_col_index_fu_7369_p2;
reg   [15:0] local_col_index_reg_15630;
reg   [0:0] tmp_186_reg_15636;
wire   [0:0] icmp_ln204_fu_7383_p2;
wire   [0:0] tmp_last_V_fu_7389_p2;
reg   [0:0] tmp_last_V_reg_15648;
reg   [0:0] tmp_last_V_reg_15648_pp0_iter2_reg;
wire   [0:0] icmp_ln221_fu_7401_p2;
reg   [0:0] icmp_ln221_reg_15653;
reg   [0:0] icmp_ln221_reg_15653_pp0_iter2_reg;
wire   [0:0] icmp_ln242_fu_7427_p2;
reg   [0:0] icmp_ln242_reg_15658;
reg   [0:0] icmp_ln242_reg_15658_pp0_iter2_reg;
wire   [15:0] select_ln124_1_fu_7456_p3;
wire   [15:0] select_ln124_2_fu_7472_p3;
wire   [15:0] select_ln124_3_fu_7488_p3;
wire   [7:0] select_ln136_1_fu_7562_p3;
wire   [7:0] select_ln151_fu_7579_p3;
wire   [16:0] zext_ln170_fu_7587_p1;
reg   [16:0] zext_ln170_reg_15689;
wire   [63:0] zext_ln181_fu_7590_p1;
reg   [63:0] zext_ln181_reg_15694;
wire   [63:0] zext_ln181_4_fu_7605_p1;
reg   [63:0] zext_ln181_4_reg_15746;
reg   [7:0] l2_read_row_offset_l_reg_15798;
wire   [2:0] select_ln171_fu_7677_p3;
reg   [2:0] select_ln171_reg_15803;
reg   [7:0] l2_stripes_0_0_load_reg_15846;
reg   [7:0] l2_stripes_0_1_load_reg_15853;
reg   [7:0] l2_stripes_0_2_load_reg_15860;
reg   [7:0] l2_stripes_0_3_load_reg_15867;
reg   [7:0] l2_stripes_0_4_load_reg_15874;
reg   [7:0] l2_stripes_0_5_load_reg_15881;
reg   [7:0] l2_stripes_0_0_load_1_reg_15978;
reg   [7:0] l2_stripes_0_1_load_1_reg_15985;
reg   [7:0] l2_stripes_0_2_load_1_reg_15992;
reg   [7:0] l2_stripes_0_3_load_1_reg_15999;
reg   [7:0] l2_stripes_0_4_load_1_reg_16006;
reg   [7:0] l2_stripes_0_5_load_1_reg_16013;
wire   [63:0] zext_ln181_7_fu_7690_p1;
reg   [63:0] zext_ln181_7_reg_16080;
wire   [2:0] select_ln171_1_fu_7737_p3;
reg   [2:0] select_ln171_1_reg_16132;
wire   [2:0] select_ln171_2_fu_7784_p3;
reg   [2:0] select_ln171_2_reg_16146;
reg   [7:0] l2_stripes_2_0_load_reg_16162;
reg   [7:0] l2_stripes_2_1_load_reg_16168;
reg   [7:0] l2_stripes_2_2_load_reg_16174;
reg   [7:0] l2_stripes_2_3_load_reg_16180;
reg   [7:0] l2_stripes_2_4_load_reg_16186;
reg   [7:0] l2_stripes_2_5_load_reg_16192;
wire   [7:0] select_ln162_fu_7803_p3;
reg   [7:0] select_ln162_reg_16198;
reg   [7:0] l2_stripes_3_0_load_reg_16207;
reg   [7:0] l2_stripes_3_1_load_reg_16212;
reg   [7:0] l2_stripes_3_2_load_reg_16217;
reg   [7:0] l2_stripes_3_3_load_reg_16222;
reg   [7:0] l2_stripes_3_4_load_reg_16227;
reg   [7:0] l2_stripes_3_5_load_reg_16232;
reg   [7:0] l2_stripes_1_0_load_reg_16237;
reg   [7:0] l2_stripes_1_1_load_reg_16242;
reg   [7:0] l2_stripes_1_2_load_reg_16247;
reg   [7:0] l2_stripes_1_3_load_reg_16252;
reg   [7:0] l2_stripes_1_4_load_reg_16257;
reg   [7:0] l2_stripes_1_5_load_reg_16262;
wire   [7:0] grp_fu_3522_p3;
reg   [7:0] select_ln162_1_reg_16267;
wire  signed [11:0] select_ln181_7_fu_7810_p3;
reg  signed [11:0] select_ln181_7_reg_16278;
reg   [7:0] l2_stripes_2_0_load_1_reg_16283;
reg   [7:0] l2_stripes_2_1_load_1_reg_16289;
reg   [7:0] l2_stripes_2_2_load_1_reg_16295;
reg   [7:0] l2_stripes_2_3_load_1_reg_16301;
reg   [7:0] l2_stripes_2_4_load_1_reg_16307;
reg   [7:0] l2_stripes_2_5_load_1_reg_16313;
wire   [7:0] select_ln162_2_fu_7845_p3;
reg   [7:0] select_ln162_2_reg_16319;
wire  signed [12:0] select_ln181_18_fu_7852_p3;
reg  signed [12:0] select_ln181_18_reg_16331;
reg   [7:0] l2_stripes_3_0_load_1_reg_16336;
reg   [7:0] l2_stripes_3_1_load_1_reg_16341;
reg   [7:0] l2_stripes_3_2_load_1_reg_16346;
reg   [7:0] l2_stripes_3_3_load_1_reg_16351;
reg   [7:0] l2_stripes_3_4_load_1_reg_16356;
reg   [7:0] l2_stripes_3_5_load_1_reg_16361;
reg   [7:0] l2_stripes_1_0_load_1_reg_16366;
reg   [7:0] l2_stripes_1_1_load_1_reg_16371;
reg   [7:0] l2_stripes_1_2_load_1_reg_16376;
reg   [7:0] l2_stripes_1_3_load_1_reg_16381;
reg   [7:0] l2_stripes_1_4_load_1_reg_16386;
reg   [7:0] l2_stripes_1_5_load_1_reg_16391;
wire   [7:0] select_ln162_3_fu_7893_p3;
reg   [7:0] select_ln162_3_reg_16396;
wire  signed [11:0] select_ln181_23_fu_7900_p3;
reg  signed [11:0] select_ln181_23_reg_16408;
reg   [7:0] l2_stripes_0_0_load_2_reg_16443;
reg   [7:0] l2_stripes_0_1_load_2_reg_16450;
reg   [7:0] l2_stripes_0_2_load_2_reg_16457;
reg   [7:0] l2_stripes_0_3_load_2_reg_16464;
reg   [7:0] l2_stripes_0_4_load_2_reg_16471;
reg   [7:0] l2_stripes_0_5_load_2_reg_16478;
wire   [7:0] grp_fu_3563_p3;
reg   [7:0] select_ln162_7_reg_16545;
wire  signed [12:0] select_ln181_57_fu_7907_p3;
reg  signed [12:0] select_ln181_57_reg_16557;
wire  signed [11:0] select_ln181_60_fu_7914_p3;
reg  signed [11:0] select_ln181_60_reg_16562;
wire   [7:0] select_ln162_9_fu_7955_p3;
reg   [7:0] select_ln162_9_reg_16567;
wire  signed [12:0] select_ln181_74_fu_7962_p3;
reg  signed [12:0] select_ln181_74_reg_16577;
wire  signed [12:0] select_ln181_75_fu_7969_p3;
reg  signed [12:0] select_ln181_75_reg_16582;
wire   [12:0] zext_ln181_1_fu_8018_p1;
reg   [12:0] zext_ln181_1_reg_16593;
wire   [12:0] mul_ln181_fu_8021_p2;
reg   [12:0] mul_ln181_reg_16599;
wire   [11:0] zext_ln181_11_fu_8030_p1;
reg   [11:0] zext_ln181_11_reg_16604;
wire  signed [11:0] mul_ln181_3_fu_13565_p2;
reg  signed [11:0] mul_ln181_3_reg_16609;
wire   [12:0] mul_ln181_4_fu_8033_p2;
reg   [12:0] mul_ln181_4_reg_16614;
wire   [12:0] mul_ln181_5_fu_8039_p2;
reg   [12:0] mul_ln181_5_reg_16620;
wire   [12:0] zext_ln181_20_fu_8045_p1;
reg   [12:0] zext_ln181_20_reg_16625;
wire  signed [12:0] mul_ln181_6_fu_13570_p2;
reg  signed [12:0] mul_ln181_6_reg_16631;
wire   [11:0] zext_ln181_32_fu_8048_p1;
reg   [11:0] zext_ln181_32_reg_16636;
wire  signed [11:0] mul_ln181_8_fu_13575_p2;
reg  signed [11:0] mul_ln181_8_reg_16642;
reg   [7:0] l2_stripes_2_0_load_2_reg_16647;
reg   [7:0] l2_stripes_2_1_load_2_reg_16653;
reg   [7:0] l2_stripes_2_2_load_2_reg_16659;
reg   [7:0] l2_stripes_2_3_load_2_reg_16665;
reg   [7:0] l2_stripes_2_4_load_2_reg_16671;
reg   [7:0] l2_stripes_2_5_load_2_reg_16677;
wire   [7:0] select_ln162_4_fu_8062_p3;
reg   [7:0] select_ln162_4_reg_16683;
reg   [7:0] l2_stripes_3_0_load_2_reg_16693;
reg   [7:0] l2_stripes_3_1_load_2_reg_16698;
reg   [7:0] l2_stripes_3_2_load_2_reg_16703;
reg   [7:0] l2_stripes_3_3_load_2_reg_16708;
reg   [7:0] l2_stripes_3_4_load_2_reg_16713;
reg   [7:0] l2_stripes_3_5_load_2_reg_16718;
reg   [7:0] l2_stripes_1_0_load_2_reg_16723;
reg   [7:0] l2_stripes_1_1_load_2_reg_16728;
reg   [7:0] l2_stripes_1_2_load_2_reg_16733;
reg   [7:0] l2_stripes_1_3_load_2_reg_16738;
reg   [7:0] l2_stripes_1_4_load_2_reg_16743;
reg   [7:0] l2_stripes_1_5_load_2_reg_16748;
reg   [7:0] select_ln162_5_reg_16753;
wire   [12:0] zext_ln181_78_fu_8069_p1;
reg   [12:0] zext_ln181_78_reg_16764;
wire  signed [12:0] mul_ln181_15_fu_13580_p2;
reg  signed [12:0] mul_ln181_15_reg_16769;
wire   [12:0] mul_ln181_16_fu_8075_p2;
reg   [12:0] mul_ln181_16_reg_16774;
wire  signed [11:0] mul_ln181_17_fu_13585_p2;
reg  signed [11:0] mul_ln181_17_reg_16779;
wire   [12:0] zext_ln181_102_fu_8081_p1;
reg   [12:0] zext_ln181_102_reg_16784;
wire  signed [12:0] mul_ln181_20_fu_13590_p2;
reg  signed [12:0] mul_ln181_20_reg_16789;
wire  signed [12:0] mul_ln181_21_fu_13595_p2;
reg  signed [12:0] mul_ln181_21_reg_16794;
wire  signed [12:0] select_ln181_77_fu_8084_p3;
reg  signed [12:0] select_ln181_77_reg_16799;
reg   [7:0] select_ln162_11_reg_16804;
wire  signed [12:0] select_ln181_86_fu_8091_p3;
reg  signed [12:0] select_ln181_86_reg_16815;
wire  signed [11:0] select_ln181_91_fu_8098_p3;
reg  signed [11:0] select_ln181_91_reg_16820;
wire   [12:0] mul_ln181_1_fu_8105_p2;
reg   [12:0] mul_ln181_1_reg_16825;
wire  signed [12:0] select_ln181_6_fu_8110_p3;
reg  signed [12:0] select_ln181_6_reg_16830;
wire   [12:0] select_ln181_8_fu_8170_p3;
reg   [12:0] select_ln181_8_reg_16835;
wire   [12:0] select_ln181_11_fu_8241_p3;
reg   [12:0] select_ln181_11_reg_16840;
wire   [12:0] select_ln181_12_fu_8247_p3;
reg   [12:0] select_ln181_12_reg_16845;
wire   [12:0] sub_ln181_8_fu_8274_p2;
reg   [12:0] sub_ln181_8_reg_16850;
wire   [12:0] mul_ln181_7_fu_8283_p2;
reg   [12:0] mul_ln181_7_reg_16855;
wire   [11:0] zext_ln181_38_fu_8337_p1;
reg   [11:0] zext_ln181_38_reg_16860;
wire   [11:0] select_ln181_24_fu_8370_p3;
reg   [11:0] select_ln181_24_reg_16866;
wire   [12:0] zext_ln181_46_fu_8483_p1;
reg   [12:0] zext_ln181_46_reg_16871;
wire   [12:0] mul_ln181_9_fu_8486_p2;
reg   [12:0] mul_ln181_9_reg_16878;
wire  signed [12:0] select_ln181_35_fu_8492_p3;
reg  signed [12:0] select_ln181_35_reg_16883;
wire  signed [12:0] select_ln181_36_fu_8499_p3;
reg  signed [12:0] select_ln181_36_reg_16888;
wire   [12:0] zext_ln181_55_fu_8506_p1;
reg   [12:0] zext_ln181_55_reg_16893;
wire   [8:0] shl_ln181_15_fu_8509_p3;
reg   [8:0] shl_ln181_15_reg_16901;
wire  signed [12:0] select_ln181_46_fu_8547_p3;
reg  signed [12:0] select_ln181_46_reg_16908;
wire   [7:0] select_ln162_6_fu_8576_p3;
reg   [7:0] select_ln162_6_reg_16913;
wire   [9:0] select_ln181_56_fu_8666_p3;
reg   [9:0] select_ln181_56_reg_16925;
wire  signed [12:0] sext_ln181_69_fu_8723_p1;
reg  signed [12:0] sext_ln181_69_reg_16930;
wire   [12:0] sub_ln181_43_fu_8738_p2;
reg   [12:0] sub_ln181_43_reg_16935;
wire   [7:0] select_ln162_8_fu_8766_p3;
reg   [7:0] select_ln162_8_reg_16940;
wire  signed [12:0] mul_ln181_22_fu_13600_p2;
reg  signed [12:0] mul_ln181_22_reg_16951;
wire   [7:0] select_ln162_10_fu_8795_p3;
reg   [7:0] select_ln162_10_reg_16956;
wire   [12:0] zext_ln181_123_fu_8802_p1;
reg   [12:0] zext_ln181_123_reg_16967;
wire   [11:0] zext_ln181_124_fu_8805_p1;
reg   [11:0] zext_ln181_124_reg_16973;
wire  signed [12:0] mul_ln181_27_fu_13604_p2;
reg  signed [12:0] mul_ln181_27_reg_16980;
wire  signed [11:0] mul_ln181_28_fu_13609_p2;
reg  signed [11:0] mul_ln181_28_reg_16985;
wire  signed [12:0] select_ln181_93_fu_8808_p3;
reg  signed [12:0] select_ln181_93_reg_16990;
wire   [7:0] select_ln162_17_fu_8837_p3;
reg   [7:0] select_ln162_17_reg_16995;
wire  signed [12:0] select_ln181_134_fu_8844_p3;
reg  signed [12:0] select_ln181_134_reg_17004;
wire   [13:0] add_ln191_10_fu_8861_p2;
reg   [13:0] add_ln191_10_reg_17009;
wire   [13:0] add_ln191_41_fu_8873_p2;
reg   [13:0] add_ln191_41_reg_17014;
wire   [12:0] add_ln191_58_fu_8889_p2;
reg   [12:0] add_ln191_58_reg_17019;
wire   [13:0] add_ln191_61_fu_8895_p2;
reg   [13:0] add_ln191_61_reg_17024;
wire   [13:0] add_ln191_74_fu_8901_p2;
reg   [13:0] add_ln191_74_reg_17029;
wire   [13:0] add_ln191_91_fu_8907_p2;
reg   [13:0] add_ln191_91_reg_17034;
wire   [13:0] add_ln191_109_fu_8919_p2;
reg   [13:0] add_ln191_109_reg_17039;
wire  signed [12:0] mul_ln181_2_fu_13614_p2;
reg  signed [12:0] mul_ln181_2_reg_17044;
wire   [11:0] add_ln181_3_fu_8934_p2;
reg   [11:0] add_ln181_3_reg_17049;
wire  signed [12:0] mul_ln181_10_fu_13618_p2;
reg  signed [12:0] mul_ln181_10_reg_17054;
wire  signed [12:0] mul_ln181_11_fu_13622_p2;
reg  signed [12:0] mul_ln181_11_reg_17059;
wire   [11:0] zext_ln181_62_fu_8982_p1;
reg   [11:0] zext_ln181_62_reg_17064;
wire   [9:0] shl_ln181_16_fu_8992_p3;
reg   [9:0] shl_ln181_16_reg_17070;
wire  signed [12:0] mul_ln181_13_fu_13626_p2;
reg  signed [12:0] mul_ln181_13_reg_17075;
wire  signed [12:0] select_ln181_48_fu_9027_p3;
reg  signed [12:0] select_ln181_48_reg_17080;
wire   [11:0] zext_ln181_92_fu_9060_p1;
reg   [11:0] zext_ln181_92_reg_17086;
wire   [12:0] zext_ln181_93_fu_9063_p1;
reg   [12:0] zext_ln181_93_reg_17093;
wire   [11:0] mul_ln181_18_fu_9066_p2;
reg   [11:0] mul_ln181_18_reg_17098;
wire   [12:0] mul_ln181_19_fu_9072_p2;
reg   [12:0] mul_ln181_19_reg_17103;
wire   [11:0] zext_ln181_111_fu_9248_p1;
reg   [11:0] zext_ln181_111_reg_17108;
wire   [11:0] mul_ln181_23_fu_9251_p2;
reg   [11:0] mul_ln181_23_reg_17118;
wire  signed [12:0] select_ln181_83_fu_9257_p3;
reg  signed [12:0] select_ln181_83_reg_17123;
wire   [11:0] mul_ln181_25_fu_9264_p2;
reg   [11:0] mul_ln181_25_reg_17128;
wire  signed [11:0] select_ln181_85_fu_9270_p3;
reg  signed [11:0] select_ln181_85_reg_17133;
wire   [13:0] add_ln181_11_fu_9316_p2;
reg   [13:0] add_ln181_11_reg_17138;
wire   [13:0] add_ln181_12_fu_9322_p2;
reg   [13:0] add_ln181_12_reg_17143;
wire  signed [12:0] mul_ln181_29_fu_13630_p2;
reg  signed [12:0] mul_ln181_29_reg_17148;
wire   [7:0] select_ln162_12_fu_9479_p3;
reg   [7:0] select_ln162_12_reg_17153;
wire   [11:0] zext_ln181_136_fu_9494_p1;
reg   [11:0] zext_ln181_136_reg_17164;
wire   [11:0] sub_ln181_65_fu_9498_p2;
reg   [11:0] sub_ln181_65_reg_17170;
wire   [7:0] select_ln162_13_fu_9526_p3;
reg   [7:0] select_ln162_13_reg_17175;
wire   [7:0] select_ln162_14_fu_9555_p3;
reg   [7:0] select_ln162_14_reg_17186;
wire   [7:0] select_ln162_15_fu_9584_p3;
reg   [7:0] select_ln162_15_reg_17196;
wire   [7:0] select_ln162_16_fu_9613_p3;
reg   [7:0] select_ln162_16_reg_17208;
wire   [12:0] zext_ln181_188_fu_9620_p1;
reg   [12:0] zext_ln181_188_reg_17219;
wire  signed [12:0] mul_ln181_37_fu_13634_p2;
reg  signed [12:0] mul_ln181_37_reg_17228;
wire   [14:0] add_ln191_12_fu_9636_p2;
reg   [14:0] add_ln191_12_reg_17233;
wire   [14:0] add_ln191_42_fu_9655_p2;
reg   [14:0] add_ln191_42_reg_17238;
wire   [13:0] add_ln191_59_fu_9670_p2;
reg   [13:0] add_ln191_59_reg_17243;
wire   [12:0] add_ln191_62_fu_9676_p2;
reg   [12:0] add_ln191_62_reg_17248;
wire   [13:0] add_ln191_73_fu_9682_p2;
reg   [13:0] add_ln191_73_reg_17253;
wire   [14:0] add_ln191_93_fu_9706_p2;
reg   [14:0] add_ln191_93_reg_17258;
wire   [14:0] add_ln191_110_fu_9725_p2;
reg   [14:0] add_ln191_110_reg_17263;
wire   [13:0] add_ln191_121_fu_9731_p2;
reg   [13:0] add_ln191_121_reg_17268;
wire   [11:0] sub_ln181_2_fu_9813_p2;
reg   [11:0] sub_ln181_2_reg_17273;
wire   [12:0] select_ln181_4_fu_9847_p3;
reg   [12:0] select_ln181_4_reg_17278;
wire   [12:0] select_ln181_33_fu_10160_p3;
reg   [12:0] select_ln181_33_reg_17283;
wire  signed [12:0] mul_ln181_14_fu_13639_p2;
reg  signed [12:0] mul_ln181_14_reg_17288;
wire   [11:0] select_ln181_49_fu_10424_p3;
reg   [11:0] select_ln181_49_reg_17293;
wire  signed [12:0] sext_ln181_72_fu_10560_p1;
reg  signed [12:0] sext_ln181_72_reg_17298;
wire   [12:0] sub_ln181_47_fu_10627_p2;
reg   [12:0] sub_ln181_47_reg_17303;
wire  signed [12:0] mul_ln181_24_fu_13644_p2;
reg  signed [12:0] mul_ln181_24_reg_17308;
wire  signed [11:0] mul_ln181_26_fu_13649_p2;
reg  signed [11:0] mul_ln181_26_reg_17313;
wire   [14:0] add_ln181_14_fu_10886_p2;
reg   [14:0] add_ln181_14_reg_17318;
wire   [12:0] zext_ln181_135_fu_10904_p1;
reg   [12:0] zext_ln181_135_reg_17323;
wire   [12:0] mul_ln181_30_fu_10907_p2;
reg   [12:0] mul_ln181_30_reg_17329;
wire   [12:0] sub_ln181_69_fu_11001_p2;
reg   [12:0] sub_ln181_69_reg_17334;
wire  signed [12:0] select_ln181_99_fu_11049_p3;
reg  signed [12:0] select_ln181_99_reg_17339;
wire   [12:0] select_ln181_100_fu_11062_p3;
reg   [12:0] select_ln181_100_reg_17344;
wire   [10:0] select_ln181_101_fu_11085_p3;
reg   [10:0] select_ln181_101_reg_17349;
wire   [12:0] zext_ln181_143_fu_11092_p1;
reg   [12:0] zext_ln181_143_reg_17354;
wire  signed [12:0] select_ln181_102_fu_11098_p3;
reg  signed [12:0] select_ln181_102_reg_17359;
wire   [8:0] select_ln181_103_fu_11116_p3;
reg   [8:0] select_ln181_103_reg_17364;
wire   [9:0] shl_ln181_45_fu_11157_p3;
reg   [9:0] shl_ln181_45_reg_17369;
wire   [12:0] zext_ln181_155_fu_11258_p1;
reg   [12:0] zext_ln181_155_reg_17374;
wire   [9:0] select_ln181_110_fu_11289_p3;
reg   [9:0] select_ln181_110_reg_17379;
wire   [11:0] select_ln181_115_fu_11426_p3;
reg   [11:0] select_ln181_115_reg_17384;
wire  signed [12:0] select_ln181_117_fu_11450_p3;
reg  signed [12:0] select_ln181_117_reg_17389;
wire   [12:0] zext_ln181_163_fu_11457_p1;
reg   [12:0] zext_ln181_163_reg_17394;
wire   [10:0] sub_ln181_92_fu_11559_p2;
reg   [10:0] sub_ln181_92_reg_17399;
wire   [11:0] add_ln181_18_fu_11565_p2;
reg   [11:0] add_ln181_18_reg_17404;
wire   [12:0] sub_ln181_128_fu_11571_p2;
reg   [12:0] sub_ln181_128_reg_17409;
wire  signed [10:0] sub_ln181_93_fu_11577_p2;
reg  signed [10:0] sub_ln181_93_reg_17415;
wire   [11:0] sub_ln181_98_fu_11679_p2;
reg   [11:0] sub_ln181_98_reg_17420;
wire   [12:0] select_ln181_130_fu_11807_p3;
reg   [12:0] select_ln181_130_reg_17425;
wire   [12:0] select_ln181_132_fu_11855_p3;
reg   [12:0] select_ln181_132_reg_17430;
wire  signed [12:0] select_ln181_133_fu_11862_p3;
reg  signed [12:0] select_ln181_133_reg_17435;
wire  signed [12:0] select_ln181_136_fu_11910_p3;
reg  signed [12:0] select_ln181_136_reg_17440;
wire   [15:0] add_ln191_fu_12023_p2;
reg   [15:0] add_ln191_reg_17445;
wire   [12:0] add_ln191_16_fu_12029_p2;
reg   [12:0] add_ln191_16_reg_17450;
wire   [13:0] add_ln191_18_fu_12041_p2;
reg   [13:0] add_ln191_18_reg_17455;
wire   [13:0] add_ln191_20_fu_12047_p2;
reg   [13:0] add_ln191_20_reg_17460;
wire   [12:0] add_ln191_28_fu_12059_p2;
reg   [12:0] add_ln191_28_reg_17465;
wire   [13:0] add_ln191_30_fu_12065_p2;
reg   [13:0] add_ln191_30_reg_17470;
wire   [13:0] add_ln191_32_fu_12071_p2;
reg   [13:0] add_ln191_32_reg_17475;
wire   [13:0] add_ln191_33_fu_12077_p2;
reg   [13:0] add_ln191_33_reg_17480;
wire   [13:0] add_ln191_37_fu_12083_p2;
reg   [13:0] add_ln191_37_reg_17485;
wire   [13:0] add_ln191_44_fu_12089_p2;
reg   [13:0] add_ln191_44_reg_17490;
wire   [13:0] add_ln191_48_fu_12095_p2;
reg   [13:0] add_ln191_48_reg_17495;
wire   [13:0] add_ln191_49_fu_12101_p2;
reg   [13:0] add_ln191_49_reg_17500;
wire   [14:0] add_ln191_64_fu_12123_p2;
reg   [14:0] add_ln191_64_reg_17505;
wire   [13:0] add_ln191_65_fu_12129_p2;
reg   [13:0] add_ln191_65_reg_17510;
wire   [13:0] add_ln191_67_fu_12141_p2;
reg   [13:0] add_ln191_67_reg_17515;
wire   [13:0] add_ln191_71_fu_12147_p2;
reg   [13:0] add_ln191_71_reg_17520;
wire   [14:0] add_ln191_76_fu_12165_p2;
reg   [14:0] add_ln191_76_reg_17525;
wire   [13:0] add_ln191_78_fu_12171_p2;
reg   [13:0] add_ln191_78_reg_17530;
wire   [13:0] add_ln191_79_fu_12177_p2;
reg   [13:0] add_ln191_79_reg_17535;
wire   [13:0] add_ln191_85_fu_12213_p2;
reg   [13:0] add_ln191_85_reg_17540;
wire   [13:0] add_ln191_88_fu_12219_p2;
reg   [13:0] add_ln191_88_reg_17545;
wire   [13:0] add_ln191_95_fu_12225_p2;
reg   [13:0] add_ln191_95_reg_17550;
wire   [13:0] add_ln191_96_fu_12231_p2;
reg   [13:0] add_ln191_96_reg_17555;
wire   [15:0] add_ln191_104_fu_12241_p2;
reg   [15:0] add_ln191_104_reg_17560;
wire   [13:0] add_ln191_105_fu_12247_p2;
reg   [13:0] add_ln191_105_reg_17565;
wire   [14:0] add_ln191_114_fu_12273_p2;
reg   [14:0] add_ln191_114_reg_17570;
wire   [12:0] add_ln191_115_fu_12279_p2;
reg   [12:0] add_ln191_115_reg_17575;
wire   [13:0] add_ln191_116_fu_12285_p2;
reg   [13:0] add_ln191_116_reg_17580;
wire   [15:0] add_ln191_120_fu_12295_p2;
reg   [15:0] add_ln191_120_reg_17585;
wire   [14:0] add_ln191_122_fu_12304_p2;
reg   [14:0] add_ln191_122_reg_17590;
wire   [13:0] add_ln191_127_fu_12332_p2;
reg   [13:0] add_ln191_127_reg_17595;
wire   [13:0] add_ln191_129_fu_12338_p2;
reg   [13:0] add_ln191_129_reg_17600;
wire   [12:0] add_ln191_130_fu_12344_p2;
reg   [12:0] add_ln191_130_reg_17605;
wire  signed [12:0] mul_ln181_31_fu_13653_p2;
reg  signed [12:0] mul_ln181_31_reg_17610;
wire   [11:0] zext_ln181_144_fu_12397_p1;
reg   [11:0] zext_ln181_144_reg_17615;
wire  signed [12:0] mul_ln181_32_fu_13657_p2;
reg  signed [12:0] mul_ln181_32_reg_17620;
wire   [11:0] sub_ln181_77_fu_12421_p2;
reg   [11:0] sub_ln181_77_reg_17625;
wire  signed [12:0] mul_ln181_33_fu_13661_p2;
reg  signed [12:0] mul_ln181_33_reg_17630;
wire  signed [12:0] mul_ln181_34_fu_13665_p2;
reg  signed [12:0] mul_ln181_34_reg_17635;
wire  signed [12:0] mul_ln181_36_fu_13669_p2;
reg  signed [12:0] mul_ln181_36_reg_17640;
wire  signed [12:0] mul_ln181_39_fu_13673_p2;
reg  signed [12:0] mul_ln181_39_reg_17645;
wire   [14:0] add_ln191_19_fu_12482_p2;
reg   [14:0] add_ln191_19_reg_17650;
wire   [14:0] add_ln191_23_fu_12507_p2;
reg   [14:0] add_ln191_23_reg_17655;
wire   [14:0] add_ln191_25_fu_12513_p2;
reg   [14:0] add_ln191_25_reg_17660;
wire   [14:0] add_ln191_31_fu_12522_p2;
reg   [14:0] add_ln191_31_reg_17665;
wire   [14:0] add_ln191_34_fu_12534_p2;
reg   [14:0] add_ln191_34_reg_17670;
wire   [15:0] add_ln191_43_fu_12562_p2;
reg   [15:0] add_ln191_43_reg_17675;
wire   [14:0] add_ln191_47_fu_12587_p2;
reg   [14:0] add_ln191_47_reg_17680;
wire   [14:0] add_ln191_51_fu_12605_p2;
reg   [14:0] add_ln191_51_reg_17685;
wire   [14:0] add_ln191_69_fu_12623_p2;
reg   [14:0] add_ln191_69_reg_17690;
wire   [15:0] add_ln191_77_fu_12650_p2;
reg   [15:0] add_ln191_77_reg_17695;
wire   [14:0] add_ln191_81_fu_12668_p2;
reg   [14:0] add_ln191_81_reg_17700;
wire   [15:0] add_ln191_94_fu_12696_p2;
reg   [15:0] add_ln191_94_reg_17705;
wire   [14:0] add_ln191_98_fu_12714_p2;
reg   [14:0] add_ln191_98_reg_17710;
wire   [13:0] add_ln191_99_fu_12720_p2;
reg   [13:0] add_ln191_99_reg_17715;
wire   [15:0] add_ln191_111_fu_12737_p2;
reg   [15:0] add_ln191_111_reg_17720;
wire   [14:0] add_ln191_118_fu_12755_p2;
reg   [14:0] add_ln191_118_reg_17725;
wire   [15:0] add_ln191_128_fu_12772_p2;
reg   [15:0] add_ln191_128_reg_17730;
wire   [14:0] add_ln191_132_fu_12794_p2;
reg   [14:0] add_ln191_132_reg_17735;
wire   [12:0] add_ln191_133_fu_12800_p2;
reg   [12:0] add_ln191_133_reg_17740;
wire   [15:0] add_ln191_14_fu_12862_p2;
reg   [15:0] add_ln191_14_reg_17745;
wire   [15:0] add_ln191_29_fu_12884_p2;
reg   [15:0] add_ln191_29_reg_17750;
wire   [15:0] add_ln191_5_fu_12902_p2;
reg   [15:0] add_ln191_5_reg_17755;
wire   [15:0] add_ln191_55_fu_12927_p2;
reg   [15:0] add_ln191_55_reg_17761;
wire   [15:0] add_ln191_9_fu_12945_p2;
reg   [15:0] add_ln191_9_reg_17766;
wire   [14:0] add_ln191_102_fu_12969_p2;
reg   [14:0] add_ln191_102_reg_17772;
wire   [15:0] add_ln191_13_fu_12987_p2;
reg   [15:0] add_ln191_13_reg_17777;
wire   [14:0] add_ln191_136_fu_13011_p2;
reg   [14:0] add_ln191_136_reg_17783;
wire   [15:0] add_ln191_1_fu_13068_p2;
reg   [15:0] add_ln191_1_reg_17788;
wire   [15:0] add_ln191_3_fu_13085_p2;
reg   [15:0] add_ln191_3_reg_17793;
wire   [15:0] add_ln191_7_fu_13101_p2;
reg   [15:0] add_ln191_7_reg_17798;
wire   [15:0] add_ln191_11_fu_13119_p2;
reg   [15:0] add_ln191_11_reg_17803;
wire   [15:0] add_ln191_15_fu_13136_p2;
reg   [15:0] add_ln191_15_reg_17808;
reg   [15:0] l2_maxes_0_load_reg_17813;
reg   [15:0] l2_maxes_1_load_reg_17819;
reg   [15:0] l2_maxes_3_load_reg_17825;
reg   [15:0] l2_maxes_5_load_reg_17831;
reg   [15:0] l2_maxes_7_load_reg_17837;
wire   [0:0] icmp_ln199_fu_13173_p2;
reg   [0:0] icmp_ln199_reg_17843;
wire   [0:0] icmp_ln199_1_fu_13179_p2;
reg   [0:0] icmp_ln199_1_reg_17848;
wire   [0:0] icmp_ln199_3_fu_13197_p2;
reg   [0:0] icmp_ln199_3_reg_17853;
wire   [0:0] icmp_ln199_5_fu_13215_p2;
reg   [0:0] icmp_ln199_5_reg_17858;
wire   [0:0] icmp_ln199_7_fu_13233_p2;
reg   [0:0] icmp_ln199_7_reg_17863;
wire   [15:0] select_ln195_10_fu_13274_p3;
reg   [15:0] select_ln195_10_reg_17868;
wire   [15:0] select_ln195_12_fu_13281_p3;
reg   [15:0] select_ln195_12_reg_17874;
wire   [15:0] select_ln195_14_fu_13288_p3;
reg   [15:0] select_ln195_14_reg_17880;
wire   [7:0] select_ln225_fu_13336_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8;
reg   [0:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;
reg   [0:0] ap_phi_reg_pp0_iter1_l1_write_col_offset_1_reg_3152;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_write_col_offset_2_reg_3170;
wire   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
reg   [0:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187;
reg   [0:0] ap_phi_reg_pp0_iter2_l1_read_row_offset_f_1_reg_3187;
wire   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
reg   [7:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199;
reg   [7:0] ap_phi_reg_pp0_iter2_l1_read_row_offset_n_1_reg_3199;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211;
reg   [15:0] ap_phi_reg_pp0_iter2_l1_maxes_0_new_0_reg_3211;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222;
reg   [15:0] ap_phi_reg_pp0_iter2_l1_maxes_1_new_0_reg_3222;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233;
reg   [15:0] ap_phi_reg_pp0_iter2_l1_maxes_2_new_0_reg_3233;
wire   [15:0] ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
reg   [15:0] ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244;
reg   [15:0] ap_phi_reg_pp0_iter2_l1_maxes_3_new_0_reg_3244;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_write_row_offset_3_reg_3255;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267;
reg   [7:0] ap_phi_reg_pp0_iter2_l2_write_row_offset_4_reg_3267;
wire   [0:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277;
reg   [0:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277;
reg   [0:0] ap_phi_reg_pp0_iter2_l1_read_row_offset_f_reg_3277;
wire   [7:0] ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289;
reg   [7:0] ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289;
reg   [7:0] ap_phi_reg_pp0_iter2_l1_read_row_offset_n_reg_3289;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_write_row_offset_s_reg_3301;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313;
reg   [7:0] ap_phi_reg_pp0_iter2_l2_write_row_offset_1_reg_3313;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323;
reg   [0:0] ap_phi_reg_pp0_iter3_l2_read_row_offset_f_reg_3323;
wire   [7:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
reg   [7:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
reg   [7:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333;
reg   [7:0] ap_phi_reg_pp0_iter3_l2_read_row_offset_n_reg_3333;
reg   [0:0] ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343;
reg   [0:0] ap_phi_reg_pp0_iter3_l2_maxes_0_flag_1_reg_3343;
reg   [15:0] ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_0_new_1_reg_3354;
wire   [15:0] select_ln195_8_fu_13369_p3;
reg   [15:0] ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_1_new_1_reg_3365;
wire   [15:0] select_ln195_9_fu_13376_p3;
reg   [15:0] ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_2_new_1_reg_3376;
reg   [15:0] ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_3_new_1_reg_3387;
wire   [15:0] select_ln195_11_fu_13383_p3;
reg   [15:0] ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_4_new_1_reg_3398;
reg   [15:0] ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_5_new_1_reg_3409;
wire   [15:0] select_ln195_13_fu_13390_p3;
reg   [15:0] ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_6_new_1_reg_3420;
reg   [15:0] ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
reg   [15:0] ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
reg   [15:0] ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431;
reg   [15:0] ap_phi_reg_pp0_iter3_l2_maxes_7_new_1_reg_3431;
wire   [15:0] select_ln195_15_fu_13397_p3;
reg   [0:0] ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4;
reg   [0:0] ap_phi_reg_pp0_iter3_l2_read_row_offset_f_1_reg_3442;
wire   [0:0] ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3442;
reg   [0:0] ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442;
reg   [0:0] ap_phi_reg_pp0_iter2_l2_read_row_offset_f_1_reg_3442;
reg   [7:0] ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4;
wire   [7:0] ap_phi_reg_pp0_iter3_l2_read_row_offset_n_1_reg_3454;
wire   [63:0] zext_ln37_fu_3715_p1;
wire   [63:0] zext_ln37_1_fu_3866_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln37_2_fu_3927_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln37_3_fu_4011_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln37_4_fu_4072_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln37_5_fu_4132_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln37_6_fu_4223_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln37_7_fu_4255_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln91_fu_4332_p1;
wire   [31:0] select_ln234_fu_3646_p3;
wire   [7:0] select_ln58_fu_3675_p3;
wire   [7:0] grp_fu_3466_p2;
wire   [7:0] select_ln39_15_fu_4209_p3;
wire   [15:0] select_ln147_fu_4312_p3;
wire   [15:0] select_ln136_fu_7301_p3;
wire   [31:0] select_ln242_fu_7433_p3;
wire   [7:0] select_ln242_1_fu_13475_p3;
wire   [0:0] or_ln242_fu_13470_p2;
reg   [7:0] ap_sig_allocacmp_l2_read_row_offset_l;
wire   [15:0] select_ln221_fu_7407_p3;
wire   [15:0] select_ln195_fu_13239_p3;
wire   [15:0] select_ln195_1_fu_13246_p3;
wire   [15:0] select_ln195_2_fu_13017_p3;
wire   [15:0] select_ln195_3_fu_13253_p3;
wire   [15:0] select_ln195_4_fu_13024_p3;
wire   [15:0] select_ln195_5_fu_13260_p3;
wire   [15:0] select_ln195_6_fu_13031_p3;
wire   [15:0] select_ln195_7_fu_13267_p3;
wire   [7:0] select_ln234_1_fu_7987_p3;
wire   [0:0] or_ln234_fu_7982_p2;
reg   [7:0] ap_sig_allocacmp_l1_read_row_offset_l;
wire   [7:0] select_ln234_2_fu_7999_p3;
wire   [0:0] or_ln234_1_fu_7994_p2;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln681_fu_3693_p1;
wire   [7:0] grp_fu_3488_p8;
wire   [7:0] grp_fu_3505_p8;
wire   [7:0] grp_fu_3529_p8;
wire   [7:0] grp_fu_3546_p8;
wire   [9:0] trunc_ln30_1_fu_3578_p1;
wire   [20:0] tmp_174_fu_3600_p4;
wire   [1:0] trunc_ln30_fu_3574_p1;
wire   [31:0] add_ln233_fu_3634_p2;
wire   [0:0] icmp_ln58_fu_3669_p2;
wire   [7:0] add_ln38_fu_3749_p2;
wire   [7:0] select_ln39_1_fu_3761_p3;
wire   [15:0] add_ln42_fu_3855_p2;
wire   [7:0] select_ln39_3_fu_3893_p3;
wire   [15:0] add_ln42_1_fu_3916_p2;
wire   [15:0] select_ln39_2_fu_3921_p3;
wire   [15:0] add_ln42_2_fu_3949_p2;
wire   [7:0] select_ln39_5_fu_3962_p3;
wire   [7:0] add_ln38_3_fu_3972_p2;
wire   [0:0] or_ln39_1_fu_4000_p2;
wire   [0:0] or_ln39_fu_3996_p2;
wire   [15:0] add_ln42_3_fu_4032_p2;
wire   [7:0] add_ln38_4_fu_4043_p2;
wire   [7:0] select_ln39_9_fu_4054_p3;
wire   [7:0] select_ln39_11_fu_4098_p3;
wire   [15:0] add_ln42_4_fu_4121_p2;
wire   [15:0] select_ln39_8_fu_4126_p3;
wire   [15:0] add_ln42_5_fu_4154_p2;
wire   [7:0] select_ln39_13_fu_4167_p3;
wire   [7:0] add_ln38_7_fu_4177_p2;
wire   [0:0] or_ln39_4_fu_4193_p2;
wire   [0:0] or_ln39_3_fu_4189_p2;
wire   [0:0] or_ln39_5_fu_4198_p2;
wire   [15:0] add_ln42_6_fu_4244_p2;
wire   [15:0] add_ln42_7_fu_4276_p2;
wire   [15:0] zext_ln68_fu_4291_p1;
wire   [15:0] add_ln146_fu_4300_p2;
wire   [15:0] add_ln82_1_fu_4353_p2;
wire   [15:0] add_ln82_2_fu_4374_p2;
wire   [7:0] zext_ln75_fu_4393_p1;
wire   [7:0] add_ln75_fu_4403_p2;
wire   [2:0] zext_ln75_1_fu_4400_p1;
wire   [2:0] trunc_ln75_fu_4396_p1;
wire   [2:0] add_ln78_fu_4415_p2;
wire   [0:0] icmp_ln76_fu_4409_p2;
wire   [2:0] add_ln76_fu_4421_p2;
wire   [7:0] select_ln75_fu_4435_p3;
wire   [7:0] add_ln75_1_fu_4442_p2;
wire   [2:0] add_ln78_3_fu_4454_p2;
wire   [2:0] add_ln78_1_fu_4460_p2;
wire   [0:0] icmp_ln76_1_fu_4448_p2;
wire   [2:0] add_ln76_1_fu_4466_p2;
wire   [1:0] or_ln_fu_4480_p3;
wire   [7:0] zext_ln75_2_fu_4487_p1;
wire   [7:0] add_ln75_2_fu_4495_p2;
wire   [2:0] zext_ln75_3_fu_4491_p1;
wire   [2:0] add_ln78_2_fu_4507_p2;
wire   [0:0] icmp_ln76_2_fu_4501_p2;
wire   [2:0] add_ln76_2_fu_4513_p2;
wire   [7:0] tmp_1_fu_4527_p8;
wire   [10:0] shl_ln_fu_4542_p3;
wire   [8:0] shl_ln91_1_fu_4554_p3;
wire   [11:0] zext_ln91_2_fu_4550_p1;
wire   [11:0] zext_ln91_5_fu_4566_p1;
wire   [11:0] sub_ln91_fu_4570_p2;
wire   [11:0] shl_ln91_2_fu_4580_p3;
wire   [12:0] zext_ln91_6_fu_4588_p1;
wire   [12:0] zext_ln91_3_fu_4562_p1;
wire   [11:0] zext_ln91_1_fu_4538_p1;
wire   [11:0] sub_ln91_3_fu_4604_p2;
wire   [7:0] tmp_6_fu_4614_p8;
wire   [11:0] shl_ln91_3_fu_4629_p3;
wire   [9:0] shl_ln91_4_fu_4641_p3;
wire   [12:0] zext_ln91_10_fu_4649_p1;
wire   [12:0] zext_ln91_9_fu_4637_p1;
wire   [12:0] sub_ln91_4_fu_4653_p2;
wire   [8:0] shl_ln91_5_fu_4663_p3;
wire   [10:0] shl_ln91_6_fu_4675_p3;
wire   [11:0] zext_ln91_12_fu_4683_p1;
wire   [11:0] zext_ln91_7_fu_4625_p1;
wire   [7:0] tmp_10_fu_4693_p8;
wire   [8:0] shl_ln91_7_fu_4708_p3;
wire   [11:0] tmp_172_fu_4724_p3;
wire   [12:0] zext_ln91_13_fu_4704_p1;
wire   [12:0] zext_ln91_16_fu_4732_p1;
wire   [10:0] shl_ln91_8_fu_4742_p3;
wire   [11:0] zext_ln91_15_fu_4720_p1;
wire   [11:0] zext_ln91_17_fu_4750_p1;
wire   [9:0] shl_ln91_s_fu_4760_p3;
wire   [12:0] zext_ln91_18_fu_4768_p1;
wire   [7:0] tmp_15_fu_4778_p8;
wire   [11:0] shl_ln91_9_fu_4793_p3;
wire   [8:0] shl_ln91_10_fu_4805_p3;
wire   [12:0] zext_ln91_20_fu_4801_p1;
wire   [12:0] zext_ln91_22_fu_4817_p1;
wire   [12:0] sub_ln91_8_fu_4821_p2;
wire  signed [13:0] sext_ln91_7_fu_4827_p1;
wire  signed [13:0] sext_ln91_fu_4576_p1;
wire   [9:0] shl_ln91_11_fu_4837_p3;
wire   [10:0] zext_ln91_24_fu_4849_p1;
wire   [10:0] zext_ln91_19_fu_4789_p1;
wire   [10:0] shl_ln91_12_fu_4859_p3;
wire   [11:0] zext_ln91_21_fu_4813_p1;
wire   [11:0] zext_ln91_25_fu_4867_p1;
wire   [12:0] zext_ln91_23_fu_4845_p1;
wire   [12:0] sub_ln91_11_fu_4877_p2;
wire   [7:0] tmp_20_fu_4887_p8;
wire   [10:0] shl_ln91_13_fu_4902_p3;
wire   [11:0] sub_ln91_12_fu_4914_p2;
wire  signed [12:0] sext_ln91_11_fu_4920_p1;
wire   [12:0] zext_ln91_26_fu_4898_p1;
wire   [12:0] sub_ln91_13_fu_4924_p2;
wire   [11:0] shl_ln91_14_fu_4934_p3;
wire   [9:0] shl_ln91_15_fu_4946_p3;
wire   [12:0] zext_ln91_29_fu_4942_p1;
wire   [12:0] zext_ln91_31_fu_4958_p1;
wire   [12:0] sub_ln91_14_fu_4962_p2;
wire   [11:0] sub_ln91_5_fu_4687_p2;
wire   [11:0] zext_ln91_30_fu_4954_p1;
wire   [10:0] shl_ln91_25_fu_5044_p3;
wire   [11:0] zext_ln91_49_fu_5056_p1;
wire   [11:0] sub_ln91_19_fu_5060_p2;
wire  signed [12:0] sext_ln91_19_fu_5066_p1;
wire   [12:0] sub_ln91_20_fu_5070_p2;
wire  signed [13:0] sext_ln91_13_fu_4968_p1;
wire   [13:0] zext_ln91_11_fu_4671_p1;
wire  signed [13:0] sext_ln91_10_fu_4883_p1;
wire  signed [13:0] sext_ln91_3_fu_4610_p1;
wire   [11:0] shl_ln91_16_fu_5180_p3;
wire   [9:0] shl_ln91_17_fu_5191_p3;
wire   [12:0] zext_ln91_35_fu_5198_p1;
wire   [12:0] zext_ln91_34_fu_5187_p1;
wire   [12:0] sub_ln91_15_fu_5202_p2;
wire  signed [13:0] sext_ln91_14_fu_5208_p1;
wire   [10:0] tmp_173_fu_5217_p3;
wire   [11:0] zext_ln91_33_fu_5177_p1;
wire   [11:0] zext_ln91_36_fu_5224_p1;
wire   [11:0] sub_ln91_52_fu_5228_p2;
wire  signed [13:0] sext_ln91_15_fu_5234_p1;
wire  signed [13:0] sext_ln91_5_fu_5162_p1;
wire  signed [12:0] grp_fu_13488_p3;
wire   [11:0] shl_ln91_19_fu_5250_p3;
wire   [13:0] zext_ln91_39_fu_5257_p1;
wire   [10:0] shl_ln91_20_fu_5266_p3;
wire   [10:0] shl_ln91_21_fu_5280_p3;
wire   [8:0] shl_ln91_22_fu_5291_p3;
wire   [11:0] zext_ln91_43_fu_5298_p1;
wire   [11:0] zext_ln91_42_fu_5287_p1;
wire   [11:0] sub_ln91_16_fu_5302_p2;
wire  signed [13:0] sext_ln91_16_fu_5308_p1;
wire   [13:0] add_ln92_5_fu_5312_p2;
wire  signed [14:0] sext_ln92_3_fu_5317_p1;
wire   [11:0] zext_ln91_41_fu_5277_p1;
wire   [11:0] sub_ln91_18_fu_5326_p2;
wire  signed [12:0] sext_ln91_18_fu_5332_p1;
wire  signed [12:0] sext_ln92_fu_5171_p1;
wire   [13:0] add_ln92_1_fu_5238_p2;
wire   [11:0] shl_ln91_26_fu_5347_p3;
wire  signed [13:0] sext_ln92_1_fu_5244_p1;
wire   [13:0] zext_ln91_51_fu_5354_p1;
wire   [8:0] shl_ln91_27_fu_5370_p3;
wire   [10:0] zext_ln91_53_fu_5367_p1;
wire   [10:0] zext_ln91_56_fu_5388_p1;
wire   [10:0] sub_ln91_53_fu_5392_p2;
wire   [14:0] add_ln92_6_fu_5321_p2;
wire   [14:0] zext_ln92_1_fu_5413_p1;
wire   [10:0] shl_ln91_33_fu_5429_p3;
wire   [11:0] zext_ln91_64_fu_5436_p1;
wire   [11:0] sub_ln91_22_fu_5440_p2;
wire  signed [12:0] sext_ln91_23_fu_5446_p1;
wire   [12:0] zext_ln91_62_fu_5423_p1;
wire   [10:0] zext_ln91_66_fu_5463_p1;
wire   [10:0] zext_ln91_63_fu_5426_p1;
wire   [10:0] sub_ln91_24_fu_5467_p2;
wire  signed [13:0] sext_ln91_25_fu_5473_p1;
wire   [13:0] sub_ln92_4_fu_5342_p2;
wire   [11:0] tmp_175_fu_5497_p3;
wire   [12:0] zext_ln91_67_fu_5483_p1;
wire   [12:0] zext_ln91_73_fu_5504_p1;
wire   [12:0] zext_ln91_71_fu_5493_p1;
wire   [12:0] sub_ln91_26_fu_5514_p2;
wire   [11:0] shl_ln91_37_fu_5535_p3;
wire   [9:0] shl_ln91_38_fu_5547_p3;
wire   [12:0] zext_ln91_78_fu_5555_p1;
wire   [12:0] zext_ln91_77_fu_5543_p1;
wire  signed [12:0] sub_ln91_27_fu_5559_p2;
wire   [10:0] shl_ln91_39_fu_5569_p3;
wire   [10:0] shl_ln91_40_fu_5592_p3;
wire   [11:0] zext_ln91_82_fu_5612_p1;
wire   [11:0] zext_ln91_80_fu_5600_p1;
wire   [13:0] zext_ln91_54_fu_5377_p1;
wire   [13:0] sub_ln92_2_fu_5261_p2;
wire   [11:0] tmp_176_fu_5631_p3;
wire   [12:0] zext_ln91_86_fu_5622_p1;
wire   [12:0] zext_ln91_89_fu_5638_p1;
wire   [12:0] sub_ln91_55_fu_5642_p2;
wire  signed [13:0] sext_ln91_35_fu_5648_p1;
wire  signed [13:0] sext_ln91_28_fu_5520_p1;
wire   [10:0] shl_ln91_46_fu_5661_p3;
wire   [11:0] sub_ln91_35_fu_5672_p2;
wire  signed [12:0] sext_ln91_40_fu_5678_p1;
wire   [12:0] zext_ln91_90_fu_5658_p1;
wire   [12:0] sub_ln91_36_fu_5682_p2;
wire   [12:0] zext_ln91_79_fu_5577_p1;
wire   [11:0] zext_ln91_98_fu_5717_p1;
wire   [11:0] sub_ln91_37_fu_5721_p2;
wire  signed [12:0] sext_ln91_41_fu_5727_p1;
wire   [13:0] sub_ln92_1_fu_5212_p2;
wire  signed [12:0] sext_ln91_9_fu_5168_p1;
wire  signed [12:0] sext_ln91_2_fu_5159_p1;
wire   [12:0] add_ln92_32_fu_5764_p2;
wire  signed [11:0] sext_ln91_21_fu_5398_p1;
wire   [11:0] zext_ln91_40_fu_5273_p1;
wire   [11:0] add_ln92_33_fu_5774_p2;
wire  signed [13:0] sext_ln92_21_fu_5770_p1;
wire  signed [13:0] sext_ln92_22_fu_5780_p1;
wire   [10:0] shl_ln91_62_fu_5801_p3;
wire   [11:0] zext_ln91_124_fu_5809_p1;
wire  signed [13:0] sext_ln91_1_fu_5819_p1;
wire  signed [13:0] sext_ln92_2_fu_5825_p1;
wire   [11:0] shl_ln91_23_fu_5834_p3;
wire   [9:0] shl_ln91_24_fu_5845_p3;
wire   [12:0] zext_ln91_44_fu_5841_p1;
wire   [12:0] zext_ln91_46_fu_5856_p1;
wire   [12:0] sub_ln91_17_fu_5860_p2;
wire   [11:0] zext_ln91_45_fu_5852_p1;
wire   [11:0] sub_ln92_3_fu_5870_p2;
wire   [13:0] add_ln92_4_fu_5828_p2;
wire   [13:0] zext_ln91_55_fu_5882_p1;
wire   [10:0] shl_ln91_29_fu_5894_p3;
wire   [8:0] shl_ln91_30_fu_5905_p3;
wire   [11:0] zext_ln91_58_fu_5901_p1;
wire   [11:0] zext_ln91_59_fu_5912_p1;
wire   [11:0] add_ln92_9_fu_5919_p2;
wire  signed [13:0] sext_ln91_17_fu_5866_p1;
wire   [13:0] zext_ln92_2_fu_5925_p1;
wire   [13:0] add_ln92_10_fu_5929_p2;
wire  signed [14:0] sext_ln92_7_fu_5916_p1;
wire  signed [14:0] sext_ln92_8_fu_5935_p1;
wire   [9:0] shl_ln91_31_fu_5945_p3;
wire   [10:0] zext_ln91_60_fu_5952_p1;
wire   [10:0] zext_ln92_fu_5891_p1;
wire   [10:0] sub_ln91_21_fu_5956_p2;
wire   [11:0] shl_ln91_32_fu_5966_p3;
wire  signed [13:0] sext_ln92_5_fu_5879_p1;
wire   [13:0] zext_ln91_61_fu_5973_p1;
wire   [10:0] shl_ln91_35_fu_5995_p3;
wire   [11:0] zext_ln91_72_fu_6010_p1;
wire   [11:0] zext_ln91_70_fu_6006_p1;
wire   [9:0] shl_ln91_42_fu_6025_p3;
wire  signed [14:0] sext_ln92_9_fu_5989_p1;
wire   [14:0] zext_ln91_84_fu_6036_p1;
wire   [11:0] shl_ln91_43_fu_6046_p3;
wire   [12:0] zext_ln91_81_fu_6019_p1;
wire   [12:0] zext_ln91_85_fu_6053_p1;
wire   [12:0] zext_ln91_83_fu_6032_p1;
wire   [12:0] sub_ln91_30_fu_6063_p2;
wire   [10:0] shl_ln91_44_fu_6073_p3;
wire   [11:0] zext_ln91_68_fu_5992_p1;
wire   [11:0] zext_ln91_87_fu_6080_p1;
wire   [11:0] add_ln92_14_fu_6087_p2;
wire   [12:0] zext_ln91_69_fu_6002_p1;
wire   [12:0] zext_ln92_3_fu_6093_p1;
wire   [12:0] add_ln92_15_fu_6097_p2;
wire  signed [14:0] sext_ln92_10_fu_6084_p1;
wire   [14:0] zext_ln92_4_fu_6103_p1;
wire   [8:0] shl_ln91_45_fu_6113_p3;
wire   [11:0] zext_ln91_88_fu_6120_p1;
wire  signed [14:0] sext_ln92_11_fu_6130_p1;
wire  signed [14:0] sext_ln92_12_fu_6133_p1;
wire   [8:0] shl_ln91_47_fu_6145_p3;
wire   [11:0] zext_ln91_93_fu_6152_p1;
wire   [11:0] sub_ln91_32_fu_6156_p2;
wire   [9:0] shl_ln91_48_fu_6165_p3;
wire   [10:0] zext_ln91_94_fu_6172_p1;
wire   [10:0] sub_ln91_33_fu_6176_p2;
wire  signed [11:0] sext_ln91_37_fu_6182_p1;
wire   [11:0] zext_ln91_91_fu_6142_p1;
wire  signed [12:0] sext_ln91_22_fu_5962_p1;
wire  signed [12:0] sext_ln92_4_fu_5875_p1;
wire   [12:0] add_ln92_21_fu_6192_p2;
wire  signed [13:0] sext_ln92_13_fu_6198_p1;
wire   [13:0] sub_ln92_8_fu_5977_p2;
wire  signed [13:0] sext_ln92_15_fu_6207_p1;
wire  signed [13:0] sext_ln91_42_fu_6219_p1;
wire  signed [13:0] sext_ln91_30_fu_6022_p1;
wire  signed [13:0] sext_ln91_24_fu_5983_p1;
wire   [13:0] add_ln92_27_fu_6225_p2;
wire   [13:0] add_ln92_28_fu_6231_p2;
wire  signed [14:0] sext_ln92_17_fu_6222_p1;
wire  signed [14:0] sext_ln92_18_fu_6237_p1;
wire   [14:0] zext_ln91_95_fu_6216_p1;
wire   [14:0] sub_ln92_10_fu_6040_p2;
wire   [10:0] shl_ln91_51_fu_6268_p3;
wire   [11:0] zext_ln91_103_fu_6276_p1;
wire   [11:0] sub_ln91_39_fu_6280_p2;
wire  signed [12:0] sext_ln91_43_fu_6286_p1;
wire   [12:0] zext_ln91_101_fu_6264_p1;
wire   [11:0] tmp_177_fu_6296_p3;
wire   [12:0] zext_ln91_104_fu_6304_p1;
wire   [12:0] sub_ln91_56_fu_6308_p2;
wire   [10:0] shl_ln91_55_fu_6329_p3;
wire   [8:0] shl_ln91_56_fu_6340_p3;
wire   [12:0] zext_ln91_115_fu_6358_p1;
wire   [12:0] sub_ln91_41_fu_6362_p2;
wire   [12:0] add_ln92_36_fu_6368_p2;
wire  signed [13:0] sext_ln91_44_fu_6314_p1;
wire  signed [13:0] sext_ln92_25_fu_6373_p1;
wire   [10:0] shl_ln91_58_fu_6394_p3;
wire   [11:0] zext_ln91_118_fu_6402_p1;
wire   [11:0] zext_ln91_120_fu_6414_p1;
wire   [8:0] shl_ln91_63_fu_6427_p3;
wire   [12:0] zext_ln91_125_fu_6434_p1;
wire  signed [13:0] sext_ln91_32_fu_6069_p1;
wire   [13:0] zext_ln91_65_fu_5986_p1;
wire   [12:0] sub_ln91_46_fu_6438_p2;
wire   [12:0] zext_ln91_111_fu_6336_p1;
wire  signed [12:0] add_ln92_43_fu_6450_p2;
wire   [9:0] tmp_180_fu_6479_p3;
wire   [10:0] zext_ln91_126_fu_6471_p1;
wire   [10:0] zext_ln91_129_fu_6487_p1;
wire   [10:0] tmp_181_fu_6497_p3;
wire   [11:0] zext_ln91_128_fu_6475_p1;
wire   [11:0] zext_ln91_131_fu_6505_p1;
wire   [8:0] shl_ln91_18_fu_6537_p3;
wire   [14:0] zext_ln91_97_fu_6581_p1;
wire   [8:0] shl_ln91_50_fu_6595_p3;
wire   [14:0] zext_ln91_102_fu_6602_p1;
wire   [9:0] tmp_178_fu_6617_p3;
wire   [10:0] zext_ln93_fu_6611_p1;
wire   [10:0] zext_ln91_105_fu_6624_p1;
wire  signed [14:0] sext_ln92_14_fu_6575_p1;
wire   [14:0] zext_ln93_1_fu_6614_p1;
wire   [10:0] shl_ln91_52_fu_6640_p3;
wire  signed [14:0] sext_ln92_16_fu_6578_p1;
wire   [14:0] zext_ln91_106_fu_6647_p1;
wire  signed [15:0] sext_ln92_19_fu_6584_p1;
wire   [15:0] zext_ln91_108_fu_6667_p1;
wire   [8:0] shl_ln91_54_fu_6677_p3;
wire   [14:0] add_ln92_31_fu_6587_p2;
wire   [14:0] zext_ln91_109_fu_6684_p1;
wire  signed [13:0] sext_ln91_34_fu_6569_p1;
wire  signed [13:0] sext_ln91_27_fu_6554_p1;
wire   [13:0] add_ln92_35_fu_6703_p2;
wire  signed [14:0] sext_ln92_24_fu_6709_p1;
wire  signed [14:0] sext_ln92_26_fu_6713_p1;
wire   [14:0] add_ln92_38_fu_6716_p2;
wire  signed [15:0] sext_ln92_23_fu_6700_p1;
wire  signed [15:0] sext_ln92_27_fu_6722_p1;
wire   [14:0] zext_ln91_114_fu_6697_p1;
wire   [14:0] zext_ln91_119_fu_6740_p1;
wire   [14:0] sub_ln92_12_fu_6634_p2;
wire   [11:0] shl_ln91_60_fu_6758_p3;
wire   [12:0] zext_ln91_122_fu_6765_p1;
wire   [12:0] zext_ln91_121_fu_6755_p1;
wire   [12:0] sub_ln91_43_fu_6769_p2;
wire  signed [14:0] sext_ln92_6_fu_6548_p1;
wire  signed [14:0] sext_ln92_28_fu_6784_p1;
wire   [14:0] add_ln92_42_fu_6787_p2;
wire  signed [14:0] sext_ln92_30_fu_6793_p1;
wire   [11:0] shl_ln91_64_fu_6808_p3;
wire   [12:0] zext_ln91_130_fu_6815_p1;
wire   [12:0] zext_ln91_127_fu_6802_p1;
wire   [10:0] shl_ln91_65_fu_6834_p3;
wire   [11:0] zext_ln91_134_fu_6841_p1;
wire   [11:0] zext_ln91_133_fu_6831_p1;
wire   [9:0] shl_ln91_66_fu_6851_p3;
wire   [14:0] add_ln92_40_fu_6749_p2;
wire   [10:0] zext_ln91_139_fu_6881_p1;
wire   [10:0] zext_ln91_137_fu_6871_p1;
wire   [10:0] sub_ln91_49_fu_6885_p2;
wire   [11:0] tmp_182_fu_6895_p3;
wire   [12:0] zext_ln91_136_fu_6868_p1;
wire   [12:0] zext_ln91_140_fu_6902_p1;
wire   [12:0] sub_ln91_61_fu_6906_p2;
wire   [8:0] shl_ln91_68_fu_6916_p3;
wire   [12:0] zext_ln91_141_fu_6923_p1;
wire   [15:0] sub_ln92_14_fu_6671_p2;
wire  signed [15:0] sext_ln91_52_fu_6891_p1;
wire  signed [15:0] sext_ln91_48_fu_6775_p1;
wire   [15:0] add_ln117_4_fu_6933_p2;
wire   [11:0] sub_ln91_48_fu_6845_p2;
wire  signed [11:0] sext_ln91_50_fu_6805_p1;
wire   [11:0] add_ln117_9_fu_6945_p2;
wire  signed [12:0] sext_ln117_1_fu_6951_p1;
wire   [14:0] sub_ln92_11_fu_6606_p2;
wire  signed [13:0] sext_ln91_38_fu_6572_p1;
wire  signed [13:0] sext_ln91_53_fu_6912_p1;
wire   [10:0] zext_ln91_135_fu_6858_p1;
wire   [10:0] sub_ln91_57_fu_6628_p2;
wire   [12:0] sub_ln91_47_fu_6819_p2;
wire   [12:0] add_ln117_19_fu_6978_p2;
wire  signed [13:0] sext_ln91_47_fu_6746_p1;
wire  signed [13:0] sext_ln117_8_fu_6983_p1;
wire  signed [12:0] sext_ln91_33_fu_6566_p1;
wire   [12:0] add_ln117_21_fu_6993_p2;
wire  signed [13:0] sext_ln91_26_fu_6551_p1;
wire  signed [13:0] sext_ln117_10_fu_6998_p1;
wire   [13:0] add_ln117_22_fu_7002_p2;
wire   [12:0] sub_ln91_50_fu_6927_p2;
wire   [12:0] sub_ln91_45_fu_6779_p2;
wire  signed [13:0] sext_ln91_31_fu_6563_p1;
wire  signed [12:0] sext_ln91_46_fu_6743_p1;
wire  signed [12:0] sext_ln91_51_fu_6825_p1;
wire   [12:0] add_ln117_33_fu_7024_p2;
wire   [14:0] sub_ln92_16_fu_6732_p2;
wire  signed [14:0] sext_ln117_17_fu_7030_p1;
wire   [12:0] zext_ln91_110_fu_7044_p1;
wire   [9:0] shl_ln91_61_fu_7052_p3;
wire   [14:0] zext_ln91_123_fu_7059_p1;
wire   [15:0] zext_ln91_27_fu_7068_p1;
wire   [14:0] zext_ln91_138_fu_7079_p1;
wire  signed [15:0] sext_ln117_fu_7087_p1;
wire  signed [14:0] sext_ln117_2_fu_7095_p1;
(* use_dsp48 = "no" *) wire   [14:0] add_ln117_13_fu_7098_p2;
wire   [15:0] add_ln117_8_fu_7090_p2;
wire  signed [15:0] sext_ln117_3_fu_7103_p1;
wire   [14:0] sub_ln92_17_fu_7063_p2;
wire  signed [14:0] sext_ln117_4_fu_7113_p1;
wire   [14:0] sub_ln92_9_fu_7040_p2;
wire  signed [14:0] sext_ln117_6_fu_7122_p1;
wire  signed [14:0] sext_ln117_9_fu_7131_p1;
wire  signed [14:0] sext_ln117_11_fu_7134_p1;
wire   [12:0] sub_ln91_58_fu_7047_p2;
wire   [12:0] zext_ln117_fu_7146_p1;
wire   [12:0] add_ln117_27_fu_7149_p2;
wire  signed [13:0] sext_ln117_13_fu_7143_p1;
wire  signed [13:0] sext_ln117_14_fu_7155_p1;
wire  signed [15:0] sext_ln92_31_fu_7076_p1;
wire   [15:0] sub_ln92_18_fu_7071_p2;
wire   [14:0] sub_ln92_20_fu_7082_p2;
wire  signed [15:0] sext_ln117_5_fu_7183_p1;
wire  signed [15:0] sext_ln117_7_fu_7186_p1;
wire   [15:0] add_ln117_18_fu_7189_p2;
wire  signed [15:0] sext_ln117_12_fu_7195_p1;
wire  signed [15:0] sext_ln117_16_fu_7207_p1;
wire  signed [15:0] sext_ln117_15_fu_7204_p1;
(* use_dsp48 = "no" *) wire   [15:0] add_ln117_32_fu_7210_p2;
wire  signed [15:0] sext_ln92_20_fu_7180_p1;
wire  signed [15:0] sext_ln117_19_fu_7224_p1;
wire  signed [15:0] sext_ln117_18_fu_7221_p1;
wire   [15:0] add_ln117_36_fu_7227_p2;
wire   [0:0] icmp_ln124_fu_7243_p2;
wire   [15:0] add_ln135_fu_7289_p2;
wire   [0:0] tmp_183_fu_7333_p3;
wire   [0:0] icmp_ln160_fu_7327_p2;
wire   [0:0] xor_ln160_fu_7341_p2;
wire   [0:0] tmp_184_fu_7357_p3;
wire   [15:0] zext_ln165_fu_7365_p1;
wire   [2:0] trunc_ln160_fu_7319_p1;
wire   [15:0] add_ln220_fu_7395_p2;
wire   [31:0] add_ln241_fu_7421_p2;
wire   [0:0] icmp_ln124_1_fu_7451_p2;
wire   [0:0] icmp_ln124_2_fu_7467_p2;
wire   [0:0] icmp_ln124_3_fu_7483_p2;
wire   [7:0] add_ln139_fu_7543_p2;
wire   [0:0] icmp_ln140_fu_7548_p2;
wire   [7:0] select_ln140_fu_7554_p3;
wire   [7:0] add_ln150_fu_7568_p2;
wire   [0:0] icmp_ln151_fu_7573_p2;
wire   [16:0] add_ln181_fu_7599_p2;
wire   [7:0] zext_ln170_1_fu_7643_p1;
wire   [7:0] add_ln170_fu_7653_p2;
wire   [2:0] zext_ln170_2_fu_7646_p1;
wire   [2:0] trunc_ln170_fu_7649_p1;
wire   [2:0] add_ln173_fu_7665_p2;
wire   [0:0] icmp_ln171_fu_7659_p2;
wire   [2:0] add_ln171_fu_7671_p2;
wire   [16:0] add_ln181_4_fu_7685_p2;
wire   [7:0] select_ln170_fu_7700_p3;
wire   [7:0] add_ln170_1_fu_7707_p2;
wire   [2:0] add_ln173_3_fu_7719_p2;
wire   [2:0] add_ln173_1_fu_7725_p2;
wire   [0:0] icmp_ln171_1_fu_7713_p2;
wire   [2:0] add_ln171_1_fu_7731_p2;
wire   [1:0] or_ln1_fu_7745_p3;
wire   [7:0] zext_ln170_3_fu_7752_p1;
wire   [7:0] add_ln170_2_fu_7760_p2;
wire   [2:0] zext_ln170_4_fu_7756_p1;
wire   [2:0] add_ln173_2_fu_7772_p2;
wire   [0:0] icmp_ln171_2_fu_7766_p2;
wire   [2:0] add_ln171_2_fu_7778_p2;
wire   [7:0] grp_fu_3471_p8;
wire   [7:0] tmp_137_fu_7792_p8;
wire   [7:0] tmp_140_fu_7817_p8;
wire   [7:0] tmp_141_fu_7834_p8;
wire   [7:0] tmp_142_fu_7859_p8;
wire   [7:0] tmp_143_fu_7876_p8;
wire   [7:0] tmp_154_fu_7921_p8;
wire   [7:0] tmp_155_fu_7938_p8;
wire   [7:0] add_ln238_fu_7976_p2;
wire   [7:0] mul_ln181_fu_8021_p1;
wire   [7:0] mul_ln181_4_fu_8033_p1;
wire   [12:0] zext_ln181_10_fu_8027_p1;
wire   [7:0] mul_ln181_5_fu_8039_p1;
wire   [7:0] tmp_145_fu_8051_p8;
wire   [7:0] mul_ln181_16_fu_8075_p1;
wire   [7:0] mul_ln181_1_fu_8105_p1;
wire   [10:0] shl_ln181_4_fu_8123_p3;
wire   [11:0] zext_ln181_14_fu_8130_p1;
wire   [11:0] sub_ln181_4_fu_8134_p2;
wire   [8:0] shl_ln181_5_fu_8144_p3;
wire  signed [12:0] sext_ln181_8_fu_8140_p1;
wire   [12:0] zext_ln181_15_fu_8151_p1;
wire   [11:0] sub_ln181_109_fu_8161_p2;
wire  signed [12:0] sext_ln181_9_fu_8166_p1;
wire   [12:0] sub_ln181_5_fu_8155_p2;
wire   [11:0] shl_ln181_6_fu_8177_p3;
wire   [11:0] select_ln181_9_fu_8188_p3;
wire   [12:0] zext_ln181_17_fu_8195_p1;
wire   [12:0] sub_ln181_6_fu_8199_p2;
wire   [8:0] zext_ln181_12_fu_8117_p1;
wire   [8:0] sub_ln181_7_fu_8209_p2;
wire  signed [11:0] sext_ln181_12_fu_8215_p1;
wire   [11:0] select_ln181_10_fu_8219_p3;
wire   [9:0] shl_ln181_7_fu_8230_p3;
wire   [12:0] zext_ln181_18_fu_8237_p1;
wire   [12:0] select_ln181_13_fu_8253_p3;
wire   [8:0] select_ln181_14_fu_8263_p3;
wire   [12:0] zext_ln181_19_fu_8270_p1;
wire   [12:0] zext_ln181_16_fu_8184_p1;
wire   [7:0] mul_ln181_7_fu_8283_p1;
wire   [9:0] shl_ln181_3_fu_8300_p3;
wire   [10:0] zext_ln181_37_fu_8311_p1;
wire   [10:0] sub_ln181_15_fu_8315_p2;
wire  signed [11:0] sext_ln181_29_fu_8321_p1;
wire   [10:0] shl_ln181_10_fu_8330_p3;
wire   [8:0] shl_ln181_11_fu_8341_p3;
wire   [11:0] zext_ln181_41_fu_8356_p1;
wire  signed [11:0] sub_ln181_17_fu_8360_p2;
wire   [11:0] sub_ln181_16_fu_8325_p2;
wire   [11:0] shl_ln181_12_fu_8377_p3;
wire   [12:0] zext_ln181_42_fu_8384_p1;
wire  signed [12:0] sext_ln181_30_fu_8366_p1;
wire   [12:0] sub_ln181_18_fu_8388_p2;
wire   [12:0] select_ln181_25_fu_8394_p3;
wire   [9:0] zext_ln181_40_fu_8352_p1;
wire   [9:0] sub_ln181_19_fu_8405_p2;
wire   [9:0] zext_ln181_34_fu_8294_p1;
wire   [9:0] select_ln181_26_fu_8411_p3;
wire   [12:0] zext_ln181_36_fu_8307_p1;
wire   [12:0] sub_ln181_20_fu_8422_p2;
wire   [12:0] select_ln181_27_fu_8428_p3;
wire   [12:0] zext_ln181_31_fu_8288_p1;
wire   [11:0] add_ln181_2_fu_8445_p2;
wire   [12:0] zext_ln181_43_fu_8451_p1;
wire   [12:0] sub_ln181_112_fu_8439_p2;
wire   [12:0] select_ln181_28_fu_8455_p3;
wire   [10:0] zext_ln181_33_fu_8291_p1;
wire   [10:0] sub_ln181_113_fu_8466_p2;
wire   [10:0] zext_ln181_39_fu_8348_p1;
wire   [10:0] select_ln181_29_fu_8472_p3;
wire   [7:0] mul_ln181_9_fu_8486_p1;
wire   [9:0] zext_ln181_59_fu_8516_p1;
wire   [9:0] sub_ln181_27_fu_8520_p2;
wire   [7:0] mul_ln181_12_fu_8530_p1;
wire   [12:0] mul_ln181_12_fu_8530_p2;
wire  signed [12:0] sext_ln181_48_fu_8526_p1;
wire   [12:0] select_ln181_42_fu_8536_p3;
wire   [7:0] tmp_148_fu_8554_p8;
wire   [7:0] tmp_149_fu_8565_p8;
wire   [10:0] shl_ln181_21_fu_8589_p3;
wire   [8:0] shl_ln181_22_fu_8604_p3;
wire   [11:0] zext_ln181_87_fu_8623_p1;
wire   [11:0] zext_ln181_83_fu_8600_p1;
wire   [11:0] sub_ln181_40_fu_8627_p2;
wire   [11:0] tmp_191_fu_8637_p3;
wire   [12:0] zext_ln181_88_fu_8644_p1;
wire   [12:0] sub_ln181_119_fu_8648_p2;
wire  signed [12:0] sext_ln181_65_fu_8633_p1;
wire   [9:0] zext_ln181_86_fu_8619_p1;
wire   [9:0] zext_ln181_80_fu_8583_p1;
wire   [9:0] sub_ln181_41_fu_8660_p2;
wire   [9:0] shl_ln181_23_fu_8676_p3;
wire   [10:0] zext_ln181_81_fu_8586_p1;
wire   [10:0] zext_ln181_89_fu_8683_p1;
wire   [10:0] add_ln181_7_fu_8687_p2;
wire   [10:0] zext_ln181_85_fu_8615_p1;
wire   [10:0] select_ln181_58_fu_8693_p3;
wire   [12:0] zext_ln181_82_fu_8596_p1;
wire   [12:0] select_ln181_59_fu_8704_p3;
wire   [10:0] sub_ln181_42_fu_8717_p2;
wire   [12:0] select_ln181_61_fu_8727_p3;
wire   [12:0] zext_ln181_84_fu_8611_p1;
wire   [7:0] tmp_152_fu_8744_p8;
wire   [7:0] tmp_153_fu_8755_p8;
wire   [7:0] tmp_156_fu_8773_p8;
wire   [7:0] tmp_157_fu_8784_p8;
wire   [7:0] tmp_170_fu_8815_p8;
wire   [7:0] tmp_171_fu_8826_p8;
wire   [12:0] select_ln181_55_fu_8653_p3;
wire   [12:0] zext_ln181_35_fu_8297_p1;
wire   [12:0] add_ln191_8_fu_8851_p2;
wire   [13:0] zext_ln181_13_fu_8120_p1;
wire  signed [13:0] sext_ln191_2_fu_8857_p1;
wire  signed [13:0] sext_ln181_67_fu_8673_p1;
wire  signed [13:0] sext_ln181_32_fu_8401_p1;
wire  signed [13:0] sext_ln181_11_fu_8205_p1;
wire   [13:0] add_ln191_40_fu_8867_p2;
wire   [11:0] zext_ln181_90_fu_8700_p1;
wire  signed [11:0] sext_ln181_33_fu_8418_p1;
wire   [11:0] add_ln191_57_fu_8879_p2;
wire  signed [12:0] sext_ln181_13_fu_8226_p1;
wire  signed [12:0] sext_ln191_29_fu_8885_p1;
wire  signed [13:0] sext_ln181_22_fu_8280_p1;
wire  signed [13:0] sext_ln181_49_fu_8543_p1;
wire  signed [13:0] sext_ln181_68_fu_8710_p1;
wire  signed [13:0] sext_ln181_34_fu_8435_p1;
wire   [13:0] zext_ln181_91_fu_8714_p1;
wire  signed [13:0] sext_ln181_35_fu_8462_p1;
wire  signed [13:0] sext_ln181_70_fu_8734_p1;
wire  signed [13:0] sext_ln181_36_fu_8479_p1;
wire  signed [13:0] sext_ln181_16_fu_8259_p1;
wire   [13:0] add_ln191_108_fu_8913_p2;
wire   [9:0] tmp_187_fu_8938_p3;
wire   [11:0] zext_ln181_52_fu_8945_p1;
wire   [11:0] tmp_188_fu_8949_p3;
wire   [11:0] select_ln181_34_fu_8956_p3;
wire   [12:0] zext_ln181_53_fu_8963_p1;
wire   [10:0] tmp_189_fu_8975_p3;
wire   [11:0] zext_ln181_56_fu_8972_p1;
wire   [10:0] zext_ln181_64_fu_8999_p1;
wire   [10:0] sub_ln181_24_fu_9003_p2;
wire  signed [11:0] sext_ln181_45_fu_9009_p1;
wire   [11:0] sub_ln181_115_fu_8986_p2;
wire   [11:0] select_ln181_40_fu_9013_p3;
wire   [8:0] zext_ln181_68_fu_9024_p1;
wire   [8:0] sub_ln181_36_fu_9034_p2;
wire   [8:0] select_ln181_50_fu_9040_p3;
wire   [12:0] select_ln181_62_fu_9051_p3;
wire   [7:0] mul_ln181_18_fu_9066_p1;
wire   [7:0] mul_ln181_19_fu_9072_p1;
wire   [11:0] shl_ln181_28_fu_9081_p3;
wire   [9:0] shl_ln181_29_fu_9092_p3;
wire   [12:0] zext_ln181_105_fu_9099_p1;
wire   [12:0] zext_ln181_104_fu_9088_p1;
wire   [10:0] shl_ln181_30_fu_9109_p3;
wire   [12:0] zext_ln181_107_fu_9120_p1;
wire   [12:0] sub_ln181_51_fu_9103_p2;
wire   [12:0] select_ln181_70_fu_9124_p3;
wire   [11:0] zext_ln181_103_fu_9078_p1;
wire   [11:0] zext_ln181_106_fu_9116_p1;
wire   [11:0] sub_ln181_121_fu_9135_p2;
wire   [8:0] shl_ln181_31_fu_9145_p3;
wire   [12:0] zext_ln181_109_fu_9156_p1;
wire   [12:0] sub_ln181_52_fu_9160_p2;
wire  signed [12:0] sext_ln181_83_fu_9141_p1;
wire   [12:0] select_ln181_71_fu_9166_p3;
wire  signed [11:0] sub_ln181_53_fu_9177_p2;
wire   [11:0] select_ln181_72_fu_9187_p3;
wire   [11:0] zext_ln181_108_fu_9152_p1;
wire   [11:0] sub_ln181_55_fu_9204_p2;
wire  signed [12:0] sext_ln181_87_fu_9210_p1;
wire   [12:0] sub_ln181_54_fu_9198_p2;
wire   [12:0] select_ln181_73_fu_9214_p3;
wire   [12:0] sub_ln181_56_fu_9228_p2;
wire  signed [12:0] sext_ln181_85_fu_9183_p1;
wire   [12:0] select_ln181_76_fu_9234_p3;
wire   [7:0] mul_ln181_23_fu_9251_p1;
wire   [7:0] mul_ln181_25_fu_9264_p1;
wire   [11:0] shl_ln181_36_fu_9283_p3;
wire   [12:0] zext_ln181_125_fu_9290_p1;
wire   [12:0] sub_ln181_60_fu_9294_p2;
wire   [12:0] select_ln181_87_fu_9299_p3;
wire  signed [13:0] sext_ln181_46_fu_9020_p1;
wire  signed [13:0] sext_ln181_10_fu_8925_p1;
wire  signed [13:0] sext_ln181_31_fu_8931_p1;
wire   [13:0] add_ln181_10_fu_9310_p2;
wire  signed [13:0] sext_ln181_99_fu_9306_p1;
wire  signed [13:0] sext_ln181_84_fu_9173_p1;
wire   [9:0] shl_ln181_37_fu_9328_p3;
wire   [10:0] zext_ln181_127_fu_9339_p1;
wire  signed [10:0] sub_ln181_61_fu_9343_p2;
wire   [12:0] zext_ln181_126_fu_9335_p1;
wire   [12:0] sub_ln181_62_fu_9357_p2;
wire  signed [12:0] sext_ln181_103_fu_9353_p1;
wire   [12:0] select_ln181_88_fu_9363_p3;
wire   [10:0] tmp_192_fu_9374_p3;
wire   [11:0] zext_ln181_128_fu_9381_p1;
wire   [11:0] sub_ln181_124_fu_9385_p2;
wire   [11:0] select_ln181_89_fu_9390_p3;
wire   [10:0] zext_ln181_122_fu_9277_p1;
wire   [10:0] add_ln181_15_fu_9400_p2;
wire   [12:0] zext_ln181_129_fu_9406_p1;
wire   [12:0] select_ln181_90_fu_9410_p3;
wire  signed [11:0] sext_ln181_102_fu_9349_p1;
wire   [8:0] shl_ln181_38_fu_9429_p3;
wire   [11:0] zext_ln181_131_fu_9436_p1;
wire   [11:0] sub_ln181_64_fu_9440_p2;
wire   [11:0] sub_ln181_63_fu_9424_p2;
wire   [11:0] select_ln181_92_fu_9446_p3;
wire   [7:0] tmp_160_fu_9457_p8;
wire   [7:0] tmp_161_fu_9468_p8;
wire   [10:0] shl_ln181_39_fu_9486_p3;
wire   [7:0] tmp_162_fu_9504_p8;
wire   [7:0] tmp_163_fu_9515_p8;
wire   [7:0] tmp_164_fu_9533_p8;
wire   [7:0] tmp_165_fu_9544_p8;
wire   [7:0] tmp_166_fu_9562_p8;
wire   [7:0] tmp_167_fu_9573_p8;
wire   [7:0] tmp_168_fu_9591_p8;
wire   [7:0] tmp_169_fu_9602_p8;
wire  signed [13:0] sext_ln181_82_fu_9131_p1;
wire  signed [13:0] sext_ln181_98_fu_9280_p1;
wire   [13:0] add_ln191_6_fu_9623_p2;
wire  signed [14:0] sext_ln191_1_fu_9629_p1;
wire  signed [14:0] sext_ln191_3_fu_9633_p1;
wire  signed [13:0] sext_ln181_86_fu_9194_p1;
wire  signed [13:0] sext_ln181_104_fu_9370_p1;
wire   [13:0] add_ln191_39_fu_9642_p2;
wire  signed [14:0] sext_ln191_19_fu_9648_p1;
wire  signed [14:0] sext_ln191_20_fu_9652_p1;
wire  signed [13:0] sext_ln181_88_fu_9221_p1;
wire  signed [13:0] sext_ln181_105_fu_9396_p1;
wire   [13:0] add_ln191_56_fu_9661_p2;
wire  signed [13:0] sext_ln191_30_fu_9667_p1;
wire   [12:0] sub_ln181_114_fu_8967_p2;
wire  signed [12:0] sext_ln181_60_fu_9047_p1;
wire  signed [13:0] sext_ln181_89_fu_9225_p1;
wire  signed [13:0] sext_ln181_106_fu_9417_p1;
wire   [12:0] zext_ln181_130_fu_9421_p1;
(* use_dsp48 = "no" *) wire   [12:0] add_ln191_90_fu_9688_p2;
wire  signed [14:0] sext_ln181_15_fu_8928_p1;
wire  signed [14:0] sext_ln191_51_fu_9697_p1;
wire  signed [14:0] sext_ln191_50_fu_9693_p1;
wire   [14:0] add_ln191_92_fu_9700_p2;
wire  signed [13:0] sext_ln181_90_fu_9241_p1;
wire  signed [13:0] sext_ln181_107_fu_9453_p1;
wire   [13:0] add_ln191_107_fu_9712_p2;
wire  signed [14:0] sext_ln191_60_fu_9718_p1;
wire  signed [14:0] sext_ln191_61_fu_9722_p1;
wire  signed [13:0] sext_ln181_71_fu_9056_p1;
wire  signed [13:0] sext_ln181_91_fu_9245_p1;
wire   [12:0] select_ln181_fu_9740_p3;
wire   [8:0] shl_ln1_fu_9750_p3;
wire   [9:0] zext_ln181_5_fu_9761_p1;
wire  signed [9:0] sub_ln181_fu_9765_p2;
wire  signed [12:0] sext_ln181_1_fu_9771_p1;
wire   [9:0] shl_ln181_1_fu_9781_p3;
wire   [10:0] zext_ln181_6_fu_9788_p1;
wire  signed [10:0] sub_ln181_1_fu_9792_p2;
wire   [10:0] select_ln181_2_fu_9802_p3;
wire  signed [11:0] sext_ln181_3_fu_9809_p1;
wire   [11:0] zext_ln181_2_fu_9737_p1;
wire   [9:0] select_ln181_3_fu_9819_p3;
wire   [11:0] shl_ln181_2_fu_9830_p3;
wire   [12:0] zext_ln181_8_fu_9837_p1;
wire   [12:0] zext_ln181_3_fu_9757_p1;
wire  signed [12:0] sext_ln181_2_fu_9798_p1;
wire   [12:0] sub_ln181_3_fu_9841_p2;
wire   [9:0] select_ln181_5_fu_9854_p3;
wire   [11:0] shl_ln181_8_fu_9880_p3;
wire   [8:0] shl_ln181_9_fu_9891_p3;
wire   [12:0] zext_ln181_26_fu_9902_p1;
wire   [12:0] zext_ln181_24_fu_9887_p1;
wire   [10:0] shl_ln181_s_fu_9912_p3;
wire   [11:0] zext_ln181_25_fu_9898_p1;
wire   [11:0] zext_ln181_27_fu_9919_p1;
wire  signed [11:0] sub_ln181_10_fu_9923_p2;
wire  signed [12:0] sext_ln181_18_fu_9929_p1;
wire   [12:0] sub_ln181_9_fu_9906_p2;
wire   [9:0] tmp_185_fu_9940_p3;
wire   [10:0] zext_ln181_21_fu_9871_p1;
wire   [10:0] zext_ln181_28_fu_9947_p1;
wire   [10:0] sub_ln181_110_fu_9951_p2;
wire   [10:0] select_ln181_16_fu_9957_p3;
wire   [11:0] zext_ln181_23_fu_9877_p1;
wire   [11:0] add_ln181_1_fu_9968_p2;
wire   [11:0] sub_ln181_11_fu_9978_p2;
wire  signed [12:0] sext_ln181_20_fu_9984_p1;
wire   [12:0] zext_ln181_29_fu_9974_p1;
wire   [12:0] select_ln181_17_fu_9988_p3;
wire   [12:0] zext_ln181_30_fu_10005_p1;
wire   [12:0] sub_ln181_12_fu_9999_p2;
wire   [12:0] select_ln181_19_fu_10009_p3;
wire   [12:0] sub_ln181_111_fu_10020_p2;
wire   [12:0] select_ln181_20_fu_10025_p3;
wire   [8:0] zext_ln181_22_fu_9874_p1;
wire   [8:0] sub_ln181_13_fu_10036_p2;
wire  signed [11:0] sext_ln181_25_fu_10042_p1;
wire   [11:0] select_ln181_21_fu_10046_p3;
wire  signed [12:0] sext_ln181_26_fu_10053_p1;
wire   [12:0] zext_ln181_9_fu_9861_p1;
wire   [12:0] sub_ln181_14_fu_10057_p2;
wire   [12:0] select_ln181_22_fu_10067_p3;
wire   [11:0] select_ln181_30_fu_10077_p3;
wire   [10:0] shl_ln181_13_fu_10089_p3;
wire   [12:0] zext_ln181_48_fu_10100_p1;
wire   [12:0] select_ln181_31_fu_10104_p3;
wire   [8:0] shl_ln181_14_fu_10114_p3;
wire   [11:0] zext_ln181_47_fu_10096_p1;
wire   [11:0] zext_ln181_50_fu_10125_p1;
wire  signed [11:0] sub_ln181_21_fu_10129_p2;
wire   [11:0] select_ln181_32_fu_10139_p3;
wire   [11:0] zext_ln181_45_fu_10086_p1;
wire   [11:0] add_ln181_5_fu_10150_p2;
wire  signed [12:0] sext_ln181_38_fu_10135_p1;
wire   [12:0] zext_ln181_51_fu_10156_p1;
wire   [11:0] sub_ln181_22_fu_10170_p2;
wire  signed [12:0] sext_ln181_43_fu_10176_p1;
wire   [12:0] zext_ln181_49_fu_10121_p1;
wire   [12:0] sub_ln181_23_fu_10180_p2;
wire   [12:0] select_ln181_37_fu_10186_p3;
wire   [11:0] select_ln181_38_fu_10197_p3;
wire   [8:0] zext_ln181_57_fu_10208_p1;
wire   [8:0] select_ln181_39_fu_10217_p3;
wire   [11:0] shl_ln181_17_fu_10230_p3;
wire   [12:0] zext_ln181_65_fu_10237_p1;
wire   [12:0] zext_ln181_60_fu_10214_p1;
wire   [12:0] sub_ln181_26_fu_10246_p2;
wire   [12:0] sub_ln181_25_fu_10241_p2;
wire   [12:0] select_ln181_41_fu_10252_p3;
wire   [12:0] zext_ln181_63_fu_10227_p1;
wire   [11:0] zext_ln181_58_fu_10211_p1;
wire   [11:0] sub_ln181_29_fu_10269_p2;
wire  signed [12:0] sext_ln181_50_fu_10274_p1;
wire   [12:0] sub_ln181_28_fu_10263_p2;
wire   [12:0] select_ln181_43_fu_10278_p3;
wire   [12:0] sub_ln181_116_fu_10295_p2;
wire   [12:0] sub_ln181_30_fu_10289_p2;
wire   [12:0] select_ln181_44_fu_10300_p3;
wire   [11:0] sub_ln181_32_fu_10317_p2;
wire  signed [12:0] sext_ln181_53_fu_10322_p1;
wire   [12:0] sub_ln181_33_fu_10326_p2;
wire   [12:0] sub_ln181_31_fu_10311_p2;
wire   [12:0] select_ln181_45_fu_10331_p3;
wire   [11:0] shl_ln181_18_fu_10354_p3;
wire   [8:0] shl_ln181_19_fu_10365_p3;
wire   [12:0] zext_ln181_70_fu_10361_p1;
wire   [12:0] zext_ln181_72_fu_10376_p1;
wire   [10:0] tmp_190_fu_10386_p3;
wire   [11:0] zext_ln181_69_fu_10351_p1;
wire   [11:0] zext_ln181_73_fu_10393_p1;
wire   [11:0] sub_ln181_117_fu_10397_p2;
wire  signed [12:0] sext_ln181_56_fu_10403_p1;
wire   [12:0] sub_ln181_34_fu_10380_p2;
wire   [12:0] select_ln181_47_fu_10407_p3;
wire   [11:0] zext_ln181_71_fu_10372_p1;
wire   [11:0] sub_ln181_35_fu_10418_p2;
wire   [11:0] sub_ln181_37_fu_10431_p2;
wire   [12:0] zext_ln181_66_fu_10345_p1;
wire   [12:0] sub_ln181_38_fu_10441_p2;
wire  signed [12:0] sext_ln181_61_fu_10437_p1;
wire   [12:0] select_ln181_51_fu_10447_p3;
wire   [9:0] shl_ln181_20_fu_10458_p3;
wire   [10:0] zext_ln181_67_fu_10348_p1;
wire   [10:0] zext_ln181_74_fu_10465_p1;
wire   [10:0] add_ln181_6_fu_10469_p2;
wire   [12:0] zext_ln181_75_fu_10475_p1;
wire   [12:0] select_ln181_52_fu_10479_p3;
wire   [11:0] sub_ln181_39_fu_10490_p2;
wire   [11:0] select_ln181_53_fu_10496_p3;
wire   [11:0] zext_ln181_76_fu_10507_p1;
wire   [11:0] select_ln181_54_fu_10511_p3;
wire   [12:0] zext_ln181_77_fu_10518_p1;
wire   [10:0] shl_ln181_24_fu_10534_p3;
wire   [11:0] zext_ln181_95_fu_10541_p1;
wire   [11:0] add_ln181_8_fu_10545_p2;
wire   [8:0] zext_ln181_94_fu_10531_p1;
wire   [8:0] sub_ln181_44_fu_10554_p2;
wire   [12:0] zext_ln181_96_fu_10550_p1;
wire   [12:0] select_ln181_63_fu_10564_p3;
wire   [11:0] sub_ln181_45_fu_10575_p2;
wire  signed [12:0] sext_ln181_74_fu_10581_p1;
wire   [12:0] sub_ln181_46_fu_10585_p2;
wire   [12:0] select_ln181_64_fu_10590_p3;
wire   [11:0] shl_ln181_25_fu_10601_p3;
wire   [8:0] shl_ln181_26_fu_10612_p3;
wire   [12:0] zext_ln181_99_fu_10623_p1;
wire   [12:0] zext_ln181_97_fu_10608_p1;
wire   [11:0] zext_ln181_98_fu_10619_p1;
wire  signed [11:0] sub_ln181_48_fu_10633_p2;
wire  signed [12:0] sext_ln181_76_fu_10639_p1;
wire   [12:0] select_ln181_65_fu_10643_p3;
wire   [11:0] select_ln181_66_fu_10654_p3;
wire   [9:0] shl_ln181_27_fu_10663_p3;
wire   [10:0] zext_ln181_101_fu_10670_p1;
wire   [10:0] sub_ln181_49_fu_10674_p2;
wire   [11:0] sub_ln181_50_fu_10684_p2;
wire  signed [11:0] sext_ln181_78_fu_10680_p1;
wire   [11:0] select_ln181_67_fu_10690_p3;
wire   [11:0] sub_ln181_120_fu_10701_p2;
wire   [11:0] select_ln181_69_fu_10706_p3;
wire   [10:0] shl_ln181_32_fu_10723_p3;
wire   [11:0] zext_ln181_113_fu_10730_p1;
wire   [11:0] add_ln181_9_fu_10734_p2;
wire   [11:0] shl_ln181_33_fu_10743_p3;
wire   [9:0] shl_ln181_34_fu_10754_p3;
wire   [12:0] zext_ln181_117_fu_10765_p1;
wire   [12:0] zext_ln181_115_fu_10750_p1;
wire   [12:0] sub_ln181_57_fu_10769_p2;
wire   [12:0] zext_ln181_114_fu_10739_p1;
wire   [12:0] select_ln181_78_fu_10775_p3;
wire   [11:0] sub_ln181_122_fu_10792_p2;
wire  signed [12:0] sext_ln181_93_fu_10797_p1;
wire   [12:0] sub_ln181_58_fu_10786_p2;
wire   [12:0] select_ln181_79_fu_10801_p3;
wire   [10:0] zext_ln181_112_fu_10720_p1;
wire   [10:0] zext_ln181_116_fu_10761_p1;
wire   [10:0] sub_ln181_123_fu_10812_p2;
wire   [10:0] select_ln181_80_fu_10818_p3;
wire   [11:0] sub_ln181_59_fu_10829_p2;
wire   [11:0] select_ln181_81_fu_10834_p3;
wire   [11:0] select_ln181_82_fu_10844_p3;
wire   [8:0] shl_ln181_35_fu_10853_p3;
wire   [11:0] zext_ln181_119_fu_10860_p1;
wire   [11:0] select_ln181_84_fu_10864_p3;
wire  signed [14:0] sext_ln181_66_fu_10528_p1;
wire  signed [14:0] sext_ln181_101_fu_10877_p1;
wire  signed [14:0] sext_ln181_100_fu_10874_p1;
wire   [14:0] add_ln181_13_fu_10880_p2;
wire   [7:0] mul_ln181_30_fu_10907_p1;
wire   [8:0] shl_ln181_40_fu_10916_p3;
wire  signed [12:0] sext_ln181_109_fu_10913_p1;
wire   [12:0] zext_ln181_139_fu_10931_p1;
wire   [8:0] zext_ln181_133_fu_10898_p1;
wire   [8:0] sub_ln181_67_fu_10941_p2;
wire  signed [12:0] sext_ln181_110_fu_10947_p1;
wire   [12:0] sub_ln181_66_fu_10935_p2;
wire   [12:0] select_ln181_95_fu_10951_p3;
wire   [9:0] shl_ln181_41_fu_10962_p3;
wire   [10:0] zext_ln181_140_fu_10969_p1;
wire   [10:0] sub_ln181_68_fu_10973_p2;
wire   [11:0] shl_ln181_42_fu_10983_p3;
wire   [12:0] zext_ln181_141_fu_10990_p1;
wire  signed [12:0] sext_ln181_112_fu_10979_p1;
wire   [12:0] select_ln181_96_fu_10994_p3;
wire   [11:0] zext_ln181_132_fu_10895_p1;
wire   [11:0] add_ln181_16_fu_11007_p2;
wire   [12:0] zext_ln181_142_fu_11012_p1;
wire   [12:0] select_ln181_97_fu_11016_p3;
wire   [11:0] zext_ln181_138_fu_10927_p1;
wire   [11:0] sub_ln181_70_fu_11027_p2;
wire   [12:0] sub_ln181_71_fu_11036_p2;
wire  signed [12:0] sext_ln181_115_fu_11032_p1;
wire   [12:0] sub_ln181_125_fu_11056_p2;
wire   [9:0] zext_ln181_137_fu_10923_p1;
wire   [9:0] sub_ln181_72_fu_11069_p2;
wire   [10:0] zext_ln181_134_fu_10901_p1;
wire   [10:0] sub_ln181_73_fu_11079_p2;
wire  signed [10:0] sext_ln181_118_fu_11075_p1;
wire   [8:0] shl_ln181_43_fu_11105_p3;
wire   [8:0] zext_ln181_145_fu_11095_p1;
wire   [11:0] shl_ln181_44_fu_11123_p3;
wire   [12:0] zext_ln181_148_fu_11130_p1;
wire   [12:0] zext_ln181_146_fu_11112_p1;
wire   [12:0] sub_ln181_126_fu_11140_p2;
wire   [12:0] sub_ln181_75_fu_11134_p2;
wire   [12:0] select_ln181_104_fu_11146_p3;
wire   [12:0] sub_ln181_78_fu_11168_p2;
wire   [12:0] select_ln181_106_fu_11174_p3;
wire   [12:0] zext_ln181_149_fu_11164_p1;
wire   [12:0] sub_ln181_79_fu_11185_p2;
wire   [12:0] select_ln181_107_fu_11191_p3;
wire   [10:0] shl_ln181_46_fu_11202_p3;
wire   [11:0] zext_ln181_152_fu_11213_p1;
wire   [11:0] sub_ln181_80_fu_11217_p2;
wire   [11:0] select_ln181_108_fu_11223_p3;
wire  signed [12:0] sext_ln181_126_fu_11230_p1;
wire   [12:0] sub_ln181_81_fu_11234_p2;
wire   [8:0] select_ln181_109_fu_11244_p3;
wire   [8:0] shl_ln181_47_fu_11264_p3;
wire   [9:0] zext_ln181_159_fu_11279_p1;
wire   [9:0] sub_ln181_82_fu_11283_p2;
wire   [10:0] shl_ln181_48_fu_11296_p3;
wire   [11:0] zext_ln181_154_fu_11255_p1;
wire   [11:0] zext_ln181_160_fu_11303_p1;
wire   [11:0] add_ln181_17_fu_11307_p2;
wire   [11:0] tmp_193_fu_11317_p3;
wire   [12:0] zext_ln181_162_fu_11324_p1;
wire   [12:0] sub_ln181_127_fu_11328_p2;
wire   [12:0] zext_ln181_161_fu_11313_p1;
wire   [12:0] select_ln181_111_fu_11334_p3;
wire   [11:0] zext_ln181_158_fu_11275_p1;
wire  signed [11:0] sub_ln181_83_fu_11345_p2;
wire   [11:0] sub_ln181_84_fu_11355_p2;
wire  signed [12:0] sext_ln181_131_fu_11361_p1;
wire   [12:0] sub_ln181_85_fu_11365_p2;
wire  signed [12:0] sext_ln181_130_fu_11351_p1;
wire   [12:0] select_ln181_112_fu_11371_p3;
wire   [12:0] zext_ln181_157_fu_11271_p1;
wire   [12:0] sub_ln181_86_fu_11382_p2;
wire   [12:0] select_ln181_113_fu_11388_p3;
wire   [8:0] zext_ln181_156_fu_11261_p1;
wire   [8:0] sub_ln181_87_fu_11399_p2;
wire  signed [11:0] sext_ln181_134_fu_11405_p1;
wire   [11:0] select_ln181_114_fu_11409_p3;
wire   [11:0] sub_ln181_88_fu_11420_p2;
wire   [12:0] sub_ln181_89_fu_11433_p2;
wire   [12:0] select_ln181_116_fu_11439_p3;
wire   [10:0] shl_ln181_49_fu_11469_p3;
wire   [11:0] zext_ln181_167_fu_11476_p1;
wire   [11:0] zext_ln181_165_fu_11463_p1;
wire   [11:0] sub_ln181_90_fu_11480_p2;
wire   [11:0] shl_ln181_50_fu_11490_p3;
wire   [9:0] shl_ln181_51_fu_11501_p3;
wire   [12:0] zext_ln181_170_fu_11512_p1;
wire   [12:0] zext_ln181_168_fu_11497_p1;
wire   [12:0] sub_ln181_91_fu_11516_p2;
wire  signed [12:0] sext_ln181_139_fu_11486_p1;
wire   [12:0] select_ln181_118_fu_11522_p3;
wire   [8:0] shl_ln181_52_fu_11533_p3;
wire   [8:0] select_ln181_119_fu_11548_p3;
wire   [10:0] zext_ln181_169_fu_11508_p1;
wire   [10:0] zext_ln181_166_fu_11466_p1;
wire   [11:0] zext_ln181_171_fu_11540_p1;
wire   [8:0] zext_ln181_164_fu_11460_p1;
wire   [8:0] sub_ln181_94_fu_11587_p2;
wire   [12:0] sub_ln181_95_fu_11597_p2;
wire  signed [12:0] sext_ln181_148_fu_11593_p1;
wire   [12:0] select_ln181_123_fu_11603_p3;
wire  signed [11:0] sext_ln181_145_fu_11583_p1;
wire   [9:0] zext_ln181_172_fu_11544_p1;
wire   [9:0] sub_ln181_97_fu_11620_p2;
wire  signed [11:0] sext_ln181_150_fu_11626_p1;
wire   [11:0] sub_ln181_96_fu_11614_p2;
wire   [11:0] select_ln181_124_fu_11630_p3;
wire   [9:0] tmp_194_fu_11657_p3;
wire   [10:0] st_fu_11650_p3;
wire   [10:0] zext_ln181_178_fu_11664_p1;
wire   [10:0] select_ln181_125_fu_11668_p3;
wire   [11:0] zext_ln181_179_fu_11675_p1;
wire   [11:0] zext_ln181_177_fu_11647_p1;
wire   [7:0] mul_ln181_35_fu_11685_p1;
wire   [12:0] zext_ln181_175_fu_11641_p1;
wire   [11:0] zext_ln181_180_fu_11691_p1;
wire  signed [11:0] sub_ln181_99_fu_11695_p2;
wire  signed [12:0] sext_ln181_153_fu_11701_p1;
wire   [12:0] mul_ln181_35_fu_11685_p2;
wire   [12:0] select_ln181_126_fu_11705_p3;
wire   [11:0] shl_ln181_53_fu_11716_p3;
wire   [10:0] sub_ln181_100_fu_11731_p2;
wire  signed [12:0] sext_ln181_155_fu_11737_p1;
wire   [12:0] zext_ln181_181_fu_11723_p1;
wire   [12:0] select_ln181_127_fu_11741_p3;
wire   [12:0] sub_ln181_101_fu_11748_p2;
wire   [8:0] shl_ln181_54_fu_11764_p3;
wire   [12:0] zext_ln181_185_fu_11779_p1;
wire   [12:0] sub_ln181_103_fu_11783_p2;
wire   [12:0] sub_ln181_102_fu_11758_p2;
wire   [12:0] select_ln181_128_fu_11789_p3;
wire   [11:0] zext_ln181_182_fu_11727_p1;
wire   [9:0] zext_ln181_184_fu_11775_p1;
wire   [9:0] sub_ln181_104_fu_11814_p2;
wire   [10:0] zext_ln181_176_fu_11644_p1;
wire   [10:0] add_ln181_19_fu_11824_p2;
wire   [11:0] zext_ln181_186_fu_11830_p1;
wire  signed [11:0] sext_ln181_159_fu_11820_p1;
wire   [11:0] select_ln181_131_fu_11834_p3;
wire   [11:0] zext_ln181_183_fu_11771_p1;
wire   [11:0] add_ln181_20_fu_11845_p2;
wire   [12:0] zext_ln181_187_fu_11851_p1;
wire   [7:0] mul_ln181_38_fu_11869_p1;
wire   [8:0] shl_ln181_55_fu_11874_p3;
wire   [9:0] zext_ln181_190_fu_11885_p1;
wire   [9:0] sub_ln181_105_fu_11889_p2;
wire  signed [12:0] sext_ln181_164_fu_11895_p1;
wire   [12:0] mul_ln181_38_fu_11869_p2;
wire   [12:0] select_ln181_135_fu_11899_p3;
wire   [11:0] shl_ln181_56_fu_11917_p3;
wire   [12:0] zext_ln181_191_fu_11924_p1;
wire   [12:0] zext_ln181_189_fu_11881_p1;
wire   [12:0] sub_ln181_129_fu_11934_p2;
wire   [12:0] sub_ln181_106_fu_11928_p2;
wire   [12:0] select_ln181_137_fu_11939_p3;
wire   [12:0] select_ln181_138_fu_11950_p3;
wire   [9:0] shl_ln181_57_fu_11961_p3;
wire   [12:0] zext_ln181_192_fu_11968_p1;
wire   [12:0] sub_ln181_107_fu_11972_p2;
wire   [7:0] mul_ln181_40_fu_11982_p1;
wire   [10:0] shl_ln181_58_fu_11987_p3;
wire   [11:0] zext_ln181_193_fu_11994_p1;
wire   [11:0] sub_ln181_108_fu_11998_p2;
wire  signed [12:0] sext_ln181_170_fu_12004_p1;
wire   [12:0] mul_ln181_40_fu_11982_p2;
wire   [12:0] select_ln181_139_fu_12008_p3;
wire  signed [15:0] sext_ln181_140_fu_11529_p1;
wire   [12:0] select_ln181_15_fu_9933_p3;
wire   [12:0] zext_ln181_61_fu_10223_p1;
wire  signed [13:0] sext_ln181_37_fu_10110_p1;
wire  signed [13:0] sext_ln181_57_fu_10414_p1;
wire  signed [13:0] sext_ln181_fu_9746_p1;
wire   [13:0] add_ln191_17_fu_12035_p2;
wire  signed [13:0] sext_ln181_73_fu_10571_p1;
wire  signed [13:0] sext_ln181_92_fu_10782_p1;
wire   [12:0] select_ln181_1_fu_9775_p3;
wire  signed [12:0] sext_ln181_19_fu_9964_p1;
wire   [12:0] zext_ln181_173_fu_11555_p1;
wire   [12:0] add_ln191_27_fu_12053_p2;
wire  signed [13:0] sext_ln181_94_fu_10808_p1;
wire  signed [13:0] sext_ln181_39_fu_10146_p1;
wire  signed [13:0] sext_ln181_111_fu_10958_p1;
wire  signed [13:0] sext_ln181_75_fu_10597_p1;
wire  signed [13:0] sext_ln181_129_fu_11341_p1;
wire  signed [13:0] sext_ln181_154_fu_11712_p1;
wire  signed [13:0] sext_ln181_121_fu_11153_p1;
wire  signed [13:0] sext_ln181_165_fu_11906_p1;
wire  signed [13:0] sext_ln181_21_fu_9995_p1;
wire  signed [13:0] sext_ln181_47_fu_10259_p1;
wire  signed [13:0] sext_ln181_77_fu_10650_p1;
wire  signed [13:0] sext_ln181_95_fu_10825_p1;
wire  signed [13:0] sext_ln181_132_fu_11378_p1;
wire  signed [13:0] sext_ln181_156_fu_11754_p1;
wire  signed [13:0] sext_ln181_5_fu_9826_p1;
wire  signed [13:0] sext_ln191_33_fu_12110_p1;
wire   [13:0] add_ln191_63_fu_12113_p2;
wire  signed [14:0] sext_ln191_32_fu_12107_p1;
wire  signed [14:0] sext_ln191_34_fu_12119_p1;
wire   [13:0] zext_ln181_100_fu_10659_p1;
wire  signed [13:0] sext_ln181_96_fu_10840_p1;
wire  signed [13:0] sext_ln181_133_fu_11395_p1;
wire  signed [13:0] sext_ln181_157_fu_11796_p1;
wire  signed [13:0] sext_ln181_114_fu_11023_p1;
wire   [13:0] add_ln191_66_fu_12135_p2;
wire  signed [13:0] sext_ln181_124_fu_11181_p1;
wire  signed [13:0] sext_ln181_167_fu_11946_p1;
wire  signed [14:0] sext_ln181_14_fu_9865_p1;
wire  signed [14:0] sext_ln191_40_fu_12156_p1;
wire  signed [14:0] sext_ln191_39_fu_12153_p1;
wire   [14:0] add_ln191_75_fu_12159_p2;
wire  signed [13:0] sext_ln181_23_fu_10016_p1;
wire  signed [13:0] sext_ln181_51_fu_10285_p1;
wire  signed [13:0] sext_ln181_62_fu_10454_p1;
wire  signed [13:0] sext_ln181_79_fu_10697_p1;
wire   [12:0] zext_ln181_118_fu_10849_p1;
wire   [12:0] select_ln181_98_fu_11042_p3;
wire   [12:0] add_ln191_82_fu_12183_p2;
wire   [11:0] select_ln181_129_fu_11800_p3;
wire   [11:0] add_ln191_83_fu_12193_p2;
wire  signed [12:0] sext_ln181_135_fu_11416_p1;
wire  signed [12:0] sext_ln191_46_fu_12199_p1;
wire   [12:0] add_ln191_84_fu_12203_p2;
wire  signed [13:0] sext_ln191_45_fu_12189_p1;
wire  signed [13:0] sext_ln191_47_fu_12209_p1;
wire  signed [13:0] sext_ln181_125_fu_11198_p1;
wire  signed [13:0] sext_ln181_168_fu_11957_p1;
wire  signed [13:0] sext_ln181_24_fu_10032_p1;
wire  signed [13:0] sext_ln181_52_fu_10307_p1;
wire  signed [13:0] sext_ln181_42_fu_10167_p1;
wire  signed [13:0] sext_ln181_63_fu_10486_p1;
wire  signed [15:0] sext_ln181_149_fu_11610_p1;
wire  signed [13:0] sext_ln181_127_fu_11240_p1;
wire  signed [13:0] sext_ln181_169_fu_11978_p1;
wire  signed [13:0] sext_ln181_27_fu_10063_p1;
wire  signed [13:0] sext_ln181_54_fu_10338_p1;
wire   [13:0] add_ln191_112_fu_12253_p2;
wire  signed [13:0] sext_ln181_44_fu_10193_p1;
wire  signed [13:0] sext_ln181_64_fu_10503_p1;
wire   [13:0] add_ln191_113_fu_12263_p2;
wire  signed [14:0] sext_ln191_63_fu_12259_p1;
wire  signed [14:0] sext_ln191_64_fu_12269_p1;
wire  signed [12:0] sext_ln181_81_fu_10713_p1;
wire   [12:0] zext_ln181_120_fu_10870_p1;
wire  signed [13:0] sext_ln181_137_fu_11446_p1;
wire  signed [13:0] sext_ln181_160_fu_11841_p1;
wire  signed [15:0] sext_ln181_151_fu_11637_p1;
wire  signed [14:0] sext_ln181_171_fu_12015_p1;
wire  signed [14:0] sext_ln191_69_fu_12301_p1;
wire   [12:0] zext_ln181_151_fu_11209_p1;
wire   [12:0] zext_ln181_44_fu_10082_p1;
wire   [12:0] add_ln191_124_fu_12310_p2;
wire  signed [13:0] sext_ln181_17_fu_9868_p1;
wire  signed [13:0] sext_ln181_108_fu_10892_p1;
wire   [13:0] zext_ln181_153_fu_11251_p1;
wire   [13:0] add_ln191_125_fu_12320_p2;
wire   [13:0] zext_ln191_fu_12316_p1;
wire   [13:0] add_ln191_126_fu_12326_p2;
wire  signed [13:0] sext_ln181_28_fu_10073_p1;
wire  signed [13:0] sext_ln181_55_fu_10342_p1;
wire   [12:0] zext_ln181_54_fu_10204_p1;
wire   [12:0] sub_ln181_118_fu_10522_p2;
wire   [12:0] select_ln181_68_fu_12371_p3;
wire   [14:0] zext_ln181_147_fu_12400_p1;
wire   [10:0] zext_ln181_150_fu_12408_p1;
wire   [10:0] sub_ln181_76_fu_12411_p2;
wire  signed [11:0] sext_ln181_122_fu_12417_p1;
wire   [12:0] zext_ln181_174_fu_12433_p1;
wire  signed [12:0] sext_ln181_141_fu_12430_p1;
wire   [12:0] select_ln181_120_fu_12436_p3;
wire   [12:0] select_ln181_121_fu_12447_p3;
wire  signed [12:0] sext_ln181_146_fu_12457_p1;
wire   [12:0] select_ln181_122_fu_12460_p3;
wire  signed [14:0] sext_ln191_5_fu_12476_p1;
wire  signed [14:0] sext_ln191_6_fu_12479_p1;
wire  signed [12:0] sext_ln181_128_fu_12427_p1;
wire  signed [12:0] sext_ln181_152_fu_12470_p1;
wire   [12:0] select_ln181_94_fu_12386_p3;
wire   [12:0] add_ln191_21_fu_12491_p2;
wire   [12:0] add_ln191_22_fu_12497_p2;
wire  signed [14:0] sext_ln191_8_fu_12488_p1;
wire  signed [14:0] sext_ln191_9_fu_12503_p1;
wire  signed [14:0] sext_ln181_163_fu_12473_p1;
wire   [14:0] sub_ln181_74_fu_12403_p2;
wire  signed [14:0] sext_ln181_58_fu_12365_p1;
wire  signed [14:0] sext_ln191_13_fu_12519_p1;
wire  signed [14:0] sext_ln191_15_fu_12528_p1;
wire  signed [14:0] sext_ln191_16_fu_12531_p1;
wire  signed [15:0] sext_ln181_142_fu_12443_p1;
wire   [15:0] add_ln191_36_fu_12544_p2;
wire  signed [15:0] sext_ln191_18_fu_12550_p1;
wire   [15:0] add_ln191_38_fu_12553_p2;
wire  signed [15:0] sext_ln191_21_fu_12559_p1;
wire  signed [13:0] sext_ln181_40_fu_12359_p1;
wire  signed [13:0] sext_ln181_59_fu_12368_p1;
wire  signed [13:0] sext_ln181_4_fu_12350_p1;
wire   [13:0] add_ln191_45_fu_12571_p2;
wire   [13:0] add_ln191_46_fu_12577_p2;
wire  signed [14:0] sext_ln191_22_fu_12568_p1;
wire  signed [14:0] sext_ln191_23_fu_12583_p1;
wire  signed [14:0] sext_ln181_113_fu_12391_p1;
wire  signed [14:0] sext_ln191_26_fu_12596_p1;
wire  signed [14:0] sext_ln191_25_fu_12593_p1;
wire   [14:0] add_ln191_50_fu_12599_p2;
wire  signed [14:0] sext_ln191_35_fu_12611_p1;
wire  signed [14:0] sext_ln191_36_fu_12614_p1;
wire   [14:0] add_ln191_68_fu_12617_p2;
wire  signed [15:0] sext_ln181_144_fu_12453_p1;
wire   [15:0] add_ln191_70_fu_12632_p2;
wire  signed [15:0] sext_ln191_38_fu_12638_p1;
wire   [15:0] add_ln191_72_fu_12641_p2;
wire  signed [15:0] sext_ln191_41_fu_12647_p1;
wire  signed [14:0] sext_ln181_41_fu_12362_p1;
wire  signed [14:0] sext_ln191_43_fu_12659_p1;
wire  signed [14:0] sext_ln191_42_fu_12656_p1;
wire   [14:0] add_ln191_80_fu_12662_p2;
wire  signed [15:0] sext_ln181_147_fu_12466_p1;
wire   [15:0] add_ln191_87_fu_12678_p2;
wire  signed [15:0] sext_ln191_49_fu_12684_p1;
wire   [15:0] add_ln191_89_fu_12687_p2;
wire  signed [15:0] sext_ln191_52_fu_12693_p1;
wire  signed [14:0] sext_ln181_6_fu_12353_p1;
wire  signed [14:0] sext_ln191_54_fu_12705_p1;
wire  signed [14:0] sext_ln191_53_fu_12702_p1;
wire   [14:0] add_ln191_97_fu_12708_p2;
wire  signed [13:0] sext_ln181_80_fu_12376_p1;
wire  signed [13:0] sext_ln181_97_fu_12380_p1;
wire  signed [15:0] sext_ln191_59_fu_12726_p1;
wire   [15:0] add_ln191_106_fu_12729_p2;
wire  signed [15:0] sext_ln191_62_fu_12734_p1;
wire  signed [14:0] sext_ln181_117_fu_12394_p1;
wire  signed [14:0] sext_ln191_67_fu_12746_p1;
wire  signed [14:0] sext_ln191_66_fu_12743_p1;
wire   [14:0] add_ln191_117_fu_12749_p2;
wire  signed [15:0] sext_ln191_70_fu_12761_p1;
wire   [15:0] add_ln191_123_fu_12764_p2;
wire  signed [15:0] sext_ln191_71_fu_12769_p1;
wire  signed [13:0] sext_ln181_7_fu_12356_p1;
wire  signed [13:0] sext_ln191_73_fu_12781_p1;
wire   [13:0] add_ln191_131_fu_12784_p2;
wire  signed [14:0] sext_ln191_72_fu_12778_p1;
wire  signed [14:0] sext_ln191_74_fu_12790_p1;
wire   [12:0] zext_ln181_121_fu_12383_p1;
wire   [11:0] select_ln181_105_fu_12814_p3;
wire  signed [13:0] sext_ln181_120_fu_12811_p1;
wire  signed [13:0] sext_ln181_162_fu_12838_p1;
wire   [13:0] add_ln191_2_fu_12844_p2;
wire  signed [15:0] sext_ln191_fu_12850_p1;
wire   [15:0] add_ln191_4_fu_12854_p2;
wire  signed [15:0] sext_ln191_4_fu_12859_p1;
wire  signed [15:0] sext_ln191_11_fu_12872_p1;
wire   [15:0] add_ln191_26_fu_12875_p2;
wire  signed [15:0] sext_ln191_12_fu_12881_p1;
wire  signed [15:0] sext_ln191_24_fu_12890_p1;
wire  signed [15:0] sext_ln191_27_fu_12893_p1;
wire   [15:0] add_ln191_52_fu_12896_p2;
wire  signed [15:0] sext_ln181_143_fu_12829_p1;
wire  signed [13:0] sext_ln181_123_fu_12819_p1;
wire  signed [13:0] sext_ln181_166_fu_12841_p1;
wire   [13:0] add_ln191_54_fu_12917_p2;
wire   [15:0] add_ln191_53_fu_12911_p2;
wire  signed [15:0] sext_ln191_28_fu_12923_p1;
wire  signed [15:0] sext_ln191_44_fu_12933_p1;
wire  signed [15:0] sext_ln191_48_fu_12936_p1;
wire   [15:0] add_ln191_86_fu_12939_p2;
wire  signed [13:0] sext_ln181_136_fu_12823_p1;
wire  signed [13:0] sext_ln181_158_fu_12832_p1;
wire  signed [13:0] sext_ln181_116_fu_12805_p1;
wire   [13:0] add_ln191_100_fu_12953_p2;
wire   [13:0] add_ln191_101_fu_12959_p2;
wire  signed [14:0] sext_ln191_56_fu_12950_p1;
wire  signed [14:0] sext_ln191_57_fu_12965_p1;
wire  signed [15:0] sext_ln191_65_fu_12975_p1;
wire  signed [15:0] sext_ln191_68_fu_12978_p1;
wire   [15:0] add_ln191_119_fu_12981_p2;
wire  signed [13:0] sext_ln181_138_fu_12826_p1;
wire  signed [13:0] sext_ln181_161_fu_12835_p1;
wire  signed [13:0] sext_ln181_119_fu_12808_p1;
wire   [13:0] add_ln191_134_fu_12995_p2;
wire   [13:0] add_ln191_135_fu_13001_p2;
wire  signed [14:0] sext_ln191_76_fu_12992_p1;
wire  signed [14:0] sext_ln191_77_fu_13007_p1;
wire  signed [15:0] sext_ln191_7_fu_13056_p1;
wire  signed [15:0] sext_ln191_10_fu_13059_p1;
wire   [15:0] add_ln191_24_fu_13062_p2;
wire  signed [15:0] sext_ln191_14_fu_13073_p1;
wire  signed [15:0] sext_ln191_17_fu_13076_p1;
wire   [15:0] add_ln191_35_fu_13079_p2;
wire  signed [15:0] sext_ln191_31_fu_13090_p1;
wire   [15:0] add_ln191_60_fu_13093_p2;
wire  signed [15:0] sext_ln191_37_fu_13098_p1;
wire  signed [15:0] sext_ln191_55_fu_13107_p1;
wire  signed [15:0] sext_ln191_58_fu_13110_p1;
wire   [15:0] add_ln191_103_fu_13113_p2;
wire  signed [15:0] sext_ln191_75_fu_13124_p1;
wire  signed [15:0] sext_ln191_78_fu_13127_p1;
wire   [15:0] add_ln191_137_fu_13130_p2;
wire   [0:0] icmp_ln199_2_fu_13185_p2;
wire   [0:0] icmp_ln199_4_fu_13203_p2;
wire   [0:0] icmp_ln199_6_fu_13221_p2;
wire   [15:0] select_ln199_2_fu_13190_p3;
wire   [15:0] select_ln199_4_fu_13208_p3;
wire   [15:0] select_ln199_6_fu_13226_p3;
wire   [7:0] add_ln224_fu_13325_p2;
wire   [0:0] icmp_ln225_fu_13330_p2;
wire   [15:0] select_ln199_fu_13344_p3;
wire   [15:0] select_ln199_1_fu_13349_p3;
wire   [15:0] select_ln199_3_fu_13354_p3;
wire   [15:0] select_ln199_5_fu_13359_p3;
wire   [15:0] select_ln199_7_fu_13364_p3;
wire  signed [4:0] grp_fu_13488_p0;
wire   [7:0] grp_fu_13488_p1;
wire  signed [4:0] grp_fu_13496_p0;
wire   [7:0] grp_fu_13496_p1;
wire   [4:0] grp_fu_13504_p0;
wire   [7:0] grp_fu_13504_p1;
wire   [13:0] grp_fu_13504_p2;
wire  signed [4:0] grp_fu_13512_p0;
wire   [7:0] grp_fu_13512_p1;
wire   [4:0] grp_fu_13520_p0;
wire   [7:0] grp_fu_13520_p1;
wire   [4:0] grp_fu_13527_p0;
wire   [7:0] grp_fu_13527_p1;
wire   [14:0] grp_fu_13550_p3;
wire   [4:0] grp_fu_13534_p0;
wire   [7:0] grp_fu_13534_p1;
wire   [8:0] grp_fu_13534_p2;
wire  signed [4:0] grp_fu_13542_p0;
wire   [7:0] grp_fu_13542_p1;
wire   [14:0] grp_fu_13542_p2;
wire   [4:0] grp_fu_13550_p0;
wire   [7:0] grp_fu_13550_p1;
wire   [4:0] grp_fu_13558_p0;
wire   [7:0] grp_fu_13558_p1;
wire   [15:0] grp_fu_13558_p2;
wire   [7:0] mul_ln181_3_fu_13565_p0;
wire  signed [4:0] mul_ln181_3_fu_13565_p1;
wire   [7:0] mul_ln181_6_fu_13570_p0;
wire  signed [4:0] mul_ln181_6_fu_13570_p1;
wire   [7:0] mul_ln181_8_fu_13575_p0;
wire  signed [4:0] mul_ln181_8_fu_13575_p1;
wire   [7:0] mul_ln181_15_fu_13580_p0;
wire  signed [4:0] mul_ln181_15_fu_13580_p1;
wire   [7:0] mul_ln181_17_fu_13585_p0;
wire  signed [4:0] mul_ln181_17_fu_13585_p1;
wire   [7:0] mul_ln181_20_fu_13590_p0;
wire  signed [4:0] mul_ln181_20_fu_13590_p1;
wire   [7:0] mul_ln181_21_fu_13595_p0;
wire  signed [4:0] mul_ln181_21_fu_13595_p1;
wire   [7:0] mul_ln181_22_fu_13600_p0;
wire  signed [4:0] mul_ln181_22_fu_13600_p1;
wire   [7:0] mul_ln181_27_fu_13604_p0;
wire  signed [4:0] mul_ln181_27_fu_13604_p1;
wire   [7:0] mul_ln181_28_fu_13609_p0;
wire  signed [4:0] mul_ln181_28_fu_13609_p1;
wire   [7:0] mul_ln181_2_fu_13614_p0;
wire  signed [4:0] mul_ln181_2_fu_13614_p1;
wire   [7:0] mul_ln181_10_fu_13618_p0;
wire  signed [4:0] mul_ln181_10_fu_13618_p1;
wire   [7:0] mul_ln181_11_fu_13622_p0;
wire  signed [4:0] mul_ln181_11_fu_13622_p1;
wire   [7:0] mul_ln181_13_fu_13626_p0;
wire  signed [4:0] mul_ln181_13_fu_13626_p1;
wire   [7:0] mul_ln181_29_fu_13630_p0;
wire  signed [4:0] mul_ln181_29_fu_13630_p1;
wire   [7:0] mul_ln181_37_fu_13634_p0;
wire  signed [4:0] mul_ln181_37_fu_13634_p1;
wire   [7:0] mul_ln181_14_fu_13639_p0;
wire  signed [4:0] mul_ln181_14_fu_13639_p1;
wire   [7:0] mul_ln181_24_fu_13644_p0;
wire  signed [4:0] mul_ln181_24_fu_13644_p1;
wire   [7:0] mul_ln181_26_fu_13649_p0;
wire  signed [4:0] mul_ln181_26_fu_13649_p1;
wire   [7:0] mul_ln181_31_fu_13653_p0;
wire  signed [4:0] mul_ln181_31_fu_13653_p1;
wire   [7:0] mul_ln181_32_fu_13657_p0;
wire  signed [4:0] mul_ln181_32_fu_13657_p1;
wire   [7:0] mul_ln181_33_fu_13661_p0;
wire  signed [4:0] mul_ln181_33_fu_13661_p1;
wire   [7:0] mul_ln181_34_fu_13665_p0;
wire  signed [4:0] mul_ln181_34_fu_13665_p1;
wire   [7:0] mul_ln181_36_fu_13669_p0;
wire  signed [4:0] mul_ln181_36_fu_13669_p1;
wire   [7:0] mul_ln181_39_fu_13673_p0;
wire  signed [4:0] mul_ln181_39_fu_13673_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0_1to3;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
wire    ap_enable_pp0;
wire   [12:0] grp_fu_13488_p10;
wire   [12:0] grp_fu_13496_p10;
wire   [12:0] grp_fu_13504_p10;
wire   [12:0] grp_fu_13527_p10;
wire   [11:0] grp_fu_13534_p10;
wire   [11:0] grp_fu_13534_p20;
wire   [12:0] grp_fu_13542_p10;
wire   [12:0] grp_fu_13550_p10;
wire   [12:0] mul_ln181_12_fu_8530_p10;
wire   [11:0] mul_ln181_17_fu_13585_p00;
wire   [11:0] mul_ln181_18_fu_9066_p10;
wire   [12:0] mul_ln181_19_fu_9072_p10;
wire   [12:0] mul_ln181_24_fu_13644_p00;
wire   [12:0] mul_ln181_27_fu_13604_p00;
wire   [11:0] mul_ln181_28_fu_13609_p00;
wire   [12:0] mul_ln181_37_fu_13634_p00;
wire   [11:0] mul_ln181_3_fu_13565_p00;
wire   [12:0] mul_ln181_6_fu_13570_p00;
wire   [11:0] mul_ln181_8_fu_13575_p00;
wire   [12:0] mul_ln181_9_fu_8486_p10;
wire   [12:0] mul_ln181_fu_8021_p10;
reg    ap_condition_63;
reg    ap_condition_10055;
reg    ap_condition_68;
reg    ap_condition_10060;
reg    ap_condition_2252;
reg    ap_condition_2251;
reg    ap_condition_10068;
reg    ap_condition_2314;
reg    ap_condition_2222;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 l1_iteration = 32'd0;
#0 l1_write_col_offset = 16'd1;
#0 l1_write_row_offset = 8'd0;
#0 l1_channel_idx = 8'd0;
#0 l1_read_col_offset = 16'd0;
#0 l1_maxes_0 = 16'd0;
#0 l1_maxes_1 = 16'd0;
#0 l1_maxes_2 = 16'd0;
#0 l1_maxes_3 = 16'd0;
#0 l2_write_col_offset = 16'd1;
#0 l2_iteration = 32'd0;
#0 l2_read_row_offset = 8'd0;
#0 l2_read_col_offset = 16'd0;
#0 l2_kernel_sums_0 = 16'd0;
#0 l2_kernel_sums_1 = 16'd0;
#0 l2_kernel_sums_2 = 16'd0;
#0 l2_kernel_sums_3 = 16'd0;
#0 l2_kernel_sums_4 = 16'd0;
#0 l2_kernel_sums_5 = 16'd0;
#0 l2_kernel_sums_6 = 16'd0;
#0 l2_kernel_sums_7 = 16'd0;
#0 l2_maxes_0 = 16'd0;
#0 l2_maxes_1 = 16'd0;
#0 l2_maxes_2 = 16'd0;
#0 l2_maxes_3 = 16'd0;
#0 l2_maxes_4 = 16'd0;
#0 l2_maxes_5 = 16'd0;
#0 l2_maxes_6 = 16'd0;
#0 l2_maxes_7 = 16'd0;
#0 l1_read_row_offset = 8'd0;
#0 l2_write_row_offset = 8'd0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_0_address0),
    .ce0(l1_stripes_0_0_ce0),
    .q0(l1_stripes_0_0_q0),
    .address1(l1_stripes_0_0_address1),
    .ce1(l1_stripes_0_0_ce1),
    .we1(l1_stripes_0_0_we1),
    .d1(l1_stripes_0_0_d1),
    .q1(l1_stripes_0_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_1_address0),
    .ce0(l1_stripes_0_1_ce0),
    .q0(l1_stripes_0_1_q0),
    .address1(l1_stripes_0_1_address1),
    .ce1(l1_stripes_0_1_ce1),
    .we1(l1_stripes_0_1_we1),
    .d1(l1_stripes_0_1_d1),
    .q1(l1_stripes_0_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_2_address0),
    .ce0(l1_stripes_0_2_ce0),
    .q0(l1_stripes_0_2_q0),
    .address1(l1_stripes_0_2_address1),
    .ce1(l1_stripes_0_2_ce1),
    .we1(l1_stripes_0_2_we1),
    .d1(l1_stripes_0_2_d1),
    .q1(l1_stripes_0_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_3_address0),
    .ce0(l1_stripes_0_3_ce0),
    .q0(l1_stripes_0_3_q0),
    .address1(l1_stripes_0_3_address1),
    .ce1(l1_stripes_0_3_ce1),
    .we1(l1_stripes_0_3_we1),
    .d1(l1_stripes_0_3_d1),
    .q1(l1_stripes_0_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_4_address0),
    .ce0(l1_stripes_0_4_ce0),
    .q0(l1_stripes_0_4_q0),
    .address1(l1_stripes_0_4_address1),
    .ce1(l1_stripes_0_4_ce1),
    .we1(l1_stripes_0_4_we1),
    .d1(l1_stripes_0_4_d1),
    .q1(l1_stripes_0_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_0_5_address0),
    .ce0(l1_stripes_0_5_ce0),
    .q0(l1_stripes_0_5_q0),
    .address1(l1_stripes_0_5_address1),
    .ce1(l1_stripes_0_5_ce1),
    .we1(l1_stripes_0_5_we1),
    .d1(l1_stripes_0_5_d1),
    .q1(l1_stripes_0_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_0_address0),
    .ce0(l1_stripes_1_0_ce0),
    .q0(l1_stripes_1_0_q0),
    .address1(l1_stripes_1_0_address1),
    .ce1(l1_stripes_1_0_ce1),
    .we1(l1_stripes_1_0_we1),
    .d1(l1_stripes_1_0_d1),
    .q1(l1_stripes_1_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_1_address0),
    .ce0(l1_stripes_1_1_ce0),
    .q0(l1_stripes_1_1_q0),
    .address1(l1_stripes_1_1_address1),
    .ce1(l1_stripes_1_1_ce1),
    .we1(l1_stripes_1_1_we1),
    .d1(l1_stripes_1_1_d1),
    .q1(l1_stripes_1_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_2_address0),
    .ce0(l1_stripes_1_2_ce0),
    .q0(l1_stripes_1_2_q0),
    .address1(l1_stripes_1_2_address1),
    .ce1(l1_stripes_1_2_ce1),
    .we1(l1_stripes_1_2_we1),
    .d1(l1_stripes_1_2_d1),
    .q1(l1_stripes_1_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_3_address0),
    .ce0(l1_stripes_1_3_ce0),
    .q0(l1_stripes_1_3_q0),
    .address1(l1_stripes_1_3_address1),
    .ce1(l1_stripes_1_3_ce1),
    .we1(l1_stripes_1_3_we1),
    .d1(l1_stripes_1_3_d1),
    .q1(l1_stripes_1_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_4_address0),
    .ce0(l1_stripes_1_4_ce0),
    .q0(l1_stripes_1_4_q0),
    .address1(l1_stripes_1_4_address1),
    .ce1(l1_stripes_1_4_ce1),
    .we1(l1_stripes_1_4_we1),
    .d1(l1_stripes_1_4_d1),
    .q1(l1_stripes_1_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_1_5_address0),
    .ce0(l1_stripes_1_5_ce0),
    .q0(l1_stripes_1_5_q0),
    .address1(l1_stripes_1_5_address1),
    .ce1(l1_stripes_1_5_ce1),
    .we1(l1_stripes_1_5_we1),
    .d1(l1_stripes_1_5_d1),
    .q1(l1_stripes_1_5_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_0_address0),
    .ce0(l1_stripes_2_0_ce0),
    .q0(l1_stripes_2_0_q0),
    .address1(l1_stripes_2_0_address1),
    .ce1(l1_stripes_2_0_ce1),
    .we1(l1_stripes_2_0_we1),
    .d1(l1_stripes_2_0_d1),
    .q1(l1_stripes_2_0_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_1_address0),
    .ce0(l1_stripes_2_1_ce0),
    .q0(l1_stripes_2_1_q0),
    .address1(l1_stripes_2_1_address1),
    .ce1(l1_stripes_2_1_ce1),
    .we1(l1_stripes_2_1_we1),
    .d1(l1_stripes_2_1_d1),
    .q1(l1_stripes_2_1_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_2_address0),
    .ce0(l1_stripes_2_2_ce0),
    .q0(l1_stripes_2_2_q0),
    .address1(l1_stripes_2_2_address1),
    .ce1(l1_stripes_2_2_ce1),
    .we1(l1_stripes_2_2_we1),
    .d1(l1_stripes_2_2_d1),
    .q1(l1_stripes_2_2_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_3_address0),
    .ce0(l1_stripes_2_3_ce0),
    .q0(l1_stripes_2_3_q0),
    .address1(l1_stripes_2_3_address1),
    .ce1(l1_stripes_2_3_ce1),
    .we1(l1_stripes_2_3_we1),
    .d1(l1_stripes_2_3_d1),
    .q1(l1_stripes_2_3_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_4_address0),
    .ce0(l1_stripes_2_4_ce0),
    .q0(l1_stripes_2_4_q0),
    .address1(l1_stripes_2_4_address1),
    .ce1(l1_stripes_2_4_ce1),
    .we1(l1_stripes_2_4_we1),
    .d1(l1_stripes_2_4_d1),
    .q1(l1_stripes_2_4_q1)
);

kernel_l1_stripesbkb #(
    .DataWidth( 8 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
l1_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l1_stripes_2_5_address0),
    .ce0(l1_stripes_2_5_ce0),
    .q0(l1_stripes_2_5_q0),
    .address1(l1_stripes_2_5_address1),
    .ce1(l1_stripes_2_5_ce1),
    .we1(l1_stripes_2_5_we1),
    .d1(l1_stripes_2_5_d1),
    .q1(l1_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_0_address0),
    .ce0(l2_stripes_2_0_ce0),
    .q0(l2_stripes_2_0_q0),
    .address1(l2_stripes_2_0_address1),
    .ce1(l2_stripes_2_0_ce1),
    .we1(l2_stripes_2_0_we1),
    .d1(l2_stripes_2_0_d1),
    .q1(l2_stripes_2_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_1_address0),
    .ce0(l2_stripes_2_1_ce0),
    .q0(l2_stripes_2_1_q0),
    .address1(l2_stripes_2_1_address1),
    .ce1(l2_stripes_2_1_ce1),
    .we1(l2_stripes_2_1_we1),
    .d1(l2_stripes_2_1_d1),
    .q1(l2_stripes_2_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_2_address0),
    .ce0(l2_stripes_2_2_ce0),
    .q0(l2_stripes_2_2_q0),
    .address1(l2_stripes_2_2_address1),
    .ce1(l2_stripes_2_2_ce1),
    .we1(l2_stripes_2_2_we1),
    .d1(l2_stripes_2_2_d1),
    .q1(l2_stripes_2_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_3_address0),
    .ce0(l2_stripes_2_3_ce0),
    .q0(l2_stripes_2_3_q0),
    .address1(l2_stripes_2_3_address1),
    .ce1(l2_stripes_2_3_ce1),
    .we1(l2_stripes_2_3_we1),
    .d1(l2_stripes_2_3_d1),
    .q1(l2_stripes_2_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_4_address0),
    .ce0(l2_stripes_2_4_ce0),
    .q0(l2_stripes_2_4_q0),
    .address1(l2_stripes_2_4_address1),
    .ce1(l2_stripes_2_4_ce1),
    .we1(l2_stripes_2_4_we1),
    .d1(l2_stripes_2_4_d1),
    .q1(l2_stripes_2_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_2_5_address0),
    .ce0(l2_stripes_2_5_ce0),
    .q0(l2_stripes_2_5_q0),
    .address1(l2_stripes_2_5_address1),
    .ce1(l2_stripes_2_5_ce1),
    .we1(l2_stripes_2_5_we1),
    .d1(l2_stripes_2_5_d1),
    .q1(l2_stripes_2_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_0_address0),
    .ce0(l2_stripes_0_0_ce0),
    .q0(l2_stripes_0_0_q0),
    .address1(l2_stripes_0_0_address1),
    .ce1(l2_stripes_0_0_ce1),
    .we1(l2_stripes_0_0_we1),
    .d1(l2_stripes_0_0_d1),
    .q1(l2_stripes_0_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_1_address0),
    .ce0(l2_stripes_0_1_ce0),
    .q0(l2_stripes_0_1_q0),
    .address1(l2_stripes_0_1_address1),
    .ce1(l2_stripes_0_1_ce1),
    .we1(l2_stripes_0_1_we1),
    .d1(l2_stripes_0_1_d1),
    .q1(l2_stripes_0_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_2_address0),
    .ce0(l2_stripes_0_2_ce0),
    .q0(l2_stripes_0_2_q0),
    .address1(l2_stripes_0_2_address1),
    .ce1(l2_stripes_0_2_ce1),
    .we1(l2_stripes_0_2_we1),
    .d1(l2_stripes_0_2_d1),
    .q1(l2_stripes_0_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_3_address0),
    .ce0(l2_stripes_0_3_ce0),
    .q0(l2_stripes_0_3_q0),
    .address1(l2_stripes_0_3_address1),
    .ce1(l2_stripes_0_3_ce1),
    .we1(l2_stripes_0_3_we1),
    .d1(l2_stripes_0_3_d1),
    .q1(l2_stripes_0_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_4_address0),
    .ce0(l2_stripes_0_4_ce0),
    .q0(l2_stripes_0_4_q0),
    .address1(l2_stripes_0_4_address1),
    .ce1(l2_stripes_0_4_ce1),
    .we1(l2_stripes_0_4_we1),
    .d1(l2_stripes_0_4_d1),
    .q1(l2_stripes_0_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_0_5_address0),
    .ce0(l2_stripes_0_5_ce0),
    .q0(l2_stripes_0_5_q0),
    .address1(l2_stripes_0_5_address1),
    .ce1(l2_stripes_0_5_ce1),
    .we1(l2_stripes_0_5_we1),
    .d1(l2_stripes_0_5_d1),
    .q1(l2_stripes_0_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_0_address0),
    .ce0(l2_stripes_3_0_ce0),
    .q0(l2_stripes_3_0_q0),
    .address1(l2_stripes_3_0_address1),
    .ce1(l2_stripes_3_0_ce1),
    .we1(l2_stripes_3_0_we1),
    .d1(l2_stripes_3_0_d1),
    .q1(l2_stripes_3_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_1_address0),
    .ce0(l2_stripes_3_1_ce0),
    .q0(l2_stripes_3_1_q0),
    .address1(l2_stripes_3_1_address1),
    .ce1(l2_stripes_3_1_ce1),
    .we1(l2_stripes_3_1_we1),
    .d1(l2_stripes_3_1_d1),
    .q1(l2_stripes_3_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_2_address0),
    .ce0(l2_stripes_3_2_ce0),
    .q0(l2_stripes_3_2_q0),
    .address1(l2_stripes_3_2_address1),
    .ce1(l2_stripes_3_2_ce1),
    .we1(l2_stripes_3_2_we1),
    .d1(l2_stripes_3_2_d1),
    .q1(l2_stripes_3_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_3_address0),
    .ce0(l2_stripes_3_3_ce0),
    .q0(l2_stripes_3_3_q0),
    .address1(l2_stripes_3_3_address1),
    .ce1(l2_stripes_3_3_ce1),
    .we1(l2_stripes_3_3_we1),
    .d1(l2_stripes_3_3_d1),
    .q1(l2_stripes_3_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_4_address0),
    .ce0(l2_stripes_3_4_ce0),
    .q0(l2_stripes_3_4_q0),
    .address1(l2_stripes_3_4_address1),
    .ce1(l2_stripes_3_4_ce1),
    .we1(l2_stripes_3_4_we1),
    .d1(l2_stripes_3_4_d1),
    .q1(l2_stripes_3_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_3_5_address0),
    .ce0(l2_stripes_3_5_ce0),
    .q0(l2_stripes_3_5_q0),
    .address1(l2_stripes_3_5_address1),
    .ce1(l2_stripes_3_5_ce1),
    .we1(l2_stripes_3_5_we1),
    .d1(l2_stripes_3_5_d1),
    .q1(l2_stripes_3_5_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_0_address0),
    .ce0(l2_stripes_1_0_ce0),
    .q0(l2_stripes_1_0_q0),
    .address1(l2_stripes_1_0_address1),
    .ce1(l2_stripes_1_0_ce1),
    .we1(l2_stripes_1_0_we1),
    .d1(l2_stripes_1_0_d1),
    .q1(l2_stripes_1_0_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_1_address0),
    .ce0(l2_stripes_1_1_ce0),
    .q0(l2_stripes_1_1_q0),
    .address1(l2_stripes_1_1_address1),
    .ce1(l2_stripes_1_1_ce1),
    .we1(l2_stripes_1_1_we1),
    .d1(l2_stripes_1_1_d1),
    .q1(l2_stripes_1_1_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_2_address0),
    .ce0(l2_stripes_1_2_ce0),
    .q0(l2_stripes_1_2_q0),
    .address1(l2_stripes_1_2_address1),
    .ce1(l2_stripes_1_2_ce1),
    .we1(l2_stripes_1_2_we1),
    .d1(l2_stripes_1_2_d1),
    .q1(l2_stripes_1_2_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_3_address0),
    .ce0(l2_stripes_1_3_ce0),
    .q0(l2_stripes_1_3_q0),
    .address1(l2_stripes_1_3_address1),
    .ce1(l2_stripes_1_3_ce1),
    .we1(l2_stripes_1_3_we1),
    .d1(l2_stripes_1_3_d1),
    .q1(l2_stripes_1_3_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_4_address0),
    .ce0(l2_stripes_1_4_ce0),
    .q0(l2_stripes_1_4_q0),
    .address1(l2_stripes_1_4_address1),
    .ce1(l2_stripes_1_4_ce1),
    .we1(l2_stripes_1_4_we1),
    .d1(l2_stripes_1_4_d1),
    .q1(l2_stripes_1_4_q1)
);

kernel_l2_stripestde #(
    .DataWidth( 8 ),
    .AddressRange( 258 ),
    .AddressWidth( 9 ))
l2_stripes_1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l2_stripes_1_5_address0),
    .ce0(l2_stripes_1_5_ce0),
    .q0(l2_stripes_1_5_q0),
    .address1(l2_stripes_1_5_address1),
    .ce1(l2_stripes_1_5_ce1),
    .we1(l2_stripes_1_5_we1),
    .d1(l2_stripes_1_5_d1),
    .q1(l2_stripes_1_5_q1)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U1(
    .din0(l2_stripes_2_0_q0),
    .din1(l2_stripes_2_1_q0),
    .din2(l2_stripes_2_2_q0),
    .din3(l2_stripes_2_3_q0),
    .din4(l2_stripes_2_4_q0),
    .din5(l2_stripes_2_5_q0),
    .din6(select_ln171_reg_15803),
    .dout(grp_fu_3471_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U2(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(select_ln171_reg_15803),
    .dout(grp_fu_3488_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U3(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln171_reg_15803),
    .dout(grp_fu_3505_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U4(
    .din0(l2_stripes_3_0_q0),
    .din1(l2_stripes_3_1_q0),
    .din2(l2_stripes_3_2_q0),
    .din3(l2_stripes_3_3_q0),
    .din4(l2_stripes_3_4_q0),
    .din5(l2_stripes_3_5_q0),
    .din6(select_ln171_1_reg_16132),
    .dout(grp_fu_3529_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U5(
    .din0(l2_stripes_1_0_q0),
    .din1(l2_stripes_1_1_q0),
    .din2(l2_stripes_1_2_q0),
    .din3(l2_stripes_1_3_q0),
    .din4(l2_stripes_1_4_q0),
    .din5(l2_stripes_1_5_q0),
    .din6(select_ln171_1_reg_16132),
    .dout(grp_fu_3546_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U6(
    .din0(l1_stripes_0_0_load_reg_14274),
    .din1(l1_stripes_0_1_load_reg_14281),
    .din2(l1_stripes_0_2_load_reg_14288),
    .din3(l1_stripes_0_3_load_reg_14295),
    .din4(l1_stripes_0_4_load_reg_14302),
    .din5(l1_stripes_0_5_load_reg_14309),
    .din6(select_ln76_reg_14261),
    .dout(tmp_1_fu_4527_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U7(
    .din0(l1_stripes_1_0_load_reg_14316),
    .din1(l1_stripes_1_1_load_reg_14323),
    .din2(l1_stripes_1_2_load_reg_14330),
    .din3(l1_stripes_1_3_load_reg_14337),
    .din4(l1_stripes_1_4_load_reg_14344),
    .din5(l1_stripes_1_5_load_reg_14351),
    .din6(select_ln76_reg_14261),
    .dout(tmp_6_fu_4614_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U8(
    .din0(l1_stripes_2_0_load_reg_14358),
    .din1(l1_stripes_2_1_load_reg_14365),
    .din2(l1_stripes_2_2_load_reg_14372),
    .din3(l1_stripes_2_3_load_reg_14379),
    .din4(l1_stripes_2_4_load_reg_14386),
    .din5(l1_stripes_2_5_load_reg_14393),
    .din6(select_ln76_reg_14261),
    .dout(tmp_10_fu_4693_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U9(
    .din0(l1_stripes_0_0_load_1_reg_14400),
    .din1(l1_stripes_0_1_load_1_reg_14407),
    .din2(l1_stripes_0_2_load_1_reg_14414),
    .din3(l1_stripes_0_3_load_1_reg_14421),
    .din4(l1_stripes_0_4_load_1_reg_14428),
    .din5(l1_stripes_0_5_load_1_reg_14435),
    .din6(select_ln76_reg_14261),
    .dout(tmp_15_fu_4778_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U10(
    .din0(l1_stripes_1_0_load_1_reg_14442),
    .din1(l1_stripes_1_1_load_1_reg_14449),
    .din2(l1_stripes_1_2_load_1_reg_14456),
    .din3(l1_stripes_1_3_load_1_reg_14463),
    .din4(l1_stripes_1_4_load_1_reg_14470),
    .din5(l1_stripes_1_5_load_1_reg_14477),
    .din6(select_ln76_reg_14261),
    .dout(tmp_20_fu_4887_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U11(
    .din0(l1_stripes_2_0_q0),
    .din1(l1_stripes_2_1_q0),
    .din2(l1_stripes_2_2_q0),
    .din3(l1_stripes_2_3_q0),
    .din4(l1_stripes_2_4_q0),
    .din5(l1_stripes_2_5_q0),
    .din6(select_ln76_reg_14261),
    .dout(tmp_25_fu_4978_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U12(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln76_reg_14261),
    .dout(tmp_30_fu_4995_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U13(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln76_reg_14261),
    .dout(tmp_35_fu_5012_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U14(
    .din0(l1_stripes_2_0_load_2_reg_14574),
    .din1(l1_stripes_2_1_load_2_reg_14581),
    .din2(l1_stripes_2_2_load_2_reg_14588),
    .din3(l1_stripes_2_3_load_2_reg_14595),
    .din4(l1_stripes_2_4_load_2_reg_14602),
    .din5(l1_stripes_2_5_load_2_reg_14609),
    .din6(select_ln76_reg_14261),
    .dout(tmp_40_fu_5029_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U15(
    .din0(l1_stripes_0_0_load_reg_14274),
    .din1(l1_stripes_0_1_load_reg_14281),
    .din2(l1_stripes_0_2_load_reg_14288),
    .din3(l1_stripes_0_3_load_reg_14295),
    .din4(l1_stripes_0_4_load_reg_14302),
    .din5(l1_stripes_0_5_load_reg_14309),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_45_fu_5080_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U16(
    .din0(l1_stripes_2_0_load_reg_14358),
    .din1(l1_stripes_2_1_load_reg_14365),
    .din2(l1_stripes_2_2_load_reg_14372),
    .din3(l1_stripes_2_3_load_reg_14379),
    .din4(l1_stripes_2_4_load_reg_14386),
    .din5(l1_stripes_2_5_load_reg_14393),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_55_fu_5097_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U17(
    .din0(l1_stripes_0_0_load_1_reg_14400),
    .din1(l1_stripes_0_1_load_1_reg_14407),
    .din2(l1_stripes_0_2_load_1_reg_14414),
    .din3(l1_stripes_0_3_load_1_reg_14421),
    .din4(l1_stripes_0_4_load_1_reg_14428),
    .din5(l1_stripes_0_5_load_1_reg_14435),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_60_fu_5108_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U18(
    .din0(l1_stripes_0_0_q0),
    .din1(l1_stripes_0_1_q0),
    .din2(l1_stripes_0_2_q0),
    .din3(l1_stripes_0_3_q0),
    .din4(l1_stripes_0_4_q0),
    .din5(l1_stripes_0_5_q0),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_75_fu_5119_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U19(
    .din0(l1_stripes_1_0_q0),
    .din1(l1_stripes_1_1_q0),
    .din2(l1_stripes_1_2_q0),
    .din3(l1_stripes_1_3_q0),
    .din4(l1_stripes_1_4_q0),
    .din5(l1_stripes_1_5_q0),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_80_fu_5142_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U20(
    .din0(l1_stripes_1_0_load_reg_14316),
    .din1(l1_stripes_1_1_load_reg_14323),
    .din2(l1_stripes_1_2_load_reg_14330),
    .din3(l1_stripes_1_3_load_reg_14337),
    .din4(l1_stripes_1_4_load_reg_14344),
    .din5(l1_stripes_1_5_load_reg_14351),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_50_fu_5402_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U21(
    .din0(l1_stripes_1_0_load_1_reg_14442),
    .din1(l1_stripes_1_1_load_1_reg_14449),
    .din2(l1_stripes_1_2_load_1_reg_14456),
    .din3(l1_stripes_1_3_load_1_reg_14463),
    .din4(l1_stripes_1_4_load_1_reg_14470),
    .din5(l1_stripes_1_5_load_1_reg_14477),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_65_fu_5524_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U22(
    .din0(l1_stripes_2_0_load_1_reg_14707),
    .din1(l1_stripes_2_1_load_1_reg_14713),
    .din2(l1_stripes_2_2_load_1_reg_14719),
    .din3(l1_stripes_2_3_load_1_reg_14725),
    .din4(l1_stripes_2_4_load_1_reg_14731),
    .din5(l1_stripes_2_5_load_1_reg_14737),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_70_fu_5581_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U23(
    .din0(l1_stripes_2_0_load_2_reg_14574),
    .din1(l1_stripes_2_1_load_2_reg_14581),
    .din2(l1_stripes_2_2_load_2_reg_14588),
    .din3(l1_stripes_2_3_load_2_reg_14595),
    .din4(l1_stripes_2_4_load_2_reg_14602),
    .din5(l1_stripes_2_5_load_2_reg_14609),
    .din6(select_ln76_1_reg_14616),
    .dout(tmp_85_fu_5694_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U24(
    .din0(l1_stripes_2_0_load_reg_14358),
    .din1(l1_stripes_2_1_load_reg_14365),
    .din2(l1_stripes_2_2_load_reg_14372),
    .din3(l1_stripes_2_3_load_reg_14379),
    .din4(l1_stripes_2_4_load_reg_14386),
    .din5(l1_stripes_2_5_load_reg_14393),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_100_fu_5742_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U25(
    .din0(l1_stripes_0_0_load_1_reg_14400),
    .din1(l1_stripes_0_1_load_1_reg_14407),
    .din2(l1_stripes_0_2_load_1_reg_14414),
    .din3(l1_stripes_0_3_load_1_reg_14421),
    .din4(l1_stripes_0_4_load_1_reg_14428),
    .din5(l1_stripes_0_5_load_1_reg_14435),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_105_fu_5753_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U26(
    .din0(l1_stripes_2_0_load_1_reg_14707),
    .din1(l1_stripes_2_1_load_1_reg_14713),
    .din2(l1_stripes_2_2_load_1_reg_14719),
    .din3(l1_stripes_2_3_load_1_reg_14725),
    .din4(l1_stripes_2_4_load_1_reg_14731),
    .din5(l1_stripes_2_5_load_1_reg_14737),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_115_fu_5790_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U27(
    .din0(l1_stripes_0_0_load_reg_14274),
    .din1(l1_stripes_0_1_load_reg_14281),
    .din2(l1_stripes_0_2_load_reg_14288),
    .din3(l1_stripes_0_3_load_reg_14295),
    .din4(l1_stripes_0_4_load_reg_14302),
    .din5(l1_stripes_0_5_load_reg_14309),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_90_fu_6253_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U28(
    .din0(l1_stripes_1_0_load_reg_14316),
    .din1(l1_stripes_1_1_load_reg_14323),
    .din2(l1_stripes_1_2_load_reg_14330),
    .din3(l1_stripes_1_3_load_reg_14337),
    .din4(l1_stripes_1_4_load_reg_14344),
    .din5(l1_stripes_1_5_load_reg_14351),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_95_fu_6318_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U29(
    .din0(l1_stripes_1_0_load_1_reg_14442),
    .din1(l1_stripes_1_1_load_1_reg_14449),
    .din2(l1_stripes_1_2_load_1_reg_14456),
    .din3(l1_stripes_1_3_load_1_reg_14463),
    .din4(l1_stripes_1_4_load_1_reg_14470),
    .din5(l1_stripes_1_5_load_1_reg_14477),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_110_fu_6383_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U30(
    .din0(l1_stripes_0_0_load_2_reg_14753),
    .din1(l1_stripes_0_1_load_2_reg_14758),
    .din2(l1_stripes_0_2_load_2_reg_14763),
    .din3(l1_stripes_0_3_load_2_reg_14768),
    .din4(l1_stripes_0_4_load_2_reg_14773),
    .din5(l1_stripes_0_5_load_2_reg_14778),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_120_fu_6460_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U31(
    .din0(l1_stripes_1_0_load_2_reg_14790),
    .din1(l1_stripes_1_1_load_2_reg_14795),
    .din2(l1_stripes_1_2_load_2_reg_14800),
    .din3(l1_stripes_1_3_load_2_reg_14805),
    .din4(l1_stripes_1_4_load_2_reg_14810),
    .din5(l1_stripes_1_5_load_2_reg_14815),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_125_fu_6515_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U32(
    .din0(l1_stripes_2_0_load_2_reg_14574),
    .din1(l1_stripes_2_1_load_2_reg_14581),
    .din2(l1_stripes_2_2_load_2_reg_14588),
    .din3(l1_stripes_2_3_load_2_reg_14595),
    .din4(l1_stripes_2_4_load_2_reg_14602),
    .din5(l1_stripes_2_5_load_2_reg_14609),
    .din6(select_ln76_2_reg_14629),
    .dout(tmp_130_fu_6526_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U33(
    .din0(l2_stripes_0_0_load_reg_15846),
    .din1(l2_stripes_0_1_load_reg_15853),
    .din2(l2_stripes_0_2_load_reg_15860),
    .din3(l2_stripes_0_3_load_reg_15867),
    .din4(l2_stripes_0_4_load_reg_15874),
    .din5(l2_stripes_0_5_load_reg_15881),
    .din6(select_ln171_reg_15803),
    .dout(tmp_137_fu_7792_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U34(
    .din0(l2_stripes_2_0_q1),
    .din1(l2_stripes_2_1_q1),
    .din2(l2_stripes_2_2_q1),
    .din3(l2_stripes_2_3_q1),
    .din4(l2_stripes_2_4_q1),
    .din5(l2_stripes_2_5_q1),
    .din6(select_ln171_reg_15803),
    .dout(tmp_140_fu_7817_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U35(
    .din0(l2_stripes_0_0_load_1_reg_15978),
    .din1(l2_stripes_0_1_load_1_reg_15985),
    .din2(l2_stripes_0_2_load_1_reg_15992),
    .din3(l2_stripes_0_3_load_1_reg_15999),
    .din4(l2_stripes_0_4_load_1_reg_16006),
    .din5(l2_stripes_0_5_load_1_reg_16013),
    .din6(select_ln171_reg_15803),
    .dout(tmp_141_fu_7834_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U36(
    .din0(l2_stripes_3_0_q1),
    .din1(l2_stripes_3_1_q1),
    .din2(l2_stripes_3_2_q1),
    .din3(l2_stripes_3_3_q1),
    .din4(l2_stripes_3_4_q1),
    .din5(l2_stripes_3_5_q1),
    .din6(select_ln171_reg_15803),
    .dout(tmp_142_fu_7859_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U37(
    .din0(l2_stripes_1_0_q1),
    .din1(l2_stripes_1_1_q1),
    .din2(l2_stripes_1_2_q1),
    .din3(l2_stripes_1_3_q1),
    .din4(l2_stripes_1_4_q1),
    .din5(l2_stripes_1_5_q1),
    .din6(select_ln171_reg_15803),
    .dout(tmp_143_fu_7876_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U38(
    .din0(l2_stripes_3_0_q1),
    .din1(l2_stripes_3_1_q1),
    .din2(l2_stripes_3_2_q1),
    .din3(l2_stripes_3_3_q1),
    .din4(l2_stripes_3_4_q1),
    .din5(l2_stripes_3_5_q1),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_154_fu_7921_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U39(
    .din0(l2_stripes_1_0_q1),
    .din1(l2_stripes_1_1_q1),
    .din2(l2_stripes_1_2_q1),
    .din3(l2_stripes_1_3_q1),
    .din4(l2_stripes_1_4_q1),
    .din5(l2_stripes_1_5_q1),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_155_fu_7938_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U40(
    .din0(l2_stripes_0_0_load_2_reg_16443),
    .din1(l2_stripes_0_1_load_2_reg_16450),
    .din2(l2_stripes_0_2_load_2_reg_16457),
    .din3(l2_stripes_0_3_load_2_reg_16464),
    .din4(l2_stripes_0_4_load_2_reg_16471),
    .din5(l2_stripes_0_5_load_2_reg_16478),
    .din6(select_ln171_reg_15803),
    .dout(tmp_145_fu_8051_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U41(
    .din0(l2_stripes_2_0_load_reg_16162),
    .din1(l2_stripes_2_1_load_reg_16168),
    .din2(l2_stripes_2_2_load_reg_16174),
    .din3(l2_stripes_2_3_load_reg_16180),
    .din4(l2_stripes_2_4_load_reg_16186),
    .din5(l2_stripes_2_5_load_reg_16192),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_148_fu_8554_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U42(
    .din0(l2_stripes_0_0_load_reg_15846),
    .din1(l2_stripes_0_1_load_reg_15853),
    .din2(l2_stripes_0_2_load_reg_15860),
    .din3(l2_stripes_0_3_load_reg_15867),
    .din4(l2_stripes_0_4_load_reg_15874),
    .din5(l2_stripes_0_5_load_reg_15881),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_149_fu_8565_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U43(
    .din0(l2_stripes_2_0_load_1_reg_16283),
    .din1(l2_stripes_2_1_load_1_reg_16289),
    .din2(l2_stripes_2_2_load_1_reg_16295),
    .din3(l2_stripes_2_3_load_1_reg_16301),
    .din4(l2_stripes_2_4_load_1_reg_16307),
    .din5(l2_stripes_2_5_load_1_reg_16313),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_152_fu_8744_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U44(
    .din0(l2_stripes_0_0_load_1_reg_15978),
    .din1(l2_stripes_0_1_load_1_reg_15985),
    .din2(l2_stripes_0_2_load_1_reg_15992),
    .din3(l2_stripes_0_3_load_1_reg_15999),
    .din4(l2_stripes_0_4_load_1_reg_16006),
    .din5(l2_stripes_0_5_load_1_reg_16013),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_153_fu_8755_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U45(
    .din0(l2_stripes_2_0_load_2_reg_16647),
    .din1(l2_stripes_2_1_load_2_reg_16653),
    .din2(l2_stripes_2_2_load_2_reg_16659),
    .din3(l2_stripes_2_3_load_2_reg_16665),
    .din4(l2_stripes_2_4_load_2_reg_16671),
    .din5(l2_stripes_2_5_load_2_reg_16677),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_156_fu_8773_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U46(
    .din0(l2_stripes_0_0_load_2_reg_16443),
    .din1(l2_stripes_0_1_load_2_reg_16450),
    .din2(l2_stripes_0_2_load_2_reg_16457),
    .din3(l2_stripes_0_3_load_2_reg_16464),
    .din4(l2_stripes_0_4_load_2_reg_16471),
    .din5(l2_stripes_0_5_load_2_reg_16478),
    .din6(select_ln171_1_reg_16132),
    .dout(tmp_157_fu_8784_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U47(
    .din0(l2_stripes_3_0_load_2_reg_16693),
    .din1(l2_stripes_3_1_load_2_reg_16698),
    .din2(l2_stripes_3_2_load_2_reg_16703),
    .din3(l2_stripes_3_3_load_2_reg_16708),
    .din4(l2_stripes_3_4_load_2_reg_16713),
    .din5(l2_stripes_3_5_load_2_reg_16718),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_170_fu_8815_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U48(
    .din0(l2_stripes_1_0_load_2_reg_16723),
    .din1(l2_stripes_1_1_load_2_reg_16728),
    .din2(l2_stripes_1_2_load_2_reg_16733),
    .din3(l2_stripes_1_3_load_2_reg_16738),
    .din4(l2_stripes_1_4_load_2_reg_16743),
    .din5(l2_stripes_1_5_load_2_reg_16748),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_171_fu_8826_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U49(
    .din0(l2_stripes_2_0_load_reg_16162),
    .din1(l2_stripes_2_1_load_reg_16168),
    .din2(l2_stripes_2_2_load_reg_16174),
    .din3(l2_stripes_2_3_load_reg_16180),
    .din4(l2_stripes_2_4_load_reg_16186),
    .din5(l2_stripes_2_5_load_reg_16192),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_160_fu_9457_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U50(
    .din0(l2_stripes_0_0_load_reg_15846),
    .din1(l2_stripes_0_1_load_reg_15853),
    .din2(l2_stripes_0_2_load_reg_15860),
    .din3(l2_stripes_0_3_load_reg_15867),
    .din4(l2_stripes_0_4_load_reg_15874),
    .din5(l2_stripes_0_5_load_reg_15881),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_161_fu_9468_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U51(
    .din0(l2_stripes_3_0_load_reg_16207),
    .din1(l2_stripes_3_1_load_reg_16212),
    .din2(l2_stripes_3_2_load_reg_16217),
    .din3(l2_stripes_3_3_load_reg_16222),
    .din4(l2_stripes_3_4_load_reg_16227),
    .din5(l2_stripes_3_5_load_reg_16232),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_162_fu_9504_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U52(
    .din0(l2_stripes_1_0_load_reg_16237),
    .din1(l2_stripes_1_1_load_reg_16242),
    .din2(l2_stripes_1_2_load_reg_16247),
    .din3(l2_stripes_1_3_load_reg_16252),
    .din4(l2_stripes_1_4_load_reg_16257),
    .din5(l2_stripes_1_5_load_reg_16262),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_163_fu_9515_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U53(
    .din0(l2_stripes_2_0_load_1_reg_16283),
    .din1(l2_stripes_2_1_load_1_reg_16289),
    .din2(l2_stripes_2_2_load_1_reg_16295),
    .din3(l2_stripes_2_3_load_1_reg_16301),
    .din4(l2_stripes_2_4_load_1_reg_16307),
    .din5(l2_stripes_2_5_load_1_reg_16313),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_164_fu_9533_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U54(
    .din0(l2_stripes_0_0_load_1_reg_15978),
    .din1(l2_stripes_0_1_load_1_reg_15985),
    .din2(l2_stripes_0_2_load_1_reg_15992),
    .din3(l2_stripes_0_3_load_1_reg_15999),
    .din4(l2_stripes_0_4_load_1_reg_16006),
    .din5(l2_stripes_0_5_load_1_reg_16013),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_165_fu_9544_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U55(
    .din0(l2_stripes_3_0_load_1_reg_16336),
    .din1(l2_stripes_3_1_load_1_reg_16341),
    .din2(l2_stripes_3_2_load_1_reg_16346),
    .din3(l2_stripes_3_3_load_1_reg_16351),
    .din4(l2_stripes_3_4_load_1_reg_16356),
    .din5(l2_stripes_3_5_load_1_reg_16361),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_166_fu_9562_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U56(
    .din0(l2_stripes_1_0_load_1_reg_16366),
    .din1(l2_stripes_1_1_load_1_reg_16371),
    .din2(l2_stripes_1_2_load_1_reg_16376),
    .din3(l2_stripes_1_3_load_1_reg_16381),
    .din4(l2_stripes_1_4_load_1_reg_16386),
    .din5(l2_stripes_1_5_load_1_reg_16391),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_167_fu_9573_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U57(
    .din0(l2_stripes_2_0_load_2_reg_16647),
    .din1(l2_stripes_2_1_load_2_reg_16653),
    .din2(l2_stripes_2_2_load_2_reg_16659),
    .din3(l2_stripes_2_3_load_2_reg_16665),
    .din4(l2_stripes_2_4_load_2_reg_16671),
    .din5(l2_stripes_2_5_load_2_reg_16677),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_168_fu_9591_p8)
);

cnn_mux_63_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 8 ),
    .din6_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
cnn_mux_63_8_1_1_U58(
    .din0(l2_stripes_0_0_load_2_reg_16443),
    .din1(l2_stripes_0_1_load_2_reg_16450),
    .din2(l2_stripes_0_2_load_2_reg_16457),
    .din3(l2_stripes_0_3_load_2_reg_16464),
    .din4(l2_stripes_0_4_load_2_reg_16471),
    .din5(l2_stripes_0_5_load_2_reg_16478),
    .din6(select_ln171_2_reg_16146),
    .dout(tmp_169_fu_9602_p8)
);

cnn_mac_muladd_5sRg6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sRg6_U59(
    .din0(grp_fu_13488_p0),
    .din1(grp_fu_13488_p1),
    .din2(sub_ln91_7_reg_14672),
    .dout(grp_fu_13488_p3)
);

cnn_mac_muladd_5sShg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 13 ))
cnn_mac_muladd_5sShg_U60(
    .din0(grp_fu_13496_p0),
    .din1(grp_fu_13496_p1),
    .din2(sub_ln91_9_reg_14682),
    .dout(grp_fu_13496_p3)
);

cnn_mac_muladd_5nThq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nThq_U61(
    .din0(grp_fu_13504_p0),
    .din1(grp_fu_13504_p1),
    .din2(grp_fu_13504_p2),
    .dout(grp_fu_13504_p3)
);

cnn_mac_muladd_5sUhA #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5sUhA_U62(
    .din0(grp_fu_13512_p0),
    .din1(grp_fu_13512_p1),
    .din2(sub_ln91_27_fu_5559_p2),
    .dout(grp_fu_13512_p3)
);

cnn_mac_muladd_5nVhK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
cnn_mac_muladd_5nVhK_U63(
    .din0(grp_fu_13520_p0),
    .din1(grp_fu_13520_p1),
    .din2(add_ln92_43_fu_6450_p2),
    .dout(grp_fu_13520_p3)
);

cnn_mac_muladd_5nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nWhU_U64(
    .din0(grp_fu_13527_p0),
    .din1(grp_fu_13527_p1),
    .din2(grp_fu_13550_p3),
    .dout(grp_fu_13527_p3)
);

cnn_mac_muladd_5nXh4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
cnn_mac_muladd_5nXh4_U65(
    .din0(grp_fu_13534_p0),
    .din1(grp_fu_13534_p1),
    .din2(grp_fu_13534_p2),
    .dout(grp_fu_13534_p3)
);

cnn_mac_muladd_5sYie #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5sYie_U66(
    .din0(grp_fu_13542_p0),
    .din1(grp_fu_13542_p1),
    .din2(grp_fu_13542_p2),
    .dout(grp_fu_13542_p3)
);

cnn_mac_muladd_5nWhU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
cnn_mac_muladd_5nWhU_U67(
    .din0(grp_fu_13550_p0),
    .din1(grp_fu_13550_p1),
    .din2(sub_ln92_7_reg_14935),
    .dout(grp_fu_13550_p3)
);

cnn_mac_muladd_5nZio #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
cnn_mac_muladd_5nZio_U68(
    .din0(grp_fu_13558_p0),
    .din1(grp_fu_13558_p1),
    .din2(grp_fu_13558_p2),
    .dout(grp_fu_13558_p3)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U69(
    .din0(mul_ln181_3_fu_13565_p0),
    .din1(mul_ln181_3_fu_13565_p1),
    .dout(mul_ln181_3_fu_13565_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U70(
    .din0(mul_ln181_6_fu_13570_p0),
    .din1(mul_ln181_6_fu_13570_p1),
    .dout(mul_ln181_6_fu_13570_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U71(
    .din0(mul_ln181_8_fu_13575_p0),
    .din1(mul_ln181_8_fu_13575_p1),
    .dout(mul_ln181_8_fu_13575_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U72(
    .din0(mul_ln181_15_fu_13580_p0),
    .din1(mul_ln181_15_fu_13580_p1),
    .dout(mul_ln181_15_fu_13580_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U73(
    .din0(mul_ln181_17_fu_13585_p0),
    .din1(mul_ln181_17_fu_13585_p1),
    .dout(mul_ln181_17_fu_13585_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U74(
    .din0(mul_ln181_20_fu_13590_p0),
    .din1(mul_ln181_20_fu_13590_p1),
    .dout(mul_ln181_20_fu_13590_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U75(
    .din0(mul_ln181_21_fu_13595_p0),
    .din1(mul_ln181_21_fu_13595_p1),
    .dout(mul_ln181_21_fu_13595_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U76(
    .din0(mul_ln181_22_fu_13600_p0),
    .din1(mul_ln181_22_fu_13600_p1),
    .dout(mul_ln181_22_fu_13600_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U77(
    .din0(mul_ln181_27_fu_13604_p0),
    .din1(mul_ln181_27_fu_13604_p1),
    .dout(mul_ln181_27_fu_13604_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U78(
    .din0(mul_ln181_28_fu_13609_p0),
    .din1(mul_ln181_28_fu_13609_p1),
    .dout(mul_ln181_28_fu_13609_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U79(
    .din0(mul_ln181_2_fu_13614_p0),
    .din1(mul_ln181_2_fu_13614_p1),
    .dout(mul_ln181_2_fu_13614_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U80(
    .din0(mul_ln181_10_fu_13618_p0),
    .din1(mul_ln181_10_fu_13618_p1),
    .dout(mul_ln181_10_fu_13618_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U81(
    .din0(mul_ln181_11_fu_13622_p0),
    .din1(mul_ln181_11_fu_13622_p1),
    .dout(mul_ln181_11_fu_13622_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U82(
    .din0(mul_ln181_13_fu_13626_p0),
    .din1(mul_ln181_13_fu_13626_p1),
    .dout(mul_ln181_13_fu_13626_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U83(
    .din0(mul_ln181_29_fu_13630_p0),
    .din1(mul_ln181_29_fu_13630_p1),
    .dout(mul_ln181_29_fu_13630_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U84(
    .din0(mul_ln181_37_fu_13634_p0),
    .din1(mul_ln181_37_fu_13634_p1),
    .dout(mul_ln181_37_fu_13634_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U85(
    .din0(mul_ln181_14_fu_13639_p0),
    .din1(mul_ln181_14_fu_13639_p1),
    .dout(mul_ln181_14_fu_13639_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U86(
    .din0(mul_ln181_24_fu_13644_p0),
    .din1(mul_ln181_24_fu_13644_p1),
    .dout(mul_ln181_24_fu_13644_p2)
);

cnn_mul_mul_8ns_50iy #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
cnn_mul_mul_8ns_50iy_U87(
    .din0(mul_ln181_26_fu_13649_p0),
    .din1(mul_ln181_26_fu_13649_p1),
    .dout(mul_ln181_26_fu_13649_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U88(
    .din0(mul_ln181_31_fu_13653_p0),
    .din1(mul_ln181_31_fu_13653_p1),
    .dout(mul_ln181_31_fu_13653_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U89(
    .din0(mul_ln181_32_fu_13657_p0),
    .din1(mul_ln181_32_fu_13657_p1),
    .dout(mul_ln181_32_fu_13657_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U90(
    .din0(mul_ln181_33_fu_13661_p0),
    .din1(mul_ln181_33_fu_13661_p1),
    .dout(mul_ln181_33_fu_13661_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U91(
    .din0(mul_ln181_34_fu_13665_p0),
    .din1(mul_ln181_34_fu_13665_p1),
    .dout(mul_ln181_34_fu_13665_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U92(
    .din0(mul_ln181_36_fu_13669_p0),
    .din1(mul_ln181_36_fu_13669_p1),
    .dout(mul_ln181_36_fu_13669_p2)
);

cnn_mul_mul_8ns_51iI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
cnn_mul_mul_8ns_51iI_U93(
    .din0(mul_ln181_39_fu_13673_p0),
    .din1(mul_ln181_39_fu_13673_p1),
    .dout(mul_ln181_39_fu_13673_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage8_subdone) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_3588_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln30_fu_3582_p2 == 1'd0) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln54_reg_13681 == 1'd1) & (icmp_ln30_reg_13677 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln48_reg_13685 == 1'd1) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10055)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277 <= 1'd0;
        end else if ((1'b1 == ap_condition_63)) begin
            ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_68)) begin
        if (((icmp_ln48_reg_13685 == 1'd0) & (icmp_ln30_reg_13677 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_l1_write_col_offset_1_reg_3152 <= or_ln39_6_reg_14021;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_l1_write_col_offset_1_reg_3152 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_1_reg_3152;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_68)) begin
        if (((icmp_ln48_reg_13685 == 1'd0) & (icmp_ln30_reg_13677 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_l1_write_col_offset_2_reg_3170 <= select_ln39_14_fu_4281_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_l1_write_col_offset_2_reg_3170 <= ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10060)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442 <= 1'd0;
        end else if ((1'b1 == ap_condition_63)) begin
            ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10055)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313 <= l2_write_row_offset;
        end else if ((1'b1 == ap_condition_63)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10055)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301 <= 1'd0;
        end else if ((1'b1 == ap_condition_63)) begin
            ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_0_new_0_reg_3211 <= select_ln124_reg_15412;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_0_new_0_reg_3211 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l1_maxes_0_new_0_reg_3211 <= ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_1_new_0_reg_3222 <= select_ln124_1_fu_7456_p3;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_1_new_0_reg_3222 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l1_maxes_1_new_0_reg_3222 <= ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_2_new_0_reg_3233 <= select_ln124_2_fu_7472_p3;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_2_new_0_reg_3233 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l1_maxes_2_new_0_reg_3233 <= ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_3_new_0_reg_3244 <= select_ln124_3_fu_7488_p3;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l1_maxes_3_new_0_reg_3244 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l1_maxes_3_new_0_reg_3244 <= ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_f_1_reg_3187 <= 1'd0;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_f_1_reg_3187 <= icmp_ln147_reg_14045;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_f_1_reg_3187 <= ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10068)) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter2_l1_read_row_offset_f_1_reg_3187;
        end else if ((1'b1 == ap_condition_2251)) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_f_reg_3277 <= ap_phi_reg_pp0_iter1_l1_read_row_offset_f_reg_3277;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_n_1_reg_3199 <= select_ln151_fu_7579_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_n_1_reg_3199 <= ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10068)) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter2_l1_read_row_offset_n_1_reg_3199;
        end else if ((1'b1 == ap_condition_2251)) begin
            ap_phi_reg_pp0_iter2_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10068)) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter2_l2_write_row_offset_4_reg_3267;
        end else if ((1'b1 == ap_condition_2251)) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_1_reg_3313 <= ap_phi_reg_pp0_iter1_l2_write_row_offset_1_reg_3313;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_3_reg_3255 <= 1'd0;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_3_reg_3255 <= icmp_ln136_reg_15443;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_3_reg_3255 <= ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2252)) begin
        if (((icmp_ln127_reg_13706_pp0_iter1_reg == 1'd0) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_4_reg_3267 <= l2_write_row_offset_2_reg_15386;
        end else if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1))) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_4_reg_3267 <= select_ln136_1_fu_7562_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_4_reg_3267 <= ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_10068)) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter2_l2_write_row_offset_3_reg_3255;
        end else if ((1'b1 == ap_condition_2251)) begin
            ap_phi_reg_pp0_iter2_l2_write_row_offset_s_reg_3301 <= ap_phi_reg_pp0_iter1_l2_write_row_offset_s_reg_3301;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_0_flag_1_reg_3343 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_0_new_1_reg_3354 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_1_new_1_reg_3365 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_2_new_1_reg_3376 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_3_new_1_reg_3387 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_4_new_1_reg_3398 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_5_new_1_reg_3409 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_6_new_1_reg_3420 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_maxes_7_new_1_reg_3431 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_read_row_offset_f_reg_3323 <= icmp_ln221_reg_15653_pp0_iter2_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2314)) begin
        if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
            ap_phi_reg_pp0_iter3_l2_read_row_offset_n_reg_3333 <= select_ln225_fu_13336_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2222)) begin
        if (((icmp_ln48_reg_13685 == 1'd1) & (icmp_ln30_reg_13677 == 1'd1))) begin
            l1_write_row_offset <= grp_fu_3466_p2;
        end else if (((icmp_ln54_reg_13681 == 1'd1) & (icmp_ln30_reg_13677 == 1'd0))) begin
            l1_write_row_offset <= select_ln58_fu_3675_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln117_10_reg_15300 <= add_ln117_10_fu_6955_p2;
        add_ln117_14_reg_15310 <= add_ln117_14_fu_6966_p2;
        add_ln117_16_reg_15315 <= add_ln117_16_fu_6972_p2;
        add_ln117_20_reg_15320 <= add_ln117_20_fu_6987_p2;
        add_ln117_23_reg_15325 <= add_ln117_23_fu_7007_p2;
        add_ln117_25_reg_15330 <= add_ln117_25_fu_7013_p2;
        add_ln117_29_reg_15340[13 : 1] <= add_ln117_29_fu_7019_p2[13 : 1];
        add_ln117_34_reg_15345 <= add_ln117_34_fu_7034_p2;
        add_ln117_5_reg_15290 <= add_ln117_5_fu_6939_p2;
        add_ln92_39_reg_15265 <= add_ln92_39_fu_6726_p2;
        add_ln92_45_reg_15270 <= add_ln92_45_fu_6796_p2;
        shl_ln91_53_reg_15255[11 : 4] <= shl_ln91_53_fu_6660_p3[11 : 4];
        shl_ln91_67_reg_15285[9 : 2] <= shl_ln91_67_fu_6874_p3[9 : 2];
        sub_ln92_13_reg_15245 <= sub_ln92_13_fu_6651_p2;
        sub_ln92_15_reg_15260 <= sub_ln92_15_fu_6688_p2;
        sub_ln92_19_reg_15280 <= sub_ln92_19_fu_6862_p2;
        zext_ln91_107_reg_15250[7 : 0] <= zext_ln91_107_fu_6657_p1[7 : 0];
        zext_ln91_132_reg_15275[7 : 0] <= zext_ln91_132_fu_6828_p1[7 : 0];
        zext_ln91_75_reg_15240[7 : 0] <= zext_ln91_75_fu_6560_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln117_12_reg_15305 <= grp_fu_13542_p3;
        add_ln117_26_reg_15335 <= grp_fu_13534_p3;
        add_ln117_7_reg_15295 <= grp_fu_13527_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln117_15_reg_15356 <= add_ln117_15_fu_7116_p2;
        add_ln117_17_reg_15361 <= add_ln117_17_fu_7125_p2;
        add_ln117_24_reg_15366 <= add_ln117_24_fu_7137_p2;
        add_ln117_28_reg_15371 <= add_ln117_28_fu_7159_p2;
        add_ln117_35_reg_15381 <= add_ln117_35_fu_7171_p2;
        add_ln117_reg_15350 <= add_ln117_fu_7107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln117_1_reg_15394 <= add_ln117_1_fu_7198_p2;
        add_ln117_2_reg_15400 <= add_ln117_2_fu_7215_p2;
        add_ln117_3_reg_15406 <= add_ln117_3_fu_7233_p2;
        select_ln124_reg_15412 <= select_ln124_fu_7248_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln117_31_reg_15376 <= grp_fu_13558_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln181_11_reg_17138 <= add_ln181_11_fu_9316_p2;
        add_ln181_12_reg_17143 <= add_ln181_12_fu_9322_p2;
        add_ln191_110_reg_17263 <= add_ln191_110_fu_9725_p2;
        add_ln191_121_reg_17268 <= add_ln191_121_fu_9731_p2;
        add_ln191_12_reg_17233 <= add_ln191_12_fu_9636_p2;
        add_ln191_42_reg_17238 <= add_ln191_42_fu_9655_p2;
        add_ln191_59_reg_17243 <= add_ln191_59_fu_9670_p2;
        add_ln191_62_reg_17248 <= add_ln191_62_fu_9676_p2;
        add_ln191_73_reg_17253 <= add_ln191_73_fu_9682_p2;
        add_ln191_93_reg_17258 <= add_ln191_93_fu_9706_p2;
        mul_ln181_10_reg_17054 <= mul_ln181_10_fu_13618_p2;
        mul_ln181_11_reg_17059 <= mul_ln181_11_fu_13622_p2;
        mul_ln181_13_reg_17075 <= mul_ln181_13_fu_13626_p2;
        mul_ln181_19_reg_17103 <= mul_ln181_19_fu_9072_p2;
        mul_ln181_29_reg_17148 <= mul_ln181_29_fu_13630_p2;
        mul_ln181_2_reg_17044 <= mul_ln181_2_fu_13614_p2;
        mul_ln181_37_reg_17228 <= mul_ln181_37_fu_13634_p2;
        select_ln162_12_reg_17153 <= select_ln162_12_fu_9479_p3;
        select_ln162_13_reg_17175 <= select_ln162_13_fu_9526_p3;
        select_ln162_14_reg_17186 <= select_ln162_14_fu_9555_p3;
        select_ln162_15_reg_17196 <= select_ln162_15_fu_9584_p3;
        select_ln162_16_reg_17208 <= select_ln162_16_fu_9613_p3;
        select_ln181_48_reg_17080[1] <= select_ln181_48_fu_9027_p3[1];
        select_ln181_83_reg_17123[2 : 1] <= select_ln181_83_fu_9257_p3[2 : 1];
        select_ln181_85_reg_17133[0] <= select_ln181_85_fu_9270_p3[0];
        shl_ln181_16_reg_17070[9 : 2] <= shl_ln181_16_fu_8992_p3[9 : 2];
        sub_ln181_65_reg_17170[11 : 3] <= sub_ln181_65_fu_9498_p2[11 : 3];
        zext_ln181_111_reg_17108[7 : 0] <= zext_ln181_111_fu_9248_p1[7 : 0];
        zext_ln181_136_reg_17164[10 : 3] <= zext_ln181_136_fu_9494_p1[10 : 3];
        zext_ln181_188_reg_17219[7 : 0] <= zext_ln181_188_fu_9620_p1[7 : 0];
        zext_ln181_62_reg_17064[10 : 3] <= zext_ln181_62_fu_8982_p1[10 : 3];
        zext_ln181_92_reg_17086[7 : 0] <= zext_ln181_92_fu_9060_p1[7 : 0];
        zext_ln181_93_reg_17093[7 : 0] <= zext_ln181_93_fu_9063_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln181_14_reg_17318 <= add_ln181_14_fu_10886_p2;
        add_ln181_18_reg_17404[11 : 1] <= add_ln181_18_fu_11565_p2[11 : 1];
        add_ln191_104_reg_17560 <= add_ln191_104_fu_12241_p2;
        add_ln191_105_reg_17565 <= add_ln191_105_fu_12247_p2;
        add_ln191_114_reg_17570 <= add_ln191_114_fu_12273_p2;
        add_ln191_115_reg_17575 <= add_ln191_115_fu_12279_p2;
        add_ln191_116_reg_17580 <= add_ln191_116_fu_12285_p2;
        add_ln191_120_reg_17585 <= add_ln191_120_fu_12295_p2;
        add_ln191_122_reg_17590 <= add_ln191_122_fu_12304_p2;
        add_ln191_127_reg_17595 <= add_ln191_127_fu_12332_p2;
        add_ln191_129_reg_17600 <= add_ln191_129_fu_12338_p2;
        add_ln191_130_reg_17605 <= add_ln191_130_fu_12344_p2;
        add_ln191_16_reg_17450 <= add_ln191_16_fu_12029_p2;
        add_ln191_18_reg_17455 <= add_ln191_18_fu_12041_p2;
        add_ln191_20_reg_17460 <= add_ln191_20_fu_12047_p2;
        add_ln191_28_reg_17465 <= add_ln191_28_fu_12059_p2;
        add_ln191_30_reg_17470 <= add_ln191_30_fu_12065_p2;
        add_ln191_32_reg_17475 <= add_ln191_32_fu_12071_p2;
        add_ln191_33_reg_17480 <= add_ln191_33_fu_12077_p2;
        add_ln191_37_reg_17485 <= add_ln191_37_fu_12083_p2;
        add_ln191_44_reg_17490 <= add_ln191_44_fu_12089_p2;
        add_ln191_48_reg_17495 <= add_ln191_48_fu_12095_p2;
        add_ln191_49_reg_17500 <= add_ln191_49_fu_12101_p2;
        add_ln191_64_reg_17505 <= add_ln191_64_fu_12123_p2;
        add_ln191_65_reg_17510 <= add_ln191_65_fu_12129_p2;
        add_ln191_67_reg_17515 <= add_ln191_67_fu_12141_p2;
        add_ln191_71_reg_17520 <= add_ln191_71_fu_12147_p2;
        add_ln191_76_reg_17525 <= add_ln191_76_fu_12165_p2;
        add_ln191_78_reg_17530[13 : 1] <= add_ln191_78_fu_12171_p2[13 : 1];
        add_ln191_79_reg_17535 <= add_ln191_79_fu_12177_p2;
        add_ln191_85_reg_17540 <= add_ln191_85_fu_12213_p2;
        add_ln191_88_reg_17545 <= add_ln191_88_fu_12219_p2;
        add_ln191_95_reg_17550 <= add_ln191_95_fu_12225_p2;
        add_ln191_96_reg_17555 <= add_ln191_96_fu_12231_p2;
        add_ln191_reg_17445 <= add_ln191_fu_12023_p2;
        mul_ln181_14_reg_17288 <= mul_ln181_14_fu_13639_p2;
        mul_ln181_24_reg_17308 <= mul_ln181_24_fu_13644_p2;
        mul_ln181_26_reg_17313 <= mul_ln181_26_fu_13649_p2;
        select_ln181_100_reg_17344 <= select_ln181_100_fu_11062_p3;
        select_ln181_101_reg_17349 <= select_ln181_101_fu_11085_p3;
        select_ln181_102_reg_17359[2 : 1] <= select_ln181_102_fu_11098_p3[2 : 1];
select_ln181_102_reg_17359[12 : 4] <= select_ln181_102_fu_11098_p3[12 : 4];
        select_ln181_103_reg_17364 <= select_ln181_103_fu_11116_p3;
        select_ln181_110_reg_17379[9 : 1] <= select_ln181_110_fu_11289_p3[9 : 1];
        select_ln181_115_reg_17384 <= select_ln181_115_fu_11426_p3;
        select_ln181_117_reg_17389[1 : 0] <= select_ln181_117_fu_11450_p3[1 : 0];
select_ln181_117_reg_17389[12 : 3] <= select_ln181_117_fu_11450_p3[12 : 3];
        select_ln181_130_reg_17425 <= select_ln181_130_fu_11807_p3;
        select_ln181_132_reg_17430[12 : 1] <= select_ln181_132_fu_11855_p3[12 : 1];
        select_ln181_133_reg_17435 <= select_ln181_133_fu_11862_p3;
        select_ln181_136_reg_17440[12 : 3] <= select_ln181_136_fu_11910_p3[12 : 3];
        select_ln181_33_reg_17283 <= select_ln181_33_fu_10160_p3;
        select_ln181_49_reg_17293[11 : 1] <= select_ln181_49_fu_10424_p3[11 : 1];
        select_ln181_4_reg_17278[12 : 1] <= select_ln181_4_fu_9847_p3[12 : 1];
        select_ln181_99_reg_17339[1] <= select_ln181_99_fu_11049_p3[1];
select_ln181_99_reg_17339[12 : 4] <= select_ln181_99_fu_11049_p3[12 : 4];
        sext_ln181_72_reg_17298 <= sext_ln181_72_fu_10560_p1;
        shl_ln181_45_reg_17369[9 : 2] <= shl_ln181_45_fu_11157_p3[9 : 2];
        sub_ln181_128_reg_17409 <= sub_ln181_128_fu_11571_p2;
        sub_ln181_2_reg_17273 <= sub_ln181_2_fu_9813_p2;
        sub_ln181_47_reg_17303[12 : 1] <= sub_ln181_47_fu_10627_p2[12 : 1];
        sub_ln181_69_reg_17334 <= sub_ln181_69_fu_11001_p2;
        sub_ln181_93_reg_17415[10 : 2] <= sub_ln181_93_fu_11577_p2[10 : 2];
        sub_ln181_98_reg_17420 <= sub_ln181_98_fu_11679_p2;
        zext_ln181_135_reg_17323[7 : 0] <= zext_ln181_135_fu_10904_p1[7 : 0];
        zext_ln181_143_reg_17354[7 : 0] <= zext_ln181_143_fu_11092_p1[7 : 0];
        zext_ln181_155_reg_17374[7 : 0] <= zext_ln181_155_fu_11258_p1[7 : 0];
        zext_ln181_163_reg_17394[7 : 0] <= zext_ln181_163_fu_11457_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (trunc_ln160_1_reg_15449 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln181_3_reg_17049 <= add_ln181_3_fu_8934_p2;
        mul_ln181_23_reg_17118 <= mul_ln181_23_fu_9251_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        add_ln191_102_reg_17772 <= add_ln191_102_fu_12969_p2;
        add_ln191_136_reg_17783 <= add_ln191_136_fu_13011_p2;
        add_ln191_13_reg_17777 <= add_ln191_13_fu_12987_p2;
        add_ln191_14_reg_17745 <= add_ln191_14_fu_12862_p2;
        add_ln191_29_reg_17750 <= add_ln191_29_fu_12884_p2;
        add_ln191_55_reg_17761 <= add_ln191_55_fu_12927_p2;
        add_ln191_5_reg_17755 <= add_ln191_5_fu_12902_p2;
        add_ln191_9_reg_17766 <= add_ln191_9_fu_12945_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln191_109_reg_17039 <= add_ln191_109_fu_8919_p2;
        add_ln191_10_reg_17009 <= add_ln191_10_fu_8861_p2;
        add_ln191_41_reg_17014 <= add_ln191_41_fu_8873_p2;
        add_ln191_58_reg_17019 <= add_ln191_58_fu_8889_p2;
        add_ln191_61_reg_17024 <= add_ln191_61_fu_8895_p2;
        add_ln191_74_reg_17029 <= add_ln191_74_fu_8901_p2;
        add_ln191_91_reg_17034 <= add_ln191_91_fu_8907_p2;
        mul_ln181_22_reg_16951 <= mul_ln181_22_fu_13600_p2;
        mul_ln181_27_reg_16980 <= mul_ln181_27_fu_13604_p2;
        mul_ln181_28_reg_16985 <= mul_ln181_28_fu_13609_p2;
        select_ln162_10_reg_16956 <= select_ln162_10_fu_8795_p3;
        select_ln162_17_reg_16995 <= select_ln162_17_fu_8837_p3;
        select_ln162_6_reg_16913 <= select_ln162_6_fu_8576_p3;
        select_ln162_8_reg_16940 <= select_ln162_8_fu_8766_p3;
        select_ln181_11_reg_16840 <= select_ln181_11_fu_8241_p3;
        select_ln181_12_reg_16845 <= select_ln181_12_fu_8247_p3;
        select_ln181_134_reg_17004[1] <= select_ln181_134_fu_8844_p3[1];
        select_ln181_24_reg_16866 <= select_ln181_24_fu_8370_p3;
        select_ln181_35_reg_16883[0] <= select_ln181_35_fu_8492_p3[0];
select_ln181_35_reg_16883[12 : 2] <= select_ln181_35_fu_8492_p3[12 : 2];
        select_ln181_36_reg_16888[2] <= select_ln181_36_fu_8499_p3[2];
select_ln181_36_reg_16888[12 : 4] <= select_ln181_36_fu_8499_p3[12 : 4];
        select_ln181_46_reg_16908[0] <= select_ln181_46_fu_8547_p3[0];
select_ln181_46_reg_16908[12 : 3] <= select_ln181_46_fu_8547_p3[12 : 3];
        select_ln181_56_reg_16925 <= select_ln181_56_fu_8666_p3;
        select_ln181_6_reg_16830[3 : 1] <= select_ln181_6_fu_8110_p3[3 : 1];
        select_ln181_8_reg_16835 <= select_ln181_8_fu_8170_p3;
        select_ln181_93_reg_16990[1] <= select_ln181_93_fu_8808_p3[1];
select_ln181_93_reg_16990[3] <= select_ln181_93_fu_8808_p3[3];
        sext_ln181_69_reg_16930 <= sext_ln181_69_fu_8723_p1;
        shl_ln181_15_reg_16901[8 : 1] <= shl_ln181_15_fu_8509_p3[8 : 1];
        sub_ln181_8_reg_16850[12 : 1] <= sub_ln181_8_fu_8274_p2[12 : 1];
        zext_ln181_123_reg_16967[7 : 0] <= zext_ln181_123_fu_8802_p1[7 : 0];
        zext_ln181_124_reg_16973[7 : 0] <= zext_ln181_124_fu_8805_p1[7 : 0];
        zext_ln181_38_reg_16860[10 : 3] <= zext_ln181_38_fu_8337_p1[10 : 3];
        zext_ln181_46_reg_16871[7 : 0] <= zext_ln181_46_fu_8483_p1[7 : 0];
        zext_ln181_55_reg_16893[7 : 0] <= zext_ln181_55_fu_8506_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln191_111_reg_17720 <= add_ln191_111_fu_12737_p2;
        add_ln191_118_reg_17725 <= add_ln191_118_fu_12755_p2;
        add_ln191_128_reg_17730 <= add_ln191_128_fu_12772_p2;
        add_ln191_132_reg_17735 <= add_ln191_132_fu_12794_p2;
        add_ln191_133_reg_17740 <= add_ln191_133_fu_12800_p2;
        add_ln191_19_reg_17650 <= add_ln191_19_fu_12482_p2;
        add_ln191_23_reg_17655 <= add_ln191_23_fu_12507_p2;
        add_ln191_25_reg_17660 <= add_ln191_25_fu_12513_p2;
        add_ln191_31_reg_17665 <= add_ln191_31_fu_12522_p2;
        add_ln191_34_reg_17670 <= add_ln191_34_fu_12534_p2;
        add_ln191_43_reg_17675 <= add_ln191_43_fu_12562_p2;
        add_ln191_47_reg_17680 <= add_ln191_47_fu_12587_p2;
        add_ln191_51_reg_17685 <= add_ln191_51_fu_12605_p2;
        add_ln191_69_reg_17690 <= add_ln191_69_fu_12623_p2;
        add_ln191_77_reg_17695 <= add_ln191_77_fu_12650_p2;
        add_ln191_81_reg_17700 <= add_ln191_81_fu_12668_p2;
        add_ln191_94_reg_17705 <= add_ln191_94_fu_12696_p2;
        add_ln191_98_reg_17710 <= add_ln191_98_fu_12714_p2;
        add_ln191_99_reg_17715 <= add_ln191_99_fu_12720_p2;
        mul_ln181_31_reg_17610 <= mul_ln181_31_fu_13653_p2;
        mul_ln181_32_reg_17620 <= mul_ln181_32_fu_13657_p2;
        mul_ln181_33_reg_17630 <= mul_ln181_33_fu_13661_p2;
        mul_ln181_34_reg_17635 <= mul_ln181_34_fu_13665_p2;
        mul_ln181_36_reg_17640 <= mul_ln181_36_fu_13669_p2;
        mul_ln181_39_reg_17645 <= mul_ln181_39_fu_13673_p2;
        zext_ln181_144_reg_17615[7 : 0] <= zext_ln181_144_fu_12397_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln191_11_reg_17803 <= add_ln191_11_fu_13119_p2;
        add_ln191_15_reg_17808 <= add_ln191_15_fu_13136_p2;
        add_ln191_1_reg_17788 <= add_ln191_1_fu_13068_p2;
        add_ln191_3_reg_17793 <= add_ln191_3_fu_13085_p2;
        add_ln191_7_reg_17798 <= add_ln191_7_fu_13101_p2;
        l2_maxes_0_load_reg_17813 <= l2_maxes_0;
        l2_maxes_1_load_reg_17819 <= l2_maxes_1;
        l2_maxes_3_load_reg_17825 <= l2_maxes_3;
        l2_maxes_5_load_reg_17831 <= l2_maxes_5;
        l2_maxes_7_load_reg_17837 <= l2_maxes_7;
        select_ln195_10_reg_17868 <= select_ln195_10_fu_13274_p3;
        select_ln195_12_reg_17874 <= select_ln195_12_fu_13281_p3;
        select_ln195_14_reg_17880 <= select_ln195_14_fu_13288_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln38_1_reg_13764 <= add_ln38_1_fu_3783_p2;
        icmp_ln39_reg_13732 <= icmp_ln39_fu_3755_p2;
        p_Result_1_reg_13738 <= {{in_r_TDATA[15:8]}};
        p_Result_3_reg_13792 <= {{in_r_TDATA[31:24]}};
        p_Result_4_reg_13814 <= {{in_r_TDATA[39:32]}};
        p_Result_5_reg_13836 <= {{in_r_TDATA[47:40]}};
        p_Result_6_reg_13858 <= {{in_r_TDATA[55:48]}};
        p_Result_7_reg_13880 <= {{in_r_TDATA[63:56]}};
        p_Result_s_reg_13770 <= {{in_r_TDATA[23:16]}};
        trunc_ln37_1_reg_13728 <= trunc_ln37_1_fu_3745_p1;
        trunc_ln37_2_reg_13760 <= trunc_ln37_2_fu_3779_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln38_2_reg_13918 <= add_ln38_2_fu_3904_p2;
        icmp_ln39_1_reg_13908 <= icmp_ln39_1_fu_3888_p2;
        icmp_ln39_2_reg_13923 <= icmp_ln39_2_fu_3910_p2;
        select_ln39_reg_13902 <= select_ln39_fu_3860_p3;
        trunc_ln37_3_reg_13914 <= trunc_ln37_3_fu_3900_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln38_5_reg_13977 <= add_ln38_5_fu_4066_p2;
        icmp_ln39_4_reg_13967 <= icmp_ln39_4_fu_4048_p2;
        select_ln39_6_reg_13960 <= select_ln39_6_fu_4037_p3;
        trunc_ln37_6_reg_13973 <= trunc_ln37_6_fu_4062_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln38_6_reg_13993 <= add_ln38_6_fu_4109_p2;
        icmp_ln39_5_reg_13983 <= icmp_ln39_5_fu_4093_p2;
        icmp_ln39_6_reg_13998 <= icmp_ln39_6_fu_4115_p2;
        trunc_ln37_7_reg_13989 <= trunc_ln37_7_fu_4105_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_13689 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        add_ln82_reg_14038 <= add_ln82_fu_4294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln92_11_reg_15081[14 : 1] <= add_ln92_11_fu_5939_p2[14 : 1];
        add_ln92_16_reg_15096 <= add_ln92_16_fu_6107_p2;
        add_ln92_20_reg_15107 <= add_ln92_20_fu_6136_p2;
        add_ln92_23_reg_15122 <= add_ln92_23_fu_6202_p2;
        add_ln92_25_reg_15127 <= add_ln92_25_fu_6210_p2;
        add_ln92_29_reg_15132 <= add_ln92_29_fu_6241_p2;
        add_ln92_30_reg_15137 <= add_ln92_30_fu_6247_p2;
        add_ln92_37_reg_15170 <= add_ln92_37_fu_6377_p2;
        add_ln92_41_reg_15196[13 : 2] <= add_ln92_41_fu_6444_p2[13 : 2];
        sext_ln91_36_reg_15112[12 : 1] <= sext_ln91_36_fu_6161_p1[12 : 1];
        sext_ln91_49_reg_15191[12 : 3] <= sext_ln91_49_fu_6424_p1[12 : 3];
        sext_ln91_6_reg_15071[13 : 1] <= sext_ln91_6_fu_5822_p1[13 : 1];
        shl_ln91_57_reg_15165[11 : 4] <= shl_ln91_57_fu_6351_p3[11 : 4];
        shl_ln91_59_reg_15180[8 : 1] <= shl_ln91_59_fu_6406_p3[8 : 1];
        sub_ln91_25_reg_15086[11 : 1] <= sub_ln91_25_fu_6013_p2[11 : 1];
        sub_ln91_29_reg_15091[12 : 1] <= sub_ln91_29_fu_6057_p2[12 : 1];
        sub_ln91_31_reg_15101[11 : 1] <= sub_ln91_31_fu_6124_p2[11 : 1];
        sub_ln91_34_reg_15117 <= sub_ln91_34_fu_6186_p2;
        sub_ln91_40_reg_15147 <= sub_ln91_40_fu_6290_p2;
        sub_ln91_42_reg_15185[11 : 1] <= sub_ln91_42_fu_6418_p2[11 : 1];
        sub_ln91_59_reg_15213 <= sub_ln91_59_fu_6491_p2;
        sub_ln91_60_reg_15218 <= sub_ln91_60_fu_6509_p2;
        sub_ln92_6_reg_15076 <= sub_ln92_6_fu_5885_p2;
        tmp_110_reg_15175 <= tmp_110_fu_6383_p8;
        tmp_120_reg_15206 <= tmp_120_fu_6460_p8;
        tmp_125_reg_15223 <= tmp_125_fu_6515_p8;
        tmp_130_reg_15231 <= tmp_130_fu_6526_p8;
        tmp_90_reg_15142 <= tmp_90_fu_6253_p8;
        tmp_95_reg_15152 <= tmp_95_fu_6318_p8;
        zext_ln91_113_reg_15160[8 : 1] <= zext_ln91_113_fu_6347_p1[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln92_12_reg_14950 <= add_ln92_12_fu_5477_p2;
        add_ln92_13_reg_14987[13 : 1] <= add_ln92_13_fu_5625_p2[13 : 1];
        add_ln92_24_reg_15007 <= add_ln92_24_fu_5688_p2;
        add_ln92_26_reg_15033 <= add_ln92_26_fu_5737_p2;
        add_ln92_34_reg_15053 <= add_ln92_34_fu_5784_p2;
        add_ln92_7_reg_14911 <= add_ln92_7_fu_5336_p2;
        shl_ln91_28_reg_14921[9 : 2] <= shl_ln91_28_fu_5381_p3[9 : 2];
        shl_ln91_34_reg_14945[9 : 2] <= shl_ln91_34_fu_5456_p3[9 : 2];
        shl_ln91_36_reg_14955[8 : 1] <= shl_ln91_36_fu_5486_p3[8 : 1];
        shl_ln91_41_reg_14977[8 : 1] <= shl_ln91_41_fu_5604_p3[8 : 1];
        shl_ln91_49_reg_15023[10 : 3] <= shl_ln91_49_fu_5709_p3[10 : 3];
        sub_ln91_23_reg_14940 <= sub_ln91_23_fu_5450_p2;
        sub_ln91_28_reg_14982[11 : 1] <= sub_ln91_28_fu_5616_p2[11 : 1];
        sub_ln91_38_reg_15028 <= sub_ln91_38_fu_5731_p2;
        sub_ln91_44_reg_15066[11 : 3] <= sub_ln91_44_fu_5813_p2[11 : 3];
        sub_ln91_54_reg_14960 <= sub_ln91_54_fu_5508_p2;
        sub_ln92_5_reg_14916 <= sub_ln92_5_fu_5358_p2;
        sub_ln92_7_reg_14935 <= sub_ln92_7_fu_5417_p2;
        tmp_100_reg_15038 <= tmp_100_fu_5742_p8;
        tmp_105_reg_15046 <= tmp_105_fu_5753_p8;
        tmp_115_reg_15058 <= tmp_115_fu_5790_p8;
        tmp_50_reg_14926 <= tmp_50_fu_5402_p8;
        tmp_65_reg_14965 <= tmp_65_fu_5524_p8;
        tmp_70_reg_14971 <= tmp_70_fu_5581_p8;
        tmp_85_reg_15012 <= tmp_85_fu_5694_p8;
        zext_ln91_38_reg_14901[7 : 0] <= zext_ln91_38_fu_5247_p1[7 : 0];
        zext_ln91_92_reg_14997[10 : 3] <= zext_ln91_92_fu_5668_p1[10 : 3];
        zext_ln91_96_reg_15018[7 : 0] <= zext_ln91_96_fu_5705_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln92_17_reg_14887 <= add_ln92_17_fu_5136_p2;
        add_ln92_8_reg_14857[13 : 1] <= add_ln92_8_fu_5091_p2[13 : 1];
        add_ln92_reg_14677[13 : 1] <= add_ln92_fu_4831_p2[13 : 1];
        sext_ln91_12_reg_14697 <= sext_ln91_12_fu_4930_p1;
        sext_ln91_20_reg_14844 <= sext_ln91_20_fu_5076_p1;
        sext_ln91_4_reg_14652[14 : 2] <= sext_ln91_4_fu_4659_p1[14 : 2];
        sub_ln91_10_reg_14687[11 : 1] <= sub_ln91_10_fu_4871_p2[11 : 1];
        sub_ln91_1_reg_14642[12 : 1] <= sub_ln91_1_fu_4592_p2[12 : 1];
        sub_ln91_2_reg_14647[11 : 1] <= sub_ln91_2_fu_4598_p2[11 : 1];
        sub_ln91_51_reg_14662 <= sub_ln91_51_fu_4736_p2;
        sub_ln91_6_reg_14667[11 : 1] <= sub_ln91_6_fu_4754_p2[11 : 1];
        sub_ln91_7_reg_14672[12 : 2] <= sub_ln91_7_fu_4772_p2[12 : 2];
        sub_ln91_9_reg_14682 <= sub_ln91_9_fu_4853_p2;
        sub_ln92_reg_14702 <= sub_ln92_fu_4972_p2;
        tmp_25_reg_14743 <= tmp_25_fu_4978_p8;
        tmp_30_reg_14783 <= tmp_30_fu_4995_p8;
        tmp_35_reg_14820 <= tmp_35_fu_5012_p8;
        tmp_40_reg_14829 <= tmp_40_fu_5029_p8;
        tmp_45_reg_14849 <= tmp_45_fu_5080_p8;
        tmp_55_reg_14862 <= tmp_55_fu_5097_p8;
        tmp_60_reg_14870 <= tmp_60_fu_5108_p8;
        tmp_75_reg_14879 <= tmp_75_fu_5119_p8;
        tmp_80_reg_14892 <= tmp_80_fu_5142_p8;
        zext_ln91_14_reg_14657[8 : 1] <= zext_ln91_14_fu_4716_p1[8 : 1];
        zext_ln91_28_reg_14692[10 : 3] <= zext_ln91_28_fu_4910_p1[10 : 3];
        zext_ln91_47_reg_14834[7 : 0] <= zext_ln91_47_fu_5040_p1[7 : 0];
        zext_ln91_48_reg_14839[10 : 3] <= zext_ln91_48_fu_5052_p1[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln92_19_reg_14992 <= grp_fu_13504_p3;
        add_ln92_22_reg_15002 <= grp_fu_13512_p3;
        add_ln92_3_reg_14906 <= grp_fu_13496_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        add_ln92_44_reg_15201 <= grp_fu_13520_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        and_ln160_reg_15626 <= and_ln160_fu_7347_p2;
        and_ln160_reg_15626_pp0_iter2_reg <= and_ln160_reg_15626;
        icmp_ln204_reg_15644_pp0_iter2_reg <= icmp_ln204_reg_15644;
        icmp_ln221_reg_15653_pp0_iter2_reg <= icmp_ln221_reg_15653;
        icmp_ln242_reg_15658 <= icmp_ln242_fu_7427_p2;
        icmp_ln242_reg_15658_pp0_iter2_reg <= icmp_ln242_reg_15658;
        l2_write_row_offset_2_reg_15386 <= l2_write_row_offset;
        tmp_last_V_reg_15648_pp0_iter2_reg <= tmp_last_V_reg_15648;
        trunc_ln160_1_reg_15449 <= trunc_ln160_1_fu_7323_p1;
        trunc_ln160_1_reg_15449_pp0_iter2_reg <= trunc_ln160_1_reg_15449;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_l1_maxes_0_new_0_reg_3211 <= ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211;
        ap_phi_reg_pp0_iter1_l1_maxes_1_new_0_reg_3222 <= ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222;
        ap_phi_reg_pp0_iter1_l1_maxes_2_new_0_reg_3233 <= ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233;
        ap_phi_reg_pp0_iter1_l1_maxes_3_new_0_reg_3244 <= ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244;
        ap_phi_reg_pp0_iter1_l1_read_row_offset_f_1_reg_3187 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187;
        ap_phi_reg_pp0_iter1_l1_read_row_offset_n_1_reg_3199 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199;
        ap_phi_reg_pp0_iter1_l1_read_row_offset_n_reg_3289 <= ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289;
        ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343;
        ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354;
        ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365;
        ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376;
        ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387;
        ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398;
        ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409;
        ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420;
        ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431;
        ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323;
        ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333;
        ap_phi_reg_pp0_iter1_l2_write_row_offset_3_reg_3255 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255;
        ap_phi_reg_pp0_iter1_l2_write_row_offset_4_reg_3267 <= ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_reg_pp0_iter2_l2_maxes_0_flag_1_reg_3343 <= ap_phi_reg_pp0_iter1_l2_maxes_0_flag_1_reg_3343;
        ap_phi_reg_pp0_iter2_l2_maxes_0_new_1_reg_3354 <= ap_phi_reg_pp0_iter1_l2_maxes_0_new_1_reg_3354;
        ap_phi_reg_pp0_iter2_l2_maxes_1_new_1_reg_3365 <= ap_phi_reg_pp0_iter1_l2_maxes_1_new_1_reg_3365;
        ap_phi_reg_pp0_iter2_l2_maxes_2_new_1_reg_3376 <= ap_phi_reg_pp0_iter1_l2_maxes_2_new_1_reg_3376;
        ap_phi_reg_pp0_iter2_l2_maxes_3_new_1_reg_3387 <= ap_phi_reg_pp0_iter1_l2_maxes_3_new_1_reg_3387;
        ap_phi_reg_pp0_iter2_l2_maxes_4_new_1_reg_3398 <= ap_phi_reg_pp0_iter1_l2_maxes_4_new_1_reg_3398;
        ap_phi_reg_pp0_iter2_l2_maxes_5_new_1_reg_3409 <= ap_phi_reg_pp0_iter1_l2_maxes_5_new_1_reg_3409;
        ap_phi_reg_pp0_iter2_l2_maxes_6_new_1_reg_3420 <= ap_phi_reg_pp0_iter1_l2_maxes_6_new_1_reg_3420;
        ap_phi_reg_pp0_iter2_l2_maxes_7_new_1_reg_3431 <= ap_phi_reg_pp0_iter1_l2_maxes_7_new_1_reg_3431;
        ap_phi_reg_pp0_iter2_l2_read_row_offset_f_1_reg_3442 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_1_reg_3442;
        ap_phi_reg_pp0_iter2_l2_read_row_offset_f_reg_3323 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_f_reg_3323;
        ap_phi_reg_pp0_iter2_l2_read_row_offset_n_reg_3333 <= ap_phi_reg_pp0_iter1_l2_read_row_offset_n_reg_3333;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_l2_read_row_offset_f_1_reg_3442 <= ap_phi_reg_pp0_iter2_l2_read_row_offset_f_1_reg_3442;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_fu_3610_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln127_reg_13706 <= icmp_ln127_fu_3628_p2;
        tmp_179_reg_13698 <= l1_iteration[32'd1];
        trunc_ln68_reg_13693 <= trunc_ln68_fu_3616_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln127_reg_13706_pp0_iter1_reg <= icmp_ln127_reg_13706;
        icmp_ln234_reg_13710 <= icmp_ln234_fu_3640_p2;
        icmp_ln234_reg_13710_pp0_iter1_reg <= icmp_ln234_reg_13710;
        icmp_ln234_reg_13710_pp0_iter2_reg <= icmp_ln234_reg_13710_pp0_iter1_reg;
        icmp_ln30_reg_13677 <= icmp_ln30_fu_3582_p2;
        icmp_ln64_reg_13689 <= icmp_ln64_fu_3610_p2;
        icmp_ln64_reg_13689_pp0_iter1_reg <= icmp_ln64_reg_13689;
        l2_read_row_offset_l_reg_15798 <= ap_sig_allocacmp_l2_read_row_offset_l;
        tmp_179_reg_13698_pp0_iter1_reg <= tmp_179_reg_13698;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln136_reg_15443 <= icmp_ln136_fu_7295_p2;
        trunc_ln131_reg_15439 <= trunc_ln131_fu_7285_p1;
        zext_ln131_reg_15417[15 : 0] <= zext_ln131_fu_7275_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_13689 == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln147_reg_14045 <= icmp_ln147_fu_4306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg) & (trunc_ln160_1_reg_15449_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln199_1_reg_17848 <= icmp_ln199_1_fu_13179_p2;
        icmp_ln199_3_reg_17853 <= icmp_ln199_3_fu_13197_p2;
        icmp_ln199_5_reg_17858 <= icmp_ln199_5_fu_13215_p2;
        icmp_ln199_7_reg_17863 <= icmp_ln199_7_fu_13233_p2;
        icmp_ln199_reg_17843 <= icmp_ln199_fu_13173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_fu_7347_p2) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln204_reg_15644 <= icmp_ln204_fu_7383_p2;
        local_col_index_reg_15630 <= local_col_index_fu_7369_p2;
        tmp_186_reg_15636 <= l2_iteration[32'd2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln204_fu_7383_p2 == 1'd1) & (1'd1 == and_ln160_fu_7347_p2) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln221_reg_15653 <= icmp_ln221_fu_7401_p2;
        tmp_last_V_reg_15648 <= tmp_last_V_fu_7389_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        icmp_ln39_3_reg_13941 <= icmp_ln39_3_fu_3978_p2;
        or_ln39_2_reg_13955 <= or_ln39_2_fu_4005_p2;
        select_ln39_4_reg_13930 <= select_ln39_4_fu_3955_p3;
        select_ln39_7_reg_13946 <= select_ln39_7_fu_3984_p3;
        trunc_ln37_4_reg_13937 <= trunc_ln37_4_fu_3968_p1;
        trunc_ln37_5_reg_13951 <= trunc_ln37_5_fu_3992_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln39_7_reg_14016 <= icmp_ln39_7_fu_4183_p2;
        or_ln39_6_reg_14021 <= or_ln39_6_fu_4204_p2;
        select_ln39_10_reg_14005 <= select_ln39_10_fu_4160_p3;
        trunc_ln37_8_reg_14012 <= trunc_ln37_8_fu_4173_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (icmp_ln30_fu_3582_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln48_reg_13685 <= icmp_ln48_fu_3594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln30_fu_3582_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln54_reg_13681 <= icmp_ln54_fu_3588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_channel_idx <= select_ln39_15_fu_4209_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_iteration <= select_ln234_fu_3646_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_maxes_0 <= ap_phi_reg_pp0_iter2_l1_maxes_0_new_0_reg_3211;
        l1_maxes_1 <= ap_phi_reg_pp0_iter2_l1_maxes_1_new_0_reg_3222;
        l1_maxes_2 <= ap_phi_reg_pp0_iter2_l1_maxes_2_new_0_reg_3233;
        l1_maxes_3 <= ap_phi_reg_pp0_iter2_l1_maxes_3_new_0_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_13689 == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_read_col_offset <= select_ln147_fu_4312_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (or_ln234_fu_7982_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l1_read_row_offset <= select_ln234_1_fu_7987_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        l1_read_row_offset_l_reg_14256 <= ap_sig_allocacmp_l1_read_row_offset_l;
        l1_write_col_offset_s_reg_13718 <= l1_write_col_offset;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l1_stripes_0_0_load_1_reg_14400 <= l1_stripes_0_0_q1;
        l1_stripes_0_0_load_reg_14274 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_1_reg_14407 <= l1_stripes_0_1_q1;
        l1_stripes_0_1_load_reg_14281 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_1_reg_14414 <= l1_stripes_0_2_q1;
        l1_stripes_0_2_load_reg_14288 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_1_reg_14421 <= l1_stripes_0_3_q1;
        l1_stripes_0_3_load_reg_14295 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_1_reg_14428 <= l1_stripes_0_4_q1;
        l1_stripes_0_4_load_reg_14302 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_1_reg_14435 <= l1_stripes_0_5_q1;
        l1_stripes_0_5_load_reg_14309 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_1_reg_14442 <= l1_stripes_1_0_q1;
        l1_stripes_1_0_load_reg_14316 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_1_reg_14449 <= l1_stripes_1_1_q1;
        l1_stripes_1_1_load_reg_14323 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_1_reg_14456 <= l1_stripes_1_2_q1;
        l1_stripes_1_2_load_reg_14330 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_1_reg_14463 <= l1_stripes_1_3_q1;
        l1_stripes_1_3_load_reg_14337 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_1_reg_14470 <= l1_stripes_1_4_q1;
        l1_stripes_1_4_load_reg_14344 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_1_reg_14477 <= l1_stripes_1_5_q1;
        l1_stripes_1_5_load_reg_14351 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_2_reg_14574 <= l1_stripes_2_0_q1;
        l1_stripes_2_0_load_reg_14358 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_2_reg_14581 <= l1_stripes_2_1_q1;
        l1_stripes_2_1_load_reg_14365 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_2_reg_14588 <= l1_stripes_2_2_q1;
        l1_stripes_2_2_load_reg_14372 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_2_reg_14595 <= l1_stripes_2_3_q1;
        l1_stripes_2_3_load_reg_14379 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_2_reg_14602 <= l1_stripes_2_4_q1;
        l1_stripes_2_4_load_reg_14386 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_2_reg_14609 <= l1_stripes_2_5_q1;
        l1_stripes_2_5_load_reg_14393 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l1_stripes_0_0_load_2_reg_14753 <= l1_stripes_0_0_q0;
        l1_stripes_0_1_load_2_reg_14758 <= l1_stripes_0_1_q0;
        l1_stripes_0_2_load_2_reg_14763 <= l1_stripes_0_2_q0;
        l1_stripes_0_3_load_2_reg_14768 <= l1_stripes_0_3_q0;
        l1_stripes_0_4_load_2_reg_14773 <= l1_stripes_0_4_q0;
        l1_stripes_0_5_load_2_reg_14778 <= l1_stripes_0_5_q0;
        l1_stripes_1_0_load_2_reg_14790 <= l1_stripes_1_0_q0;
        l1_stripes_1_1_load_2_reg_14795 <= l1_stripes_1_1_q0;
        l1_stripes_1_2_load_2_reg_14800 <= l1_stripes_1_2_q0;
        l1_stripes_1_3_load_2_reg_14805 <= l1_stripes_1_3_q0;
        l1_stripes_1_4_load_2_reg_14810 <= l1_stripes_1_4_q0;
        l1_stripes_1_5_load_2_reg_14815 <= l1_stripes_1_5_q0;
        l1_stripes_2_0_load_1_reg_14707 <= l1_stripes_2_0_q0;
        l1_stripes_2_1_load_1_reg_14713 <= l1_stripes_2_1_q0;
        l1_stripes_2_2_load_1_reg_14719 <= l1_stripes_2_2_q0;
        l1_stripes_2_3_load_1_reg_14725 <= l1_stripes_2_3_q0;
        l1_stripes_2_4_load_1_reg_14731 <= l1_stripes_2_4_q0;
        l1_stripes_2_5_load_1_reg_14737 <= l1_stripes_2_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_write_col_offset <= ap_phi_reg_pp0_iter1_l1_write_col_offset_2_reg_3170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_iteration <= select_ln242_fu_7433_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_kernel_sums_0 <= select_ln195_fu_13239_p3;
        l2_kernel_sums_1 <= select_ln195_1_fu_13246_p3;
        l2_kernel_sums_3 <= select_ln195_3_fu_13253_p3;
        l2_kernel_sums_5 <= select_ln195_5_fu_13260_p3;
        l2_kernel_sums_7 <= select_ln195_7_fu_13267_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_kernel_sums_2 <= select_ln195_2_fu_13017_p3;
        l2_kernel_sums_4 <= select_ln195_4_fu_13024_p3;
        l2_kernel_sums_6 <= select_ln195_6_fu_13031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg) & (ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_maxes_0 <= ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4;
        l2_maxes_1 <= ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4;
        l2_maxes_2 <= ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4;
        l2_maxes_3 <= ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4;
        l2_maxes_4 <= ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4;
        l2_maxes_5 <= ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4;
        l2_maxes_6 <= ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4;
        l2_maxes_7 <= ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln204_fu_7383_p2 == 1'd1) & (1'd1 == and_ln160_fu_7347_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_read_col_offset <= select_ln221_fu_7407_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (or_ln242_fu_13470_p2 == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_read_row_offset <= select_ln242_1_fu_13475_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_0_load_1_reg_15978 <= l2_stripes_0_0_q1;
        l2_stripes_0_0_load_reg_15846 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_1_reg_15985 <= l2_stripes_0_1_q1;
        l2_stripes_0_1_load_reg_15853 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_1_reg_15992 <= l2_stripes_0_2_q1;
        l2_stripes_0_2_load_reg_15860 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_1_reg_15999 <= l2_stripes_0_3_q1;
        l2_stripes_0_3_load_reg_15867 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_1_reg_16006 <= l2_stripes_0_4_q1;
        l2_stripes_0_4_load_reg_15874 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_1_reg_16013 <= l2_stripes_0_5_q1;
        l2_stripes_0_5_load_reg_15881 <= l2_stripes_0_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_stripes_0_0_load_2_reg_16443 <= l2_stripes_0_0_q0;
        l2_stripes_0_1_load_2_reg_16450 <= l2_stripes_0_1_q0;
        l2_stripes_0_2_load_2_reg_16457 <= l2_stripes_0_2_q0;
        l2_stripes_0_3_load_2_reg_16464 <= l2_stripes_0_3_q0;
        l2_stripes_0_4_load_2_reg_16471 <= l2_stripes_0_4_q0;
        l2_stripes_0_5_load_2_reg_16478 <= l2_stripes_0_5_q0;
        l2_stripes_1_0_load_1_reg_16366 <= l2_stripes_1_0_q1;
        l2_stripes_1_0_load_reg_16237 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_1_reg_16371 <= l2_stripes_1_1_q1;
        l2_stripes_1_1_load_reg_16242 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_1_reg_16376 <= l2_stripes_1_2_q1;
        l2_stripes_1_2_load_reg_16247 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_1_reg_16381 <= l2_stripes_1_3_q1;
        l2_stripes_1_3_load_reg_16252 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_1_reg_16386 <= l2_stripes_1_4_q1;
        l2_stripes_1_4_load_reg_16257 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_1_reg_16391 <= l2_stripes_1_5_q1;
        l2_stripes_1_5_load_reg_16262 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_1_reg_16283 <= l2_stripes_2_0_q1;
        l2_stripes_2_0_load_reg_16162 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_1_reg_16289 <= l2_stripes_2_1_q1;
        l2_stripes_2_1_load_reg_16168 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_1_reg_16295 <= l2_stripes_2_2_q1;
        l2_stripes_2_2_load_reg_16174 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_1_reg_16301 <= l2_stripes_2_3_q1;
        l2_stripes_2_3_load_reg_16180 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_1_reg_16307 <= l2_stripes_2_4_q1;
        l2_stripes_2_4_load_reg_16186 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_1_reg_16313 <= l2_stripes_2_5_q1;
        l2_stripes_2_5_load_reg_16192 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_1_reg_16336 <= l2_stripes_3_0_q1;
        l2_stripes_3_0_load_reg_16207 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_1_reg_16341 <= l2_stripes_3_1_q1;
        l2_stripes_3_1_load_reg_16212 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_1_reg_16346 <= l2_stripes_3_2_q1;
        l2_stripes_3_2_load_reg_16217 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_1_reg_16351 <= l2_stripes_3_3_q1;
        l2_stripes_3_3_load_reg_16222 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_1_reg_16356 <= l2_stripes_3_4_q1;
        l2_stripes_3_4_load_reg_16227 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_1_reg_16361 <= l2_stripes_3_5_q1;
        l2_stripes_3_5_load_reg_16232 <= l2_stripes_3_5_q0;
        select_ln162_1_reg_16267 <= grp_fu_3522_p3;
        select_ln162_7_reg_16545 <= grp_fu_3563_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_stripes_1_0_load_2_reg_16723 <= l2_stripes_1_0_q0;
        l2_stripes_1_1_load_2_reg_16728 <= l2_stripes_1_1_q0;
        l2_stripes_1_2_load_2_reg_16733 <= l2_stripes_1_2_q0;
        l2_stripes_1_3_load_2_reg_16738 <= l2_stripes_1_3_q0;
        l2_stripes_1_4_load_2_reg_16743 <= l2_stripes_1_4_q0;
        l2_stripes_1_5_load_2_reg_16748 <= l2_stripes_1_5_q0;
        l2_stripes_2_0_load_2_reg_16647 <= l2_stripes_2_0_q0;
        l2_stripes_2_1_load_2_reg_16653 <= l2_stripes_2_1_q0;
        l2_stripes_2_2_load_2_reg_16659 <= l2_stripes_2_2_q0;
        l2_stripes_2_3_load_2_reg_16665 <= l2_stripes_2_3_q0;
        l2_stripes_2_4_load_2_reg_16671 <= l2_stripes_2_4_q0;
        l2_stripes_2_5_load_2_reg_16677 <= l2_stripes_2_5_q0;
        l2_stripes_3_0_load_2_reg_16693 <= l2_stripes_3_0_q0;
        l2_stripes_3_1_load_2_reg_16698 <= l2_stripes_3_1_q0;
        l2_stripes_3_2_load_2_reg_16703 <= l2_stripes_3_2_q0;
        l2_stripes_3_3_load_2_reg_16708 <= l2_stripes_3_3_q0;
        l2_stripes_3_4_load_2_reg_16713 <= l2_stripes_3_4_q0;
        l2_stripes_3_5_load_2_reg_16718 <= l2_stripes_3_5_q0;
        select_ln162_11_reg_16804 <= grp_fu_3563_p3;
        select_ln162_5_reg_16753 <= grp_fu_3522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_write_col_offset <= select_ln136_fu_7301_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (or_ln234_1_fu_7994_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        l2_write_row_offset <= select_ln234_2_fu_7999_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln181_15_reg_16769 <= mul_ln181_15_fu_13580_p2;
        mul_ln181_17_reg_16779 <= mul_ln181_17_fu_13585_p2;
        mul_ln181_20_reg_16789 <= mul_ln181_20_fu_13590_p2;
        mul_ln181_21_reg_16794 <= mul_ln181_21_fu_13595_p2;
        mul_ln181_3_reg_16609 <= mul_ln181_3_fu_13565_p2;
        mul_ln181_4_reg_16614 <= mul_ln181_4_fu_8033_p2;
        mul_ln181_6_reg_16631 <= mul_ln181_6_fu_13570_p2;
        mul_ln181_8_reg_16642 <= mul_ln181_8_fu_13575_p2;
        select_ln162_4_reg_16683 <= select_ln162_4_fu_8062_p3;
        select_ln181_77_reg_16799[2] <= select_ln181_77_fu_8084_p3[2];
        select_ln181_86_reg_16815[1] <= select_ln181_86_fu_8091_p3[1];
select_ln181_86_reg_16815[12 : 4] <= select_ln181_86_fu_8091_p3[12 : 4];
        select_ln181_91_reg_16820[3] <= select_ln181_91_fu_8098_p3[3];
        zext_ln181_102_reg_16784[7 : 0] <= zext_ln181_102_fu_8081_p1[7 : 0];
        zext_ln181_11_reg_16604[7 : 0] <= zext_ln181_11_fu_8030_p1[7 : 0];
        zext_ln181_1_reg_16593[7 : 0] <= zext_ln181_1_fu_8018_p1[7 : 0];
        zext_ln181_20_reg_16625[7 : 0] <= zext_ln181_20_fu_8045_p1[7 : 0];
        zext_ln181_32_reg_16636[7 : 0] <= zext_ln181_32_fu_8048_p1[7 : 0];
        zext_ln181_78_reg_16764[7 : 0] <= zext_ln181_78_fu_8069_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln160_1_reg_15449 == 1'd0) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln181_16_reg_16774 <= mul_ln181_16_fu_8075_p2;
        mul_ln181_reg_16599 <= mul_ln181_fu_8021_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln160_1_reg_15449 == 1'd0) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln181_18_reg_17098 <= mul_ln181_18_fu_9066_p2;
        mul_ln181_25_reg_17128 <= mul_ln181_25_fu_9264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln160_1_reg_15449 == 1'd0) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln181_1_reg_16825 <= mul_ln181_1_fu_8105_p2;
        mul_ln181_9_reg_16878 <= mul_ln181_9_fu_8486_p2;
        sub_ln181_43_reg_16935[12 : 1] <= sub_ln181_43_fu_8738_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln160_1_reg_15449 == 1'd0) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln181_30_reg_17329 <= mul_ln181_30_fu_10907_p2;
        sub_ln181_92_reg_17399 <= sub_ln181_92_fu_11559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (trunc_ln160_1_reg_15449 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln181_5_reg_16620 <= mul_ln181_5_fu_8039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (trunc_ln160_1_reg_15449 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln181_7_reg_16855 <= mul_ln181_7_fu_8283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln162_2_reg_16319 <= select_ln162_2_fu_7845_p3;
        select_ln162_3_reg_16396 <= select_ln162_3_fu_7893_p3;
        select_ln162_9_reg_16567 <= select_ln162_9_fu_7955_p3;
        select_ln162_reg_16198 <= select_ln162_fu_7803_p3;
        select_ln181_18_reg_16331[2] <= select_ln181_18_fu_7852_p3[2];
        select_ln181_23_reg_16408[2 : 0] <= select_ln181_23_fu_7900_p3[2 : 0];
        select_ln181_57_reg_16557[2 : 1] <= select_ln181_57_fu_7907_p3[2 : 1];
select_ln181_57_reg_16557[12 : 4] <= select_ln181_57_fu_7907_p3[12 : 4];
        select_ln181_60_reg_16562[1] <= select_ln181_60_fu_7914_p3[1];
select_ln181_60_reg_16562[3] <= select_ln181_60_fu_7914_p3[3];
        select_ln181_74_reg_16577 <= select_ln181_74_fu_7962_p3;
        select_ln181_75_reg_16582[1] <= select_ln181_75_fu_7969_p3[1];
        select_ln181_7_reg_16278[0] <= select_ln181_7_fu_7810_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln171_1_reg_16132 <= select_ln171_1_fu_7737_p3;
        select_ln171_2_reg_16146 <= select_ln171_2_fu_7784_p3;
        select_ln171_reg_15803 <= select_ln171_fu_7677_p3;
        zext_ln181_7_reg_16080[16 : 0] <= zext_ln181_7_fu_7690_p1[16 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        select_ln39_12_reg_14026 <= select_ln39_12_fu_4249_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln76_1_reg_14616 <= select_ln76_1_fu_4472_p3;
        select_ln76_2_reg_14629 <= select_ln76_2_fu_4519_p3;
        select_ln76_reg_14261 <= select_ln76_fu_4427_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (trunc_ln160_1_reg_15449 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        sub_ln181_77_reg_17625 <= sub_ln181_77_fu_12421_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'd1 == and_ln160_reg_15626) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        zext_ln170_reg_15689[15 : 0] <= zext_ln170_fu_7587_p1[15 : 0];
        zext_ln181_4_reg_15746[16 : 0] <= zext_ln181_4_fu_7605_p1[16 : 0];
        zext_ln181_reg_15694[15 : 0] <= zext_ln181_fu_7590_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln64_reg_13689 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        zext_ln91_4_reg_14140[15 : 0] <= zext_ln91_4_fu_4358_p1[15 : 0];
        zext_ln91_8_reg_14210[15 : 0] <= zext_ln91_8_fu_4379_p1[15 : 0];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = trunc_ln160_1_reg_15449_pp0_iter2_reg;
    end else begin
        ap_phi_mux_l2_maxes_0_flag_1_phi_fu_3347_p4 = ap_phi_reg_pp0_iter3_l2_maxes_0_flag_1_reg_3343;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 = select_ln195_8_fu_13369_p3;
    end else begin
        ap_phi_mux_l2_maxes_0_new_1_phi_fu_3358_p4 = ap_phi_reg_pp0_iter3_l2_maxes_0_new_1_reg_3354;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 = select_ln195_9_fu_13376_p3;
    end else begin
        ap_phi_mux_l2_maxes_1_new_1_phi_fu_3369_p4 = ap_phi_reg_pp0_iter3_l2_maxes_1_new_1_reg_3365;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 = select_ln195_10_reg_17868;
    end else begin
        ap_phi_mux_l2_maxes_2_new_1_phi_fu_3380_p4 = ap_phi_reg_pp0_iter3_l2_maxes_2_new_1_reg_3376;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 = select_ln195_11_fu_13383_p3;
    end else begin
        ap_phi_mux_l2_maxes_3_new_1_phi_fu_3391_p4 = ap_phi_reg_pp0_iter3_l2_maxes_3_new_1_reg_3387;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 = select_ln195_12_reg_17874;
    end else begin
        ap_phi_mux_l2_maxes_4_new_1_phi_fu_3402_p4 = ap_phi_reg_pp0_iter3_l2_maxes_4_new_1_reg_3398;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 = select_ln195_13_fu_13390_p3;
    end else begin
        ap_phi_mux_l2_maxes_5_new_1_phi_fu_3413_p4 = ap_phi_reg_pp0_iter3_l2_maxes_5_new_1_reg_3409;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 = select_ln195_14_reg_17880;
    end else begin
        ap_phi_mux_l2_maxes_6_new_1_phi_fu_3424_p4 = ap_phi_reg_pp0_iter3_l2_maxes_6_new_1_reg_3420;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 = select_ln195_15_fu_13397_p3;
    end else begin
        ap_phi_mux_l2_maxes_7_new_1_phi_fu_3435_p4 = ap_phi_reg_pp0_iter3_l2_maxes_7_new_1_reg_3431;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln160_reg_15626_pp0_iter2_reg)) begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 = ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4 = ap_phi_reg_pp0_iter3_l2_read_row_offset_f_1_reg_3442;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg))) begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 = 1'd0;
    end else begin
        ap_phi_mux_l2_read_row_offset_f_phi_fu_3326_p4 = ap_phi_reg_pp0_iter3_l2_read_row_offset_f_reg_3323;
    end
end

always @ (*) begin
    if ((1'd1 == and_ln160_reg_15626_pp0_iter2_reg)) begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 = ap_phi_reg_pp0_iter3_l2_read_row_offset_n_reg_3333;
    end else begin
        ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4 = ap_phi_reg_pp0_iter3_l2_read_row_offset_n_1_reg_3454;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln234_fu_7982_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_sig_allocacmp_l1_read_row_offset_l = select_ln234_1_fu_7987_p3;
    end else begin
        ap_sig_allocacmp_l1_read_row_offset_l = l1_read_row_offset;
    end
end

always @ (*) begin
    if (((or_ln242_fu_13470_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_l2_read_row_offset_l = select_ln242_1_fu_13475_p3;
    end else begin
        ap_sig_allocacmp_l2_read_row_offset_l = l2_read_row_offset;
    end
end

always @ (*) begin
    if (((icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TDATA_blk_n = in_r_TVALID;
    end else begin
        in_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        in_r_TREADY = 1'b1;
    end else begin
        in_r_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_0_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_0_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_0_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_0_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_0_ce0 = 1'b1;
    end else begin
        l1_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_0_ce1 = 1'b1;
    end else begin
        l1_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_0_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_0_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_0_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_0_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_0_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_0_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_0_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_0_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_0_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd0) & (trunc_ln37_fu_3741_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_0_we1 = 1'b1;
    end else begin
        l1_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_1_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_0_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_1_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_1_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_1_ce0 = 1'b1;
    end else begin
        l1_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_1_ce1 = 1'b1;
    end else begin
        l1_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_1_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_1_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_1_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_1_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_1_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_1_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_1_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_1_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_0_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd1) & (trunc_ln37_fu_3741_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_1_we1 = 1'b1;
    end else begin
        l1_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_2_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_0_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_2_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_2_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_2_ce0 = 1'b1;
    end else begin
        l1_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_2_ce1 = 1'b1;
    end else begin
        l1_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_2_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_2_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_2_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_2_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_2_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_2_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_2_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_2_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_0_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd2) & (trunc_ln37_fu_3741_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_2_we1 = 1'b1;
    end else begin
        l1_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_3_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_0_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_3_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_3_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_3_ce0 = 1'b1;
    end else begin
        l1_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_3_ce1 = 1'b1;
    end else begin
        l1_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_3_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_3_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_3_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_3_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_3_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_3_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_3_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_3_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_0_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd3) & (trunc_ln37_fu_3741_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_3_we1 = 1'b1;
    end else begin
        l1_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_4_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_0_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_4_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_4_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_4_ce0 = 1'b1;
    end else begin
        l1_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_4_ce1 = 1'b1;
    end else begin
        l1_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_4_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_4_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_4_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_4_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_4_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_4_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_4_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_4_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_0_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd4) & (trunc_ln37_fu_3741_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd0) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_4_we1 = 1'b1;
    end else begin
        l1_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_0_5_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_0_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_0_5_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_0_5_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_5_ce0 = 1'b1;
    end else begin
        l1_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_0_5_ce1 = 1'b1;
    end else begin
        l1_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_0_5_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_0_5_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_0_5_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_0_5_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_0_5_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_0_5_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_0_5_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_0_5_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_0_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_0_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_fu_3745_p1 == 3'd0) & ~(trunc_ln37_1_fu_3745_p1 == 3'd1) & ~(trunc_ln37_1_fu_3745_p1 == 3'd2) & ~(trunc_ln37_1_fu_3745_p1 == 3'd3) & ~(trunc_ln37_1_fu_3745_p1 == 3'd4) & (trunc_ln37_fu_3741_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (trunc_ln37_8_reg_14012 == 2'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_0_5_we1 = 1'b1;
    end else begin
        l1_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_0_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_0_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_0_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_0_ce0 = 1'b1;
    end else begin
        l1_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_0_ce1 = 1'b1;
    end else begin
        l1_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_0_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_0_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_0_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_0_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_0_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_0_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_0_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_0_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_1_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd0) & (trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_0_we1 = 1'b1;
    end else begin
        l1_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_1_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_1_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_1_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_1_ce0 = 1'b1;
    end else begin
        l1_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_1_ce1 = 1'b1;
    end else begin
        l1_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_1_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_1_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_1_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_1_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_1_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_1_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_1_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_1_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_1_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd1) & (trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_1_we1 = 1'b1;
    end else begin
        l1_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_2_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_2_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_2_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_2_ce0 = 1'b1;
    end else begin
        l1_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_2_ce1 = 1'b1;
    end else begin
        l1_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_2_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_2_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_2_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_2_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_2_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_2_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_2_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_2_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_1_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd2) & (trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_2_we1 = 1'b1;
    end else begin
        l1_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_3_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_3_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_3_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_3_ce0 = 1'b1;
    end else begin
        l1_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_3_ce1 = 1'b1;
    end else begin
        l1_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_3_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_3_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_3_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_3_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_3_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_3_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_3_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_3_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_1_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd3) & (trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_3_we1 = 1'b1;
    end else begin
        l1_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_4_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_4_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_4_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_4_ce0 = 1'b1;
    end else begin
        l1_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_4_ce1 = 1'b1;
    end else begin
        l1_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_4_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_4_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_4_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_4_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_4_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_4_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_4_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_4_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_1_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_1_fu_3745_p1 == 3'd4) & (trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_4_we1 = 1'b1;
    end else begin
        l1_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_address0 = zext_ln91_8_reg_14210;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_1_5_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_1_5_address1 = zext_ln91_4_fu_4358_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_1_5_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_5_ce0 = 1'b1;
    end else begin
        l1_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_1_5_ce1 = 1'b1;
    end else begin
        l1_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_1_5_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_1_5_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_1_5_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_1_5_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_1_5_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_1_5_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_1_5_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_1_5_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_1_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_1_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_7_reg_13989 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_6_reg_13973 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_5_reg_13951 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_4_reg_13937 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_3_reg_13914 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_2_reg_13760 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_fu_3745_p1 == 3'd0) & ~(trunc_ln37_1_fu_3745_p1 == 3'd1) & ~(trunc_ln37_1_fu_3745_p1 == 3'd2) & ~(trunc_ln37_1_fu_3745_p1 == 3'd3) & ~(trunc_ln37_1_fu_3745_p1 == 3'd4) & (trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (trunc_ln37_8_reg_14012 == 2'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_1_5_we1 = 1'b1;
    end else begin
        l1_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_address0 = zext_ln91_4_reg_14140;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_0_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_0_address1 = zext_ln91_8_fu_4379_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_0_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_0_ce0 = 1'b1;
    end else begin
        l1_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_0_ce1 = 1'b1;
    end else begin
        l1_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_0_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_0_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_0_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_0_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_0_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_0_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_0_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_0_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_2_0_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_13989 == 2'd0) & ~(trunc_ln37_7_reg_13989 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_13973 == 2'd0) & ~(trunc_ln37_6_reg_13973 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_13951 == 2'd0) & ~(trunc_ln37_5_reg_13951 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_13937 == 2'd0) & ~(trunc_ln37_4_reg_13937 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_13914 == 2'd0) & ~(trunc_ln37_3_reg_13914 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_13760 == 2'd0) & ~(trunc_ln37_2_reg_13760 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3741_p1 == 2'd0) & ~(trunc_ln37_fu_3741_p1 == 2'd1) & (trunc_ln37_1_fu_3745_p1 == 3'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14012 == 2'd0) & ~(trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd0) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_0_we1 = 1'b1;
    end else begin
        l1_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_address0 = zext_ln91_4_reg_14140;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_1_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_1_address1 = zext_ln91_8_fu_4379_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_1_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_1_ce0 = 1'b1;
    end else begin
        l1_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_1_ce1 = 1'b1;
    end else begin
        l1_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_1_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_1_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_1_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_1_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_1_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_1_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_1_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_1_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_2_1_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_13989 == 2'd0) & ~(trunc_ln37_7_reg_13989 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_13973 == 2'd0) & ~(trunc_ln37_6_reg_13973 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_13951 == 2'd0) & ~(trunc_ln37_5_reg_13951 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_13937 == 2'd0) & ~(trunc_ln37_4_reg_13937 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_13914 == 2'd0) & ~(trunc_ln37_3_reg_13914 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_13760 == 2'd0) & ~(trunc_ln37_2_reg_13760 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3741_p1 == 2'd0) & ~(trunc_ln37_fu_3741_p1 == 2'd1) & (trunc_ln37_1_fu_3745_p1 == 3'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14012 == 2'd0) & ~(trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd1) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_1_we1 = 1'b1;
    end else begin
        l1_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_address0 = zext_ln91_4_reg_14140;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_2_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_2_address1 = zext_ln91_8_fu_4379_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_2_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_2_ce0 = 1'b1;
    end else begin
        l1_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_2_ce1 = 1'b1;
    end else begin
        l1_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_2_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_2_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_2_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_2_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_2_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_2_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_2_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_2_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_2_2_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_2_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_13989 == 2'd0) & ~(trunc_ln37_7_reg_13989 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_13973 == 2'd0) & ~(trunc_ln37_6_reg_13973 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_13951 == 2'd0) & ~(trunc_ln37_5_reg_13951 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_13937 == 2'd0) & ~(trunc_ln37_4_reg_13937 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_13914 == 2'd0) & ~(trunc_ln37_3_reg_13914 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_13760 == 2'd0) & ~(trunc_ln37_2_reg_13760 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3741_p1 == 2'd0) & ~(trunc_ln37_fu_3741_p1 == 2'd1) & (trunc_ln37_1_fu_3745_p1 == 3'd2) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14012 == 2'd0) & ~(trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd2) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_2_we1 = 1'b1;
    end else begin
        l1_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_address0 = zext_ln91_4_reg_14140;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_3_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_3_address1 = zext_ln91_8_fu_4379_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_3_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_3_ce0 = 1'b1;
    end else begin
        l1_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_3_ce1 = 1'b1;
    end else begin
        l1_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_3_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_3_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_3_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_3_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_3_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_3_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_3_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_3_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_2_3_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_3_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_13989 == 2'd0) & ~(trunc_ln37_7_reg_13989 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_13973 == 2'd0) & ~(trunc_ln37_6_reg_13973 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_13951 == 2'd0) & ~(trunc_ln37_5_reg_13951 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_13937 == 2'd0) & ~(trunc_ln37_4_reg_13937 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_13914 == 2'd0) & ~(trunc_ln37_3_reg_13914 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_13760 == 2'd0) & ~(trunc_ln37_2_reg_13760 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3741_p1 == 2'd0) & ~(trunc_ln37_fu_3741_p1 == 2'd1) & (trunc_ln37_1_fu_3745_p1 == 3'd3) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14012 == 2'd0) & ~(trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd3) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_3_we1 = 1'b1;
    end else begin
        l1_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_address0 = zext_ln91_4_reg_14140;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_4_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_4_address1 = zext_ln91_8_fu_4379_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_4_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_4_ce0 = 1'b1;
    end else begin
        l1_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_4_ce1 = 1'b1;
    end else begin
        l1_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_4_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_4_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_4_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_4_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_4_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_4_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_4_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_4_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_2_4_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_4_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_13989 == 2'd0) & ~(trunc_ln37_7_reg_13989 == 2'd1) & (1'b0 == ap_block_pp0_stage7_11001) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_13973 == 2'd0) & ~(trunc_ln37_6_reg_13973 == 2'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_13951 == 2'd0) & ~(trunc_ln37_5_reg_13951 == 2'd1) & (1'b0 == ap_block_pp0_stage5_11001) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_13937 == 2'd0) & ~(trunc_ln37_4_reg_13937 == 2'd1) & (1'b0 == ap_block_pp0_stage4_11001) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_13914 == 2'd0) & ~(trunc_ln37_3_reg_13914 == 2'd1) & (1'b0 == ap_block_pp0_stage3_11001) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_13760 == 2'd0) & ~(trunc_ln37_2_reg_13760 == 2'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3741_p1 == 2'd0) & ~(trunc_ln37_fu_3741_p1 == 2'd1) & (trunc_ln37_1_fu_3745_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14012 == 2'd0) & ~(trunc_ln37_8_reg_14012 == 2'd1) & (trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_4_we1 = 1'b1;
    end else begin
        l1_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_address0 = zext_ln91_4_reg_14140;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l1_stripes_2_5_address0 = zext_ln91_fu_4332_p1;
        end else begin
            l1_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l1_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l1_stripes_2_5_address1 = zext_ln91_8_fu_4379_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_7_fu_4255_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_6_fu_4223_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_5_fu_4132_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_4_fu_4072_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_3_fu_4011_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_2_fu_3927_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_1_fu_3866_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        l1_stripes_2_5_address1 = zext_ln37_fu_3715_p1;
    end else begin
        l1_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_5_ce0 = 1'b1;
    end else begin
        l1_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l1_stripes_2_5_ce1 = 1'b1;
    end else begin
        l1_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l1_stripes_2_5_d1 = p_Result_7_reg_13880;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l1_stripes_2_5_d1 = p_Result_6_reg_13858;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            l1_stripes_2_5_d1 = p_Result_5_reg_13836;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            l1_stripes_2_5_d1 = p_Result_4_reg_13814;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            l1_stripes_2_5_d1 = p_Result_3_reg_13792;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            l1_stripes_2_5_d1 = p_Result_s_reg_13770;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            l1_stripes_2_5_d1 = p_Result_1_reg_13738;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l1_stripes_2_5_d1 = trunc_ln681_fu_3693_p1;
        end else begin
            l1_stripes_2_5_d1 = 'bx;
        end
    end else begin
        l1_stripes_2_5_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln37_7_reg_13989 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_7_reg_13989 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_6_reg_13973 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_6_reg_13973 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_5_reg_13951 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_5_reg_13951 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_4_reg_13937 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_4_reg_13937 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_3_reg_13914 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_3_reg_13914 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_2_reg_13760 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_2_reg_13760 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_fu_3741_p1 == 2'd0) & ~(trunc_ln37_1_fu_3745_p1 == 3'd0) & ~(trunc_ln37_1_fu_3745_p1 == 3'd1) & ~(trunc_ln37_1_fu_3745_p1 == 3'd2) & ~(trunc_ln37_1_fu_3745_p1 == 3'd3) & ~(trunc_ln37_1_fu_3745_p1 == 3'd4) & ~(trunc_ln37_fu_3741_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | (~(trunc_ln37_8_reg_14012 == 2'd0) & ~(trunc_ln37_1_reg_13728 == 3'd0) & ~(trunc_ln37_1_reg_13728 == 3'd1) & ~(trunc_ln37_1_reg_13728 == 3'd2) & ~(trunc_ln37_1_reg_13728 == 3'd3) & ~(trunc_ln37_8_reg_14012 == 2'd1) & ~(trunc_ln37_1_reg_13728 == 3'd4) & (1'b1 == ap_ce) & (icmp_ln30_reg_13677 == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        l1_stripes_2_5_we1 = 1'b1;
    end else begin
        l1_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_0_address0 = zext_ln181_7_fu_7690_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_0_address0 = zext_ln181_fu_7590_p1;
    end else begin
        l2_stripes_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_0_address1 = zext_ln181_4_fu_7605_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_0_address1 = zext_ln131_fu_7275_p1;
        end else begin
            l2_stripes_0_0_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_0_0_ce0 = 1'b1;
    end else begin
        l2_stripes_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_0_ce1 = 1'b1;
    end else begin
        l2_stripes_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_fu_7285_p1 == 3'd0))) begin
        l2_stripes_0_0_we1 = 1'b1;
    end else begin
        l2_stripes_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_1_address0 = zext_ln181_7_fu_7690_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_1_address0 = zext_ln181_fu_7590_p1;
    end else begin
        l2_stripes_0_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_1_address1 = zext_ln181_4_fu_7605_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_1_address1 = zext_ln131_fu_7275_p1;
        end else begin
            l2_stripes_0_1_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_0_1_ce0 = 1'b1;
    end else begin
        l2_stripes_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_1_ce1 = 1'b1;
    end else begin
        l2_stripes_0_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_fu_7285_p1 == 3'd1))) begin
        l2_stripes_0_1_we1 = 1'b1;
    end else begin
        l2_stripes_0_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_2_address0 = zext_ln181_7_fu_7690_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_2_address0 = zext_ln181_fu_7590_p1;
    end else begin
        l2_stripes_0_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_2_address1 = zext_ln181_4_fu_7605_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_2_address1 = zext_ln131_fu_7275_p1;
        end else begin
            l2_stripes_0_2_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_0_2_ce0 = 1'b1;
    end else begin
        l2_stripes_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_2_ce1 = 1'b1;
    end else begin
        l2_stripes_0_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_fu_7285_p1 == 3'd2))) begin
        l2_stripes_0_2_we1 = 1'b1;
    end else begin
        l2_stripes_0_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_3_address0 = zext_ln181_7_fu_7690_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_3_address0 = zext_ln181_fu_7590_p1;
    end else begin
        l2_stripes_0_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_3_address1 = zext_ln181_4_fu_7605_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_3_address1 = zext_ln131_fu_7275_p1;
        end else begin
            l2_stripes_0_3_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_0_3_ce0 = 1'b1;
    end else begin
        l2_stripes_0_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_3_ce1 = 1'b1;
    end else begin
        l2_stripes_0_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_fu_7285_p1 == 3'd3))) begin
        l2_stripes_0_3_we1 = 1'b1;
    end else begin
        l2_stripes_0_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_4_address0 = zext_ln181_7_fu_7690_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_4_address0 = zext_ln181_fu_7590_p1;
    end else begin
        l2_stripes_0_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_4_address1 = zext_ln181_4_fu_7605_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_4_address1 = zext_ln131_fu_7275_p1;
        end else begin
            l2_stripes_0_4_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_0_4_ce0 = 1'b1;
    end else begin
        l2_stripes_0_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_4_ce1 = 1'b1;
    end else begin
        l2_stripes_0_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_fu_7285_p1 == 3'd4))) begin
        l2_stripes_0_4_we1 = 1'b1;
    end else begin
        l2_stripes_0_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_0_5_address0 = zext_ln181_7_fu_7690_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_5_address0 = zext_ln181_fu_7590_p1;
    end else begin
        l2_stripes_0_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            l2_stripes_0_5_address1 = zext_ln181_4_fu_7605_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            l2_stripes_0_5_address1 = zext_ln131_fu_7275_p1;
        end else begin
            l2_stripes_0_5_address1 = 'bx;
        end
    end else begin
        l2_stripes_0_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_0_5_ce0 = 1'b1;
    end else begin
        l2_stripes_0_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)))) begin
        l2_stripes_0_5_ce1 = 1'b1;
    end else begin
        l2_stripes_0_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_fu_7285_p1 == 3'd0) & ~(trunc_ln131_fu_7285_p1 == 3'd1) & ~(trunc_ln131_fu_7285_p1 == 3'd2) & ~(trunc_ln131_fu_7285_p1 == 3'd3) & ~(trunc_ln131_fu_7285_p1 == 3'd4) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_0_5_we1 = 1'b1;
    end else begin
        l2_stripes_0_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_1_0_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_1_0_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_1_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_1_0_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_0_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_0_ce0 = 1'b1;
    end else begin
        l2_stripes_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_0_ce1 = 1'b1;
    end else begin
        l2_stripes_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd0))) begin
        l2_stripes_1_0_we1 = 1'b1;
    end else begin
        l2_stripes_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_1_1_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_1_1_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_1_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_1_1_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_1_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_1_ce0 = 1'b1;
    end else begin
        l2_stripes_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_1_ce1 = 1'b1;
    end else begin
        l2_stripes_1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd1))) begin
        l2_stripes_1_1_we1 = 1'b1;
    end else begin
        l2_stripes_1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_1_2_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_1_2_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_1_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_1_2_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_2_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_2_ce0 = 1'b1;
    end else begin
        l2_stripes_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_2_ce1 = 1'b1;
    end else begin
        l2_stripes_1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd2))) begin
        l2_stripes_1_2_we1 = 1'b1;
    end else begin
        l2_stripes_1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_1_3_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_1_3_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_1_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_1_3_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_3_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_3_ce0 = 1'b1;
    end else begin
        l2_stripes_1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_3_ce1 = 1'b1;
    end else begin
        l2_stripes_1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd3))) begin
        l2_stripes_1_3_we1 = 1'b1;
    end else begin
        l2_stripes_1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_1_4_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_1_4_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_1_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_1_4_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_4_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_4_ce0 = 1'b1;
    end else begin
        l2_stripes_1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_4_ce1 = 1'b1;
    end else begin
        l2_stripes_1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd4))) begin
        l2_stripes_1_4_we1 = 1'b1;
    end else begin
        l2_stripes_1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_1_5_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_1_5_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_1_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_1_5_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_5_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_5_ce0 = 1'b1;
    end else begin
        l2_stripes_1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_1_5_ce1 = 1'b1;
    end else begin
        l2_stripes_1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_reg_15439 == 3'd0) & ~(trunc_ln131_reg_15439 == 3'd1) & ~(trunc_ln131_reg_15439 == 3'd2) & ~(trunc_ln131_reg_15439 == 3'd3) & ~(trunc_ln131_reg_15439 == 3'd4) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_1_5_we1 = 1'b1;
    end else begin
        l2_stripes_1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_2_0_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_2_0_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_2_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_2_0_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_0_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_0_ce0 = 1'b1;
    end else begin
        l2_stripes_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_0_ce1 = 1'b1;
    end else begin
        l2_stripes_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd0))) begin
        l2_stripes_2_0_we1 = 1'b1;
    end else begin
        l2_stripes_2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_2_1_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_2_1_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_2_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_2_1_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_1_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_1_ce0 = 1'b1;
    end else begin
        l2_stripes_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_1_ce1 = 1'b1;
    end else begin
        l2_stripes_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd1))) begin
        l2_stripes_2_1_we1 = 1'b1;
    end else begin
        l2_stripes_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_2_2_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_2_2_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_2_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_2_2_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_2_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_2_ce0 = 1'b1;
    end else begin
        l2_stripes_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_2_ce1 = 1'b1;
    end else begin
        l2_stripes_2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd2))) begin
        l2_stripes_2_2_we1 = 1'b1;
    end else begin
        l2_stripes_2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_2_3_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_2_3_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_2_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_2_3_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_3_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_3_ce0 = 1'b1;
    end else begin
        l2_stripes_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_3_ce1 = 1'b1;
    end else begin
        l2_stripes_2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd3))) begin
        l2_stripes_2_3_we1 = 1'b1;
    end else begin
        l2_stripes_2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_2_4_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_2_4_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_2_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_2_4_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_4_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_4_ce0 = 1'b1;
    end else begin
        l2_stripes_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_4_ce1 = 1'b1;
    end else begin
        l2_stripes_2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd4))) begin
        l2_stripes_2_4_we1 = 1'b1;
    end else begin
        l2_stripes_2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_2_5_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_2_5_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_2_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_2_5_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_5_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_5_ce0 = 1'b1;
    end else begin
        l2_stripes_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_2_5_ce1 = 1'b1;
    end else begin
        l2_stripes_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_reg_15439 == 3'd0) & ~(trunc_ln131_reg_15439 == 3'd1) & ~(trunc_ln131_reg_15439 == 3'd2) & ~(trunc_ln131_reg_15439 == 3'd3) & ~(trunc_ln131_reg_15439 == 3'd4) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_2_5_we1 = 1'b1;
    end else begin
        l2_stripes_2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_3_0_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_3_0_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_3_0_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_3_0_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_0_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_3_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_0_ce0 = 1'b1;
    end else begin
        l2_stripes_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_0_ce1 = 1'b1;
    end else begin
        l2_stripes_3_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd0))) begin
        l2_stripes_3_0_we1 = 1'b1;
    end else begin
        l2_stripes_3_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_3_1_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_3_1_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_3_1_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_3_1_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_1_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_3_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_1_ce0 = 1'b1;
    end else begin
        l2_stripes_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_1_ce1 = 1'b1;
    end else begin
        l2_stripes_3_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd1))) begin
        l2_stripes_3_1_we1 = 1'b1;
    end else begin
        l2_stripes_3_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_3_2_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_3_2_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_3_2_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_3_2_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_2_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_3_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_2_ce0 = 1'b1;
    end else begin
        l2_stripes_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_2_ce1 = 1'b1;
    end else begin
        l2_stripes_3_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd2))) begin
        l2_stripes_3_2_we1 = 1'b1;
    end else begin
        l2_stripes_3_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_3_3_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_3_3_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_3_3_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_3_3_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_3_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_3_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_3_ce0 = 1'b1;
    end else begin
        l2_stripes_3_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_3_ce1 = 1'b1;
    end else begin
        l2_stripes_3_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd3))) begin
        l2_stripes_3_3_we1 = 1'b1;
    end else begin
        l2_stripes_3_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_3_4_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_3_4_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_3_4_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_3_4_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_4_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_3_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_4_ce0 = 1'b1;
    end else begin
        l2_stripes_3_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_4_ce1 = 1'b1;
    end else begin
        l2_stripes_3_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln131_reg_15439 == 3'd4))) begin
        l2_stripes_3_4_we1 = 1'b1;
    end else begin
        l2_stripes_3_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            l2_stripes_3_5_address0 = zext_ln181_7_reg_16080;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            l2_stripes_3_5_address0 = zext_ln181_reg_15694;
        end else begin
            l2_stripes_3_5_address0 = 'bx;
        end
    end else begin
        l2_stripes_3_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l2_stripes_3_5_address1 = zext_ln181_4_reg_15746;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_5_address1 = zext_ln131_reg_15417;
    end else begin
        l2_stripes_3_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_5_ce0 = 1'b1;
    end else begin
        l2_stripes_3_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        l2_stripes_3_5_ce1 = 1'b1;
    end else begin
        l2_stripes_3_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln131_reg_15439 == 3'd0) & ~(trunc_ln131_reg_15439 == 3'd1) & ~(trunc_ln131_reg_15439 == 3'd2) & ~(trunc_ln131_reg_15439 == 3'd3) & ~(trunc_ln131_reg_15439 == 3'd4) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (icmp_ln127_reg_13706_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        l2_stripes_3_5_we1 = 1'b1;
    end else begin
        l2_stripes_3_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_r_TDATA_blk_n = out_r_TREADY;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op3218_write_state28 == 1'b1))) begin
        out_r_TVALID = 1'b1;
    end else begin
        out_r_TVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_10_fu_6955_p2 = ($signed(sext_ln91_36_reg_15112) + $signed(sext_ln117_1_fu_6951_p1));

assign add_ln117_13_fu_7098_p2 = ($signed(sext_ln117_2_fu_7095_p1) + $signed(add_ln117_12_reg_15305));

assign add_ln117_14_fu_6966_p2 = ($signed(sext_ln91_38_fu_6572_p1) + $signed(sext_ln91_53_fu_6912_p1));

assign add_ln117_15_fu_7116_p2 = ($signed(sub_ln92_17_fu_7063_p2) + $signed(sext_ln117_4_fu_7113_p1));

assign add_ln117_16_fu_6972_p2 = (zext_ln91_135_fu_6858_p1 + sub_ln91_57_fu_6628_p2);

assign add_ln117_17_fu_7125_p2 = ($signed(sub_ln92_9_fu_7040_p2) + $signed(sext_ln117_6_fu_7122_p1));

assign add_ln117_18_fu_7189_p2 = ($signed(sext_ln117_5_fu_7183_p1) + $signed(sext_ln117_7_fu_7186_p1));

assign add_ln117_19_fu_6978_p2 = (sub_ln91_40_reg_15147 + sub_ln91_47_fu_6819_p2);

assign add_ln117_1_fu_7198_p2 = ($signed(add_ln117_18_fu_7189_p2) + $signed(sext_ln117_12_fu_7195_p1));

assign add_ln117_20_fu_6987_p2 = ($signed(sext_ln91_47_fu_6746_p1) + $signed(sext_ln117_8_fu_6983_p1));

assign add_ln117_21_fu_6993_p2 = ($signed(sext_ln91_33_fu_6566_p1) + $signed(zext_ln91_113_reg_15160));

assign add_ln117_22_fu_7002_p2 = ($signed(sext_ln91_26_fu_6551_p1) + $signed(sub_ln92_6_reg_15076));

assign add_ln117_23_fu_7007_p2 = ($signed(sext_ln117_10_fu_6998_p1) + $signed(add_ln117_22_fu_7002_p2));

assign add_ln117_24_fu_7137_p2 = ($signed(sext_ln117_9_fu_7131_p1) + $signed(sext_ln117_11_fu_7134_p1));

assign add_ln117_25_fu_7013_p2 = (sub_ln91_50_fu_6927_p2 + sub_ln91_45_fu_6779_p2);

assign add_ln117_27_fu_7149_p2 = (sub_ln91_58_fu_7047_p2 + zext_ln117_fu_7146_p1);

assign add_ln117_28_fu_7159_p2 = ($signed(sext_ln117_13_fu_7143_p1) + $signed(sext_ln117_14_fu_7155_p1));

assign add_ln117_29_fu_7019_p2 = ($signed(sext_ln91_31_fu_6563_p1) + $signed(sext_ln91_6_reg_15071));

assign add_ln117_2_fu_7215_p2 = ($signed(sext_ln117_15_fu_7204_p1) + $signed(add_ln117_32_fu_7210_p2));

assign add_ln117_32_fu_7210_p2 = ($signed(sext_ln117_16_fu_7207_p1) + $signed(add_ln117_31_reg_15376));

assign add_ln117_33_fu_7024_p2 = ($signed(sext_ln91_46_fu_6743_p1) + $signed(sext_ln91_51_fu_6825_p1));

assign add_ln117_34_fu_7034_p2 = ($signed(sub_ln92_16_fu_6732_p2) + $signed(sext_ln117_17_fu_7030_p1));

assign add_ln117_35_fu_7171_p2 = (zext_ln91_132_reg_15275 + sub_ln92_20_fu_7082_p2);

assign add_ln117_36_fu_7227_p2 = ($signed(sext_ln92_20_fu_7180_p1) + $signed(sext_ln117_19_fu_7224_p1));

assign add_ln117_3_fu_7233_p2 = ($signed(sext_ln117_18_fu_7221_p1) + $signed(add_ln117_36_fu_7227_p2));

assign add_ln117_4_fu_6933_p2 = ($signed(sub_ln92_14_fu_6671_p2) + $signed(sext_ln91_52_fu_6891_p1));

assign add_ln117_5_fu_6939_p2 = ($signed(sext_ln91_48_fu_6775_p1) + $signed(add_ln117_4_fu_6933_p2));

assign add_ln117_8_fu_7090_p2 = ($signed(add_ln117_5_reg_15290) + $signed(sext_ln117_fu_7087_p1));

assign add_ln117_9_fu_6945_p2 = ($signed(sub_ln91_48_fu_6845_p2) + $signed(sext_ln91_50_fu_6805_p1));

assign add_ln117_fu_7107_p2 = ($signed(add_ln117_8_fu_7090_p2) + $signed(sext_ln117_3_fu_7103_p1));

assign add_ln135_fu_7289_p2 = (l2_write_col_offset + 16'd1);

assign add_ln139_fu_7543_p2 = (l2_write_row_offset_2_reg_15386 + 8'd1);

assign add_ln146_fu_4300_p2 = (l1_read_col_offset + 16'd2);

assign add_ln150_fu_7568_p2 = (l1_read_row_offset_l_reg_14256 + 8'd2);

assign add_ln170_1_fu_7707_p2 = (ap_sig_allocacmp_l2_read_row_offset_l + select_ln170_fu_7700_p3);

assign add_ln170_2_fu_7760_p2 = (zext_ln170_3_fu_7752_p1 + ap_sig_allocacmp_l2_read_row_offset_l);

assign add_ln170_fu_7653_p2 = (zext_ln170_1_fu_7643_p1 + ap_sig_allocacmp_l2_read_row_offset_l);

assign add_ln171_1_fu_7731_p2 = (3'd2 + add_ln173_1_fu_7725_p2);

assign add_ln171_2_fu_7778_p2 = (3'd2 + add_ln173_2_fu_7772_p2);

assign add_ln171_fu_7671_p2 = (3'd2 + add_ln173_fu_7665_p2);

assign add_ln173_1_fu_7725_p2 = (zext_ln170_2_fu_7646_p1 + add_ln173_3_fu_7719_p2);

assign add_ln173_2_fu_7772_p2 = (trunc_ln170_fu_7649_p1 + zext_ln170_4_fu_7756_p1);

assign add_ln173_3_fu_7719_p2 = (3'd1 + trunc_ln170_fu_7649_p1);

assign add_ln173_fu_7665_p2 = (zext_ln170_2_fu_7646_p1 + trunc_ln170_fu_7649_p1);

assign add_ln181_10_fu_9310_p2 = ($signed(sext_ln181_46_fu_9020_p1) + $signed(sext_ln181_10_fu_8925_p1));

assign add_ln181_11_fu_9316_p2 = ($signed(sext_ln181_31_fu_8931_p1) + $signed(add_ln181_10_fu_9310_p2));

assign add_ln181_12_fu_9322_p2 = ($signed(sext_ln181_99_fu_9306_p1) + $signed(sext_ln181_84_fu_9173_p1));

assign add_ln181_13_fu_10880_p2 = ($signed(sext_ln181_66_fu_10528_p1) + $signed(sext_ln181_101_fu_10877_p1));

assign add_ln181_14_fu_10886_p2 = ($signed(sext_ln181_100_fu_10874_p1) + $signed(add_ln181_13_fu_10880_p2));

assign add_ln181_15_fu_9400_p2 = (zext_ln181_122_fu_9277_p1 + zext_ln181_127_fu_9339_p1);

assign add_ln181_16_fu_11007_p2 = (zext_ln181_132_fu_10895_p1 + zext_ln181_136_reg_17164);

assign add_ln181_17_fu_11307_p2 = (zext_ln181_154_fu_11255_p1 + zext_ln181_160_fu_11303_p1);

assign add_ln181_18_fu_11565_p2 = (zext_ln181_167_fu_11476_p1 + zext_ln181_171_fu_11540_p1);

assign add_ln181_19_fu_11824_p2 = (zext_ln181_176_fu_11644_p1 + zext_ln181_178_fu_11664_p1);

assign add_ln181_1_fu_9968_p2 = (zext_ln181_23_fu_9877_p1 + zext_ln181_27_fu_9919_p1);

assign add_ln181_20_fu_11845_p2 = (zext_ln181_180_fu_11691_p1 + zext_ln181_183_fu_11771_p1);

assign add_ln181_2_fu_8445_p2 = (zext_ln181_38_fu_8337_p1 + zext_ln181_41_fu_8356_p1);

assign add_ln181_3_fu_8934_p2 = (zext_ln181_32_reg_16636 + zext_ln181_38_reg_16860);

assign add_ln181_4_fu_7685_p2 = (17'd2 + zext_ln170_reg_15689);

assign add_ln181_5_fu_10150_p2 = (zext_ln181_45_fu_10086_p1 + zext_ln181_47_fu_10096_p1);

assign add_ln181_6_fu_10469_p2 = (zext_ln181_67_fu_10348_p1 + zext_ln181_74_fu_10465_p1);

assign add_ln181_7_fu_8687_p2 = (zext_ln181_81_fu_8586_p1 + zext_ln181_89_fu_8683_p1);

assign add_ln181_8_fu_10545_p2 = (zext_ln181_92_reg_17086 + zext_ln181_95_fu_10541_p1);

assign add_ln181_9_fu_10734_p2 = (zext_ln181_111_reg_17108 + zext_ln181_113_fu_10730_p1);

assign add_ln181_fu_7599_p2 = (17'd1 + zext_ln170_fu_7587_p1);

assign add_ln191_100_fu_12953_p2 = ($signed(sext_ln181_136_fu_12823_p1) + $signed(sext_ln181_158_fu_12832_p1));

assign add_ln191_101_fu_12959_p2 = ($signed(sext_ln181_116_fu_12805_p1) + $signed(add_ln191_100_fu_12953_p2));

assign add_ln191_102_fu_12969_p2 = ($signed(sext_ln191_56_fu_12950_p1) + $signed(sext_ln191_57_fu_12965_p1));

assign add_ln191_103_fu_13113_p2 = ($signed(sext_ln191_55_fu_13107_p1) + $signed(sext_ln191_58_fu_13110_p1));

assign add_ln191_104_fu_12241_p2 = ($signed(sext_ln181_149_fu_11610_p1) + $signed(l2_kernel_sums_6));

assign add_ln191_105_fu_12247_p2 = ($signed(sext_ln181_127_fu_11240_p1) + $signed(sext_ln181_169_fu_11978_p1));

assign add_ln191_106_fu_12729_p2 = ($signed(add_ln191_104_reg_17560) + $signed(sext_ln191_59_fu_12726_p1));

assign add_ln191_107_fu_9712_p2 = ($signed(sext_ln181_90_fu_9241_p1) + $signed(sext_ln181_107_fu_9453_p1));

assign add_ln191_108_fu_8913_p2 = ($signed(sext_ln181_70_fu_8734_p1) + $signed(sext_ln181_36_fu_8479_p1));

assign add_ln191_109_fu_8919_p2 = ($signed(sext_ln181_16_fu_8259_p1) + $signed(add_ln191_108_fu_8913_p2));

assign add_ln191_10_fu_8861_p2 = ($signed(zext_ln181_13_fu_8120_p1) + $signed(sext_ln191_2_fu_8857_p1));

assign add_ln191_110_fu_9725_p2 = ($signed(sext_ln191_60_fu_9718_p1) + $signed(sext_ln191_61_fu_9722_p1));

assign add_ln191_111_fu_12737_p2 = ($signed(add_ln191_106_fu_12729_p2) + $signed(sext_ln191_62_fu_12734_p1));

assign add_ln191_112_fu_12253_p2 = ($signed(sext_ln181_27_fu_10063_p1) + $signed(sext_ln181_54_fu_10338_p1));

assign add_ln191_113_fu_12263_p2 = ($signed(sext_ln181_44_fu_10193_p1) + $signed(sext_ln181_64_fu_10503_p1));

assign add_ln191_114_fu_12273_p2 = ($signed(sext_ln191_63_fu_12259_p1) + $signed(sext_ln191_64_fu_12269_p1));

assign add_ln191_115_fu_12279_p2 = ($signed(sext_ln181_81_fu_10713_p1) + $signed(zext_ln181_120_fu_10870_p1));

assign add_ln191_116_fu_12285_p2 = ($signed(sext_ln181_137_fu_11446_p1) + $signed(sext_ln181_160_fu_11841_p1));

assign add_ln191_117_fu_12749_p2 = ($signed(sext_ln181_117_fu_12394_p1) + $signed(sext_ln191_67_fu_12746_p1));

assign add_ln191_118_fu_12755_p2 = ($signed(sext_ln191_66_fu_12743_p1) + $signed(add_ln191_117_fu_12749_p2));

assign add_ln191_119_fu_12981_p2 = ($signed(sext_ln191_65_fu_12975_p1) + $signed(sext_ln191_68_fu_12978_p1));

assign add_ln191_11_fu_13119_p2 = (add_ln191_94_reg_17705 + add_ln191_103_fu_13113_p2);

assign add_ln191_120_fu_12295_p2 = ($signed(sext_ln181_151_fu_11637_p1) + $signed(l2_kernel_sums_7));

assign add_ln191_121_fu_9731_p2 = ($signed(sext_ln181_71_fu_9056_p1) + $signed(sext_ln181_91_fu_9245_p1));

assign add_ln191_122_fu_12304_p2 = ($signed(sext_ln181_171_fu_12015_p1) + $signed(sext_ln191_69_fu_12301_p1));

assign add_ln191_123_fu_12764_p2 = ($signed(add_ln191_120_reg_17585) + $signed(sext_ln191_70_fu_12761_p1));

assign add_ln191_124_fu_12310_p2 = (zext_ln181_151_fu_11209_p1 + zext_ln181_44_fu_10082_p1);

assign add_ln191_125_fu_12320_p2 = ($signed(sext_ln181_17_fu_9868_p1) + $signed(sext_ln181_108_fu_10892_p1));

assign add_ln191_126_fu_12326_p2 = (zext_ln181_153_fu_11251_p1 + add_ln191_125_fu_12320_p2);

assign add_ln191_127_fu_12332_p2 = (zext_ln191_fu_12316_p1 + add_ln191_126_fu_12326_p2);

assign add_ln191_128_fu_12772_p2 = ($signed(add_ln191_123_fu_12764_p2) + $signed(sext_ln191_71_fu_12769_p1));

assign add_ln191_129_fu_12338_p2 = ($signed(sext_ln181_28_fu_10073_p1) + $signed(sext_ln181_55_fu_10342_p1));

assign add_ln191_12_fu_9636_p2 = ($signed(sext_ln191_1_fu_9629_p1) + $signed(sext_ln191_3_fu_9633_p1));

assign add_ln191_130_fu_12344_p2 = (zext_ln181_54_fu_10204_p1 + sub_ln181_118_fu_10522_p2);

assign add_ln191_131_fu_12784_p2 = ($signed(sext_ln181_7_fu_12356_p1) + $signed(sext_ln191_73_fu_12781_p1));

assign add_ln191_132_fu_12794_p2 = ($signed(sext_ln191_72_fu_12778_p1) + $signed(sext_ln191_74_fu_12790_p1));

assign add_ln191_133_fu_12800_p2 = (mul_ln181_19_reg_17103 + zext_ln181_121_fu_12383_p1);

assign add_ln191_134_fu_12995_p2 = ($signed(sext_ln181_138_fu_12826_p1) + $signed(sext_ln181_161_fu_12835_p1));

assign add_ln191_135_fu_13001_p2 = ($signed(sext_ln181_119_fu_12808_p1) + $signed(add_ln191_134_fu_12995_p2));

assign add_ln191_136_fu_13011_p2 = ($signed(sext_ln191_76_fu_12992_p1) + $signed(sext_ln191_77_fu_13007_p1));

assign add_ln191_137_fu_13130_p2 = ($signed(sext_ln191_75_fu_13124_p1) + $signed(sext_ln191_78_fu_13127_p1));

assign add_ln191_13_fu_12987_p2 = (add_ln191_111_reg_17720 + add_ln191_119_fu_12981_p2);

assign add_ln191_14_fu_12862_p2 = ($signed(add_ln191_4_fu_12854_p2) + $signed(sext_ln191_4_fu_12859_p1));

assign add_ln191_15_fu_13136_p2 = (add_ln191_128_reg_17730 + add_ln191_137_fu_13130_p2);

assign add_ln191_16_fu_12029_p2 = (select_ln181_15_fu_9933_p3 + zext_ln181_61_fu_10223_p1);

assign add_ln191_17_fu_12035_p2 = ($signed(sext_ln181_37_fu_10110_p1) + $signed(sext_ln181_57_fu_10414_p1));

assign add_ln191_18_fu_12041_p2 = ($signed(sext_ln181_fu_9746_p1) + $signed(add_ln191_17_fu_12035_p2));

assign add_ln191_19_fu_12482_p2 = ($signed(sext_ln191_5_fu_12476_p1) + $signed(sext_ln191_6_fu_12479_p1));

assign add_ln191_1_fu_13068_p2 = (add_ln191_14_reg_17745 + add_ln191_24_fu_13062_p2);

assign add_ln191_20_fu_12047_p2 = ($signed(sext_ln181_73_fu_10571_p1) + $signed(sext_ln181_92_fu_10782_p1));

assign add_ln191_21_fu_12491_p2 = ($signed(sext_ln181_128_fu_12427_p1) + $signed(sext_ln181_152_fu_12470_p1));

assign add_ln191_22_fu_12497_p2 = (select_ln181_94_fu_12386_p3 + add_ln191_21_fu_12491_p2);

assign add_ln191_23_fu_12507_p2 = ($signed(sext_ln191_8_fu_12488_p1) + $signed(sext_ln191_9_fu_12503_p1));

assign add_ln191_24_fu_13062_p2 = ($signed(sext_ln191_7_fu_13056_p1) + $signed(sext_ln191_10_fu_13059_p1));

assign add_ln191_25_fu_12513_p2 = ($signed(sext_ln181_163_fu_12473_p1) + $signed(sub_ln181_74_fu_12403_p2));

assign add_ln191_26_fu_12875_p2 = ($signed(l2_kernel_sums_1) + $signed(sext_ln191_11_fu_12872_p1));

assign add_ln191_27_fu_12053_p2 = ($signed(select_ln181_1_fu_9775_p3) + $signed(sext_ln181_19_fu_9964_p1));

assign add_ln191_28_fu_12059_p2 = (zext_ln181_173_fu_11555_p1 + add_ln191_27_fu_12053_p2);

assign add_ln191_29_fu_12884_p2 = ($signed(add_ln191_26_fu_12875_p2) + $signed(sext_ln191_12_fu_12881_p1));

assign add_ln191_2_fu_12844_p2 = ($signed(sext_ln181_120_fu_12811_p1) + $signed(sext_ln181_162_fu_12838_p1));

assign add_ln191_30_fu_12065_p2 = ($signed(sext_ln181_94_fu_10808_p1) + $signed(sext_ln181_39_fu_10146_p1));

assign add_ln191_31_fu_12522_p2 = ($signed(sext_ln181_58_fu_12365_p1) + $signed(sext_ln191_13_fu_12519_p1));

assign add_ln191_32_fu_12071_p2 = ($signed(sext_ln181_111_fu_10958_p1) + $signed(sext_ln181_75_fu_10597_p1));

assign add_ln191_33_fu_12077_p2 = ($signed(sext_ln181_129_fu_11341_p1) + $signed(sext_ln181_154_fu_11712_p1));

assign add_ln191_34_fu_12534_p2 = ($signed(sext_ln191_15_fu_12528_p1) + $signed(sext_ln191_16_fu_12531_p1));

assign add_ln191_35_fu_13079_p2 = ($signed(sext_ln191_14_fu_13073_p1) + $signed(sext_ln191_17_fu_13076_p1));

assign add_ln191_36_fu_12544_p2 = ($signed(sext_ln181_142_fu_12443_p1) + $signed(l2_kernel_sums_2));

assign add_ln191_37_fu_12083_p2 = ($signed(sext_ln181_121_fu_11153_p1) + $signed(sext_ln181_165_fu_11906_p1));

assign add_ln191_38_fu_12553_p2 = ($signed(add_ln191_36_fu_12544_p2) + $signed(sext_ln191_18_fu_12550_p1));

assign add_ln191_39_fu_9642_p2 = ($signed(sext_ln181_86_fu_9194_p1) + $signed(sext_ln181_104_fu_9370_p1));

assign add_ln191_3_fu_13085_p2 = (add_ln191_29_reg_17750 + add_ln191_35_fu_13079_p2);

assign add_ln191_40_fu_8867_p2 = ($signed(sext_ln181_67_fu_8673_p1) + $signed(sext_ln181_32_fu_8401_p1));

assign add_ln191_41_fu_8873_p2 = ($signed(sext_ln181_11_fu_8205_p1) + $signed(add_ln191_40_fu_8867_p2));

assign add_ln191_42_fu_9655_p2 = ($signed(sext_ln191_19_fu_9648_p1) + $signed(sext_ln191_20_fu_9652_p1));

assign add_ln191_43_fu_12562_p2 = ($signed(add_ln191_38_fu_12553_p2) + $signed(sext_ln191_21_fu_12559_p1));

assign add_ln191_44_fu_12089_p2 = ($signed(sext_ln181_21_fu_9995_p1) + $signed(sext_ln181_47_fu_10259_p1));

assign add_ln191_45_fu_12571_p2 = ($signed(sext_ln181_40_fu_12359_p1) + $signed(sext_ln181_59_fu_12368_p1));

assign add_ln191_46_fu_12577_p2 = ($signed(sext_ln181_4_fu_12350_p1) + $signed(add_ln191_45_fu_12571_p2));

assign add_ln191_47_fu_12587_p2 = ($signed(sext_ln191_22_fu_12568_p1) + $signed(sext_ln191_23_fu_12583_p1));

assign add_ln191_48_fu_12095_p2 = ($signed(sext_ln181_77_fu_10650_p1) + $signed(sext_ln181_95_fu_10825_p1));

assign add_ln191_49_fu_12101_p2 = ($signed(sext_ln181_132_fu_11378_p1) + $signed(sext_ln181_156_fu_11754_p1));

assign add_ln191_4_fu_12854_p2 = ($signed(add_ln191_reg_17445) + $signed(sext_ln191_fu_12850_p1));

assign add_ln191_50_fu_12599_p2 = ($signed(sext_ln181_113_fu_12391_p1) + $signed(sext_ln191_26_fu_12596_p1));

assign add_ln191_51_fu_12605_p2 = ($signed(sext_ln191_25_fu_12593_p1) + $signed(add_ln191_50_fu_12599_p2));

assign add_ln191_52_fu_12896_p2 = ($signed(sext_ln191_24_fu_12890_p1) + $signed(sext_ln191_27_fu_12893_p1));

assign add_ln191_53_fu_12911_p2 = ($signed(sext_ln181_143_fu_12829_p1) + $signed(l2_kernel_sums_3));

assign add_ln191_54_fu_12917_p2 = ($signed(sext_ln181_123_fu_12819_p1) + $signed(sext_ln181_166_fu_12841_p1));

assign add_ln191_55_fu_12927_p2 = ($signed(add_ln191_53_fu_12911_p2) + $signed(sext_ln191_28_fu_12923_p1));

assign add_ln191_56_fu_9661_p2 = ($signed(sext_ln181_88_fu_9221_p1) + $signed(sext_ln181_105_fu_9396_p1));

assign add_ln191_57_fu_8879_p2 = ($signed(zext_ln181_90_fu_8700_p1) + $signed(sext_ln181_33_fu_8418_p1));

assign add_ln191_58_fu_8889_p2 = ($signed(sext_ln181_13_fu_8226_p1) + $signed(sext_ln191_29_fu_8885_p1));

assign add_ln191_59_fu_9670_p2 = ($signed(add_ln191_56_fu_9661_p2) + $signed(sext_ln191_30_fu_9667_p1));

assign add_ln191_5_fu_12902_p2 = (add_ln191_43_reg_17675 + add_ln191_52_fu_12896_p2);

assign add_ln191_60_fu_13093_p2 = ($signed(add_ln191_55_reg_17761) + $signed(sext_ln191_31_fu_13090_p1));

assign add_ln191_61_fu_8895_p2 = ($signed(sext_ln181_22_fu_8280_p1) + $signed(sext_ln181_49_fu_8543_p1));

assign add_ln191_62_fu_9676_p2 = ($signed(sub_ln181_114_fu_8967_p2) + $signed(sext_ln181_60_fu_9047_p1));

assign add_ln191_63_fu_12113_p2 = ($signed(sext_ln181_5_fu_9826_p1) + $signed(sext_ln191_33_fu_12110_p1));

assign add_ln191_64_fu_12123_p2 = ($signed(sext_ln191_32_fu_12107_p1) + $signed(sext_ln191_34_fu_12119_p1));

assign add_ln191_65_fu_12129_p2 = ($signed(zext_ln181_100_fu_10659_p1) + $signed(sext_ln181_96_fu_10840_p1));

assign add_ln191_66_fu_12135_p2 = ($signed(sext_ln181_133_fu_11395_p1) + $signed(sext_ln181_157_fu_11796_p1));

assign add_ln191_67_fu_12141_p2 = ($signed(sext_ln181_114_fu_11023_p1) + $signed(add_ln191_66_fu_12135_p2));

assign add_ln191_68_fu_12617_p2 = ($signed(sext_ln191_35_fu_12611_p1) + $signed(sext_ln191_36_fu_12614_p1));

assign add_ln191_69_fu_12623_p2 = (add_ln191_64_reg_17505 + add_ln191_68_fu_12617_p2);

assign add_ln191_6_fu_9623_p2 = ($signed(sext_ln181_82_fu_9131_p1) + $signed(sext_ln181_98_fu_9280_p1));

assign add_ln191_70_fu_12632_p2 = ($signed(sext_ln181_144_fu_12453_p1) + $signed(l2_kernel_sums_4));

assign add_ln191_71_fu_12147_p2 = ($signed(sext_ln181_124_fu_11181_p1) + $signed(sext_ln181_167_fu_11946_p1));

assign add_ln191_72_fu_12641_p2 = ($signed(add_ln191_70_fu_12632_p2) + $signed(sext_ln191_38_fu_12638_p1));

assign add_ln191_73_fu_9682_p2 = ($signed(sext_ln181_89_fu_9225_p1) + $signed(sext_ln181_106_fu_9417_p1));

assign add_ln191_74_fu_8901_p2 = ($signed(sext_ln181_68_fu_8710_p1) + $signed(sext_ln181_34_fu_8435_p1));

assign add_ln191_75_fu_12159_p2 = ($signed(sext_ln181_14_fu_9865_p1) + $signed(sext_ln191_40_fu_12156_p1));

assign add_ln191_76_fu_12165_p2 = ($signed(sext_ln191_39_fu_12153_p1) + $signed(add_ln191_75_fu_12159_p2));

assign add_ln191_77_fu_12650_p2 = ($signed(add_ln191_72_fu_12641_p2) + $signed(sext_ln191_41_fu_12647_p1));

assign add_ln191_78_fu_12171_p2 = ($signed(sext_ln181_23_fu_10016_p1) + $signed(sext_ln181_51_fu_10285_p1));

assign add_ln191_79_fu_12177_p2 = ($signed(sext_ln181_62_fu_10454_p1) + $signed(sext_ln181_79_fu_10697_p1));

assign add_ln191_7_fu_13101_p2 = ($signed(add_ln191_60_fu_13093_p2) + $signed(sext_ln191_37_fu_13098_p1));

assign add_ln191_80_fu_12662_p2 = ($signed(sext_ln181_41_fu_12362_p1) + $signed(sext_ln191_43_fu_12659_p1));

assign add_ln191_81_fu_12668_p2 = ($signed(sext_ln191_42_fu_12656_p1) + $signed(add_ln191_80_fu_12662_p2));

assign add_ln191_82_fu_12183_p2 = (zext_ln181_118_fu_10849_p1 + select_ln181_98_fu_11042_p3);

assign add_ln191_83_fu_12193_p2 = (zext_ln181_2_fu_9737_p1 + select_ln181_129_fu_11800_p3);

assign add_ln191_84_fu_12203_p2 = ($signed(sext_ln181_135_fu_11416_p1) + $signed(sext_ln191_46_fu_12199_p1));

assign add_ln191_85_fu_12213_p2 = ($signed(sext_ln191_45_fu_12189_p1) + $signed(sext_ln191_47_fu_12209_p1));

assign add_ln191_86_fu_12939_p2 = ($signed(sext_ln191_44_fu_12933_p1) + $signed(sext_ln191_48_fu_12936_p1));

assign add_ln191_87_fu_12678_p2 = ($signed(sext_ln181_147_fu_12466_p1) + $signed(l2_kernel_sums_5));

assign add_ln191_88_fu_12219_p2 = ($signed(sext_ln181_125_fu_11198_p1) + $signed(sext_ln181_168_fu_11957_p1));

assign add_ln191_89_fu_12687_p2 = ($signed(add_ln191_87_fu_12678_p2) + $signed(sext_ln191_49_fu_12684_p1));

assign add_ln191_8_fu_8851_p2 = (select_ln181_55_fu_8653_p3 + zext_ln181_35_fu_8297_p1);

assign add_ln191_90_fu_9688_p2 = ($signed(mul_ln181_21_reg_16794) + $signed(zext_ln181_130_fu_9421_p1));

assign add_ln191_91_fu_8907_p2 = ($signed(zext_ln181_91_fu_8714_p1) + $signed(sext_ln181_35_fu_8462_p1));

assign add_ln191_92_fu_9700_p2 = ($signed(sext_ln181_15_fu_8928_p1) + $signed(sext_ln191_51_fu_9697_p1));

assign add_ln191_93_fu_9706_p2 = ($signed(sext_ln191_50_fu_9693_p1) + $signed(add_ln191_92_fu_9700_p2));

assign add_ln191_94_fu_12696_p2 = ($signed(add_ln191_89_fu_12687_p2) + $signed(sext_ln191_52_fu_12693_p1));

assign add_ln191_95_fu_12225_p2 = ($signed(sext_ln181_24_fu_10032_p1) + $signed(sext_ln181_52_fu_10307_p1));

assign add_ln191_96_fu_12231_p2 = ($signed(sext_ln181_42_fu_10167_p1) + $signed(sext_ln181_63_fu_10486_p1));

assign add_ln191_97_fu_12708_p2 = ($signed(sext_ln181_6_fu_12353_p1) + $signed(sext_ln191_54_fu_12705_p1));

assign add_ln191_98_fu_12714_p2 = ($signed(sext_ln191_53_fu_12702_p1) + $signed(add_ln191_97_fu_12708_p2));

assign add_ln191_99_fu_12720_p2 = ($signed(sext_ln181_80_fu_12376_p1) + $signed(sext_ln181_97_fu_12380_p1));

assign add_ln191_9_fu_12945_p2 = (add_ln191_77_reg_17695 + add_ln191_86_fu_12939_p2);

assign add_ln191_fu_12023_p2 = ($signed(sext_ln181_140_fu_11529_p1) + $signed(l2_kernel_sums_0));

assign add_ln220_fu_7395_p2 = (l2_read_col_offset + 16'd2);

assign add_ln224_fu_13325_p2 = (l2_read_row_offset_l_reg_15798 + 8'd2);

assign add_ln233_fu_3634_p2 = (l1_iteration + 32'd1);

assign add_ln238_fu_7976_p2 = ($signed(ap_phi_reg_pp0_iter2_l2_write_row_offset_1_reg_3313) + $signed(8'd255));

assign add_ln241_fu_7421_p2 = (l2_iteration + 32'd1);

assign add_ln38_1_fu_3783_p2 = (8'd1 + select_ln39_1_fu_3761_p3);

assign add_ln38_2_fu_3904_p2 = (8'd1 + select_ln39_3_fu_3893_p3);

assign add_ln38_3_fu_3972_p2 = (8'd1 + select_ln39_5_fu_3962_p3);

assign add_ln38_4_fu_4043_p2 = (8'd1 + select_ln39_7_reg_13946);

assign add_ln38_5_fu_4066_p2 = (8'd1 + select_ln39_9_fu_4054_p3);

assign add_ln38_6_fu_4109_p2 = (8'd1 + select_ln39_11_fu_4098_p3);

assign add_ln38_7_fu_4177_p2 = (select_ln39_13_fu_4167_p3 + 8'd1);

assign add_ln38_fu_3749_p2 = (8'd1 + l1_channel_idx);

assign add_ln42_1_fu_3916_p2 = (16'd1 + select_ln39_reg_13902);

assign add_ln42_2_fu_3949_p2 = (16'd1 + select_ln39_2_fu_3921_p3);

assign add_ln42_3_fu_4032_p2 = (16'd1 + select_ln39_4_reg_13930);

assign add_ln42_4_fu_4121_p2 = (16'd1 + select_ln39_6_reg_13960);

assign add_ln42_5_fu_4154_p2 = (16'd1 + select_ln39_8_fu_4126_p3);

assign add_ln42_6_fu_4244_p2 = (16'd1 + select_ln39_10_reg_14005);

assign add_ln42_7_fu_4276_p2 = (select_ln39_12_reg_14026 + 16'd1);

assign add_ln42_fu_3855_p2 = (16'd1 + l1_write_col_offset_s_reg_13718);

assign add_ln75_1_fu_4442_p2 = (ap_sig_allocacmp_l1_read_row_offset_l + select_ln75_fu_4435_p3);

assign add_ln75_2_fu_4495_p2 = (zext_ln75_2_fu_4487_p1 + ap_sig_allocacmp_l1_read_row_offset_l);

assign add_ln75_fu_4403_p2 = (zext_ln75_fu_4393_p1 + ap_sig_allocacmp_l1_read_row_offset_l);

assign add_ln76_1_fu_4466_p2 = (3'd2 + add_ln78_1_fu_4460_p2);

assign add_ln76_2_fu_4513_p2 = (3'd2 + add_ln78_2_fu_4507_p2);

assign add_ln76_fu_4421_p2 = (3'd2 + add_ln78_fu_4415_p2);

assign add_ln78_1_fu_4460_p2 = (zext_ln75_1_fu_4400_p1 + add_ln78_3_fu_4454_p2);

assign add_ln78_2_fu_4507_p2 = (zext_ln75_3_fu_4491_p1 + trunc_ln75_fu_4396_p1);

assign add_ln78_3_fu_4454_p2 = (3'd1 + trunc_ln75_fu_4396_p1);

assign add_ln78_fu_4415_p2 = (zext_ln75_1_fu_4400_p1 + trunc_ln75_fu_4396_p1);

assign add_ln82_1_fu_4353_p2 = (16'd1 + add_ln82_reg_14038);

assign add_ln82_2_fu_4374_p2 = (16'd2 + add_ln82_reg_14038);

assign add_ln82_fu_4294_p2 = (zext_ln68_fu_4291_p1 + l1_read_col_offset);

assign add_ln92_10_fu_5929_p2 = ($signed(sext_ln91_17_fu_5866_p1) + $signed(zext_ln92_2_fu_5925_p1));

assign add_ln92_11_fu_5939_p2 = ($signed(sext_ln92_7_fu_5916_p1) + $signed(sext_ln92_8_fu_5935_p1));

assign add_ln92_12_fu_5477_p2 = ($signed(sext_ln91_25_fu_5473_p1) + $signed(sub_ln92_4_fu_5342_p2));

assign add_ln92_13_fu_5625_p2 = (zext_ln91_54_fu_5377_p1 + sub_ln92_2_fu_5261_p2);

assign add_ln92_14_fu_6087_p2 = (zext_ln91_68_fu_5992_p1 + zext_ln91_87_fu_6080_p1);

assign add_ln92_15_fu_6097_p2 = (zext_ln91_69_fu_6002_p1 + zext_ln92_3_fu_6093_p1);

assign add_ln92_16_fu_6107_p2 = ($signed(sext_ln92_10_fu_6084_p1) + $signed(zext_ln92_4_fu_6103_p1));

assign add_ln92_17_fu_5136_p2 = ($signed(sext_ln91_10_fu_4883_p1) + $signed(sext_ln91_3_fu_4610_p1));

assign add_ln92_1_fu_5238_p2 = ($signed(sext_ln91_15_fu_5234_p1) + $signed(sext_ln91_5_fu_5162_p1));

assign add_ln92_20_fu_6136_p2 = ($signed(sext_ln92_11_fu_6130_p1) + $signed(sext_ln92_12_fu_6133_p1));

assign add_ln92_21_fu_6192_p2 = ($signed(sext_ln91_22_fu_5962_p1) + $signed(sext_ln92_4_fu_5875_p1));

assign add_ln92_23_fu_6202_p2 = ($signed(sext_ln92_13_fu_6198_p1) + $signed(add_ln92_22_reg_15002));

assign add_ln92_24_fu_5688_p2 = (sub_ln91_36_fu_5682_p2 + zext_ln91_79_fu_5577_p1);

assign add_ln92_25_fu_6210_p2 = ($signed(sub_ln92_8_fu_5977_p2) + $signed(sext_ln92_15_fu_6207_p1));

assign add_ln92_26_fu_5737_p2 = ($signed(sext_ln91_20_reg_14844) + $signed(sub_ln92_1_fu_5212_p2));

assign add_ln92_27_fu_6225_p2 = ($signed(sext_ln91_42_fu_6219_p1) + $signed(sext_ln91_30_fu_6022_p1));

assign add_ln92_28_fu_6231_p2 = ($signed(sext_ln91_24_fu_5983_p1) + $signed(add_ln92_27_fu_6225_p2));

assign add_ln92_29_fu_6241_p2 = ($signed(sext_ln92_17_fu_6222_p1) + $signed(sext_ln92_18_fu_6237_p1));

assign add_ln92_30_fu_6247_p2 = (zext_ln91_95_fu_6216_p1 + sub_ln92_10_fu_6040_p2);

assign add_ln92_31_fu_6587_p2 = (zext_ln91_97_fu_6581_p1 + add_ln92_30_reg_15137);

assign add_ln92_32_fu_5764_p2 = ($signed(sext_ln91_9_fu_5168_p1) + $signed(sext_ln91_2_fu_5159_p1));

assign add_ln92_33_fu_5774_p2 = ($signed(sext_ln91_21_fu_5398_p1) + $signed(zext_ln91_40_fu_5273_p1));

assign add_ln92_34_fu_5784_p2 = ($signed(sext_ln92_21_fu_5770_p1) + $signed(sext_ln92_22_fu_5780_p1));

assign add_ln92_35_fu_6703_p2 = ($signed(sext_ln91_34_fu_6569_p1) + $signed(sext_ln91_27_fu_6554_p1));

assign add_ln92_36_fu_6368_p2 = (zext_ln91_38_reg_14901 + sub_ln91_41_fu_6362_p2);

assign add_ln92_37_fu_6377_p2 = ($signed(sext_ln91_44_fu_6314_p1) + $signed(sext_ln92_25_fu_6373_p1));

assign add_ln92_38_fu_6716_p2 = ($signed(sext_ln92_24_fu_6709_p1) + $signed(sext_ln92_26_fu_6713_p1));

assign add_ln92_39_fu_6726_p2 = ($signed(sext_ln92_23_fu_6700_p1) + $signed(sext_ln92_27_fu_6722_p1));

assign add_ln92_40_fu_6749_p2 = (zext_ln91_119_fu_6740_p1 + sub_ln92_12_fu_6634_p2);

assign add_ln92_41_fu_6444_p2 = ($signed(sext_ln91_32_fu_6069_p1) + $signed(zext_ln91_65_fu_5986_p1));

assign add_ln92_42_fu_6787_p2 = ($signed(sext_ln92_6_fu_6548_p1) + $signed(sext_ln92_28_fu_6784_p1));

assign add_ln92_43_fu_6450_p2 = (sub_ln91_46_fu_6438_p2 + zext_ln91_111_fu_6336_p1);

assign add_ln92_45_fu_6796_p2 = ($signed(add_ln92_42_fu_6787_p2) + $signed(sext_ln92_30_fu_6793_p1));

assign add_ln92_4_fu_5828_p2 = ($signed(sext_ln91_1_fu_5819_p1) + $signed(sext_ln92_2_fu_5825_p1));

assign add_ln92_5_fu_5312_p2 = ($signed(sext_ln91_16_fu_5308_p1) + $signed(sext_ln91_12_reg_14697));

assign add_ln92_6_fu_5321_p2 = ($signed(sext_ln91_4_reg_14652) + $signed(sext_ln92_3_fu_5317_p1));

assign add_ln92_7_fu_5336_p2 = ($signed(sext_ln91_18_fu_5332_p1) + $signed(sext_ln92_fu_5171_p1));

assign add_ln92_8_fu_5091_p2 = ($signed(sext_ln91_13_fu_4968_p1) + $signed(zext_ln91_11_fu_4671_p1));

assign add_ln92_9_fu_5919_p2 = (zext_ln91_58_fu_5901_p1 + zext_ln91_59_fu_5912_p1);

assign add_ln92_fu_4831_p2 = ($signed(sext_ln91_7_fu_4827_p1) + $signed(sext_ln91_fu_4576_p1));

assign and_ln160_fu_7347_p2 = (xor_ln160_fu_7341_p2 & icmp_ln160_fu_7327_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state28_io)) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state28_io)) | ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln30_reg_13677 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((1'b0 == ap_ce) | ((icmp_ln30_reg_13677 == 1'd1) & (in_r_TVALID == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_io = ((out_r_TREADY == 1'b0) & (ap_predicate_op3218_write_state28 == 1'b1));
end

assign ap_block_state28_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln30_reg_13677 == 1'd1) & (in_r_TVALID == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_10055 = ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln64_reg_13689_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_10060 = ((1'b0 == ap_block_pp0_stage7_11001) & (1'd0 == and_ln160_fu_7347_p2) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_10068 = ((icmp_ln64_reg_13689_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_2222 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_2251 = ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2252 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_2314 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_63 = ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_68 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_mux_l1_write_col_offset_1_phi_fu_3157_p8 = ap_phi_reg_pp0_iter1_l1_write_col_offset_1_reg_3152;

assign ap_phi_reg_pp0_iter0_l1_maxes_0_new_0_reg_3211 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_maxes_1_new_0_reg_3222 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_maxes_2_new_0_reg_3233 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_maxes_3_new_0_reg_3244 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_f_1_reg_3187 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_f_reg_3277 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_n_1_reg_3199 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_read_row_offset_n_reg_3289 = 'bx;

assign ap_phi_reg_pp0_iter0_l1_write_col_offset_2_reg_3170 = 16'd1;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_flag_1_reg_3343 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_0_new_1_reg_3354 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_1_new_1_reg_3365 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_2_new_1_reg_3376 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_3_new_1_reg_3387 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_4_new_1_reg_3398 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_5_new_1_reg_3409 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_6_new_1_reg_3420 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_maxes_7_new_1_reg_3431 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_1_reg_3442 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_f_reg_3323 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_read_row_offset_n_reg_3333 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_1_reg_3313 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_3_reg_3255 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_4_reg_3267 = 'bx;

assign ap_phi_reg_pp0_iter0_l2_write_row_offset_s_reg_3301 = 'bx;

assign ap_phi_reg_pp0_iter3_l2_read_row_offset_n_1_reg_3454 = 'bx;

always @ (*) begin
    ap_predicate_op3218_write_state28 = ((icmp_ln204_reg_15644_pp0_iter2_reg == 1'd1) & (1'd1 == and_ln160_reg_15626_pp0_iter2_reg));
end

assign grp_fu_13488_p0 = 13'd8181;

assign grp_fu_13488_p1 = grp_fu_13488_p10;

assign grp_fu_13488_p10 = tmp_25_reg_14743;

assign grp_fu_13496_p0 = 13'd8181;

assign grp_fu_13496_p1 = grp_fu_13496_p10;

assign grp_fu_13496_p10 = tmp_30_reg_14783;

assign grp_fu_13504_p0 = 13'd13;

assign grp_fu_13504_p1 = grp_fu_13504_p10;

assign grp_fu_13504_p10 = tmp_45_reg_14849;

assign grp_fu_13504_p2 = ($signed(sext_ln91_35_fu_5648_p1) + $signed(sext_ln91_28_fu_5520_p1));

assign grp_fu_13512_p0 = 13'd8181;

assign grp_fu_13512_p1 = zext_ln91_90_fu_5658_p1;

assign grp_fu_13520_p0 = 13'd13;

assign grp_fu_13520_p1 = zext_ln91_96_reg_15018;

assign grp_fu_13527_p0 = 13'd11;

assign grp_fu_13527_p1 = grp_fu_13527_p10;

assign grp_fu_13527_p10 = tmp_65_reg_14965;

assign grp_fu_13534_p0 = 12'd11;

assign grp_fu_13534_p1 = grp_fu_13534_p10;

assign grp_fu_13534_p10 = tmp_85_reg_15012;

assign grp_fu_13534_p2 = grp_fu_13534_p20;

assign grp_fu_13534_p20 = shl_ln91_18_fu_6537_p3;

assign grp_fu_13542_p0 = 13'd8179;

assign grp_fu_13542_p1 = grp_fu_13542_p10;

assign grp_fu_13542_p10 = tmp_105_reg_15046;

assign grp_fu_13542_p2 = (zext_ln93_1_fu_6614_p1 + sub_ln92_11_fu_6606_p2);

assign grp_fu_13550_p0 = 13'd13;

assign grp_fu_13550_p1 = grp_fu_13550_p10;

assign grp_fu_13550_p10 = tmp_110_reg_15175;

assign grp_fu_13558_p0 = 13'd13;

assign grp_fu_13558_p1 = zext_ln91_47_reg_14834;

assign grp_fu_13558_p2 = ($signed(sext_ln92_31_fu_7076_p1) + $signed(sub_ln92_18_fu_7071_p2));

assign grp_fu_3466_p2 = (l1_write_row_offset + 8'd1);

assign grp_fu_3522_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? grp_fu_3488_p8 : grp_fu_3505_p8);

assign grp_fu_3563_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? grp_fu_3529_p8 : grp_fu_3546_p8);

assign icmp_ln124_1_fu_7451_p2 = (($signed(add_ln117_1_reg_15394) > $signed(l1_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln124_2_fu_7467_p2 = (($signed(add_ln117_2_reg_15400) > $signed(l1_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln124_3_fu_7483_p2 = (($signed(add_ln117_3_reg_15406) > $signed(l1_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_7243_p2 = (($signed(add_ln117_reg_15350) > $signed(l1_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln127_fu_3628_p2 = ((trunc_ln30_fu_3574_p1 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_7295_p2 = ((add_ln135_fu_7289_p2 == 16'd257) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_7548_p2 = ((add_ln139_fu_7543_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_4306_p2 = ((add_ln146_fu_4300_p2 == 16'd512) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_7573_p2 = ((add_ln150_fu_7568_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_7327_p2 = ((l2_iteration > 32'd6143) ? 1'b1 : 1'b0);

assign icmp_ln171_1_fu_7713_p2 = ((add_ln170_1_fu_7707_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln171_2_fu_7766_p2 = ((add_ln170_2_fu_7760_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln171_fu_7659_p2 = ((add_ln170_fu_7653_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln199_1_fu_13179_p2 = (($signed(add_ln191_3_fu_13085_p2) > $signed(l2_maxes_1)) ? 1'b1 : 1'b0);

assign icmp_ln199_2_fu_13185_p2 = (($signed(add_ln191_5_reg_17755) > $signed(l2_maxes_2)) ? 1'b1 : 1'b0);

assign icmp_ln199_3_fu_13197_p2 = (($signed(add_ln191_7_fu_13101_p2) > $signed(l2_maxes_3)) ? 1'b1 : 1'b0);

assign icmp_ln199_4_fu_13203_p2 = (($signed(add_ln191_9_reg_17766) > $signed(l2_maxes_4)) ? 1'b1 : 1'b0);

assign icmp_ln199_5_fu_13215_p2 = (($signed(add_ln191_11_fu_13119_p2) > $signed(l2_maxes_5)) ? 1'b1 : 1'b0);

assign icmp_ln199_6_fu_13221_p2 = (($signed(add_ln191_13_reg_17777) > $signed(l2_maxes_6)) ? 1'b1 : 1'b0);

assign icmp_ln199_7_fu_13233_p2 = (($signed(add_ln191_15_fu_13136_p2) > $signed(l2_maxes_7)) ? 1'b1 : 1'b0);

assign icmp_ln199_fu_13173_p2 = (($signed(add_ln191_1_fu_13068_p2) > $signed(l2_maxes_0)) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_7383_p2 = ((trunc_ln160_fu_7319_p1 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln221_fu_7401_p2 = ((add_ln220_fu_7395_p2 == 16'd256) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_13330_p2 = ((add_ln224_fu_13325_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln234_fu_3640_p2 = ((add_ln233_fu_3634_p2 == 32'd263168) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_7427_p2 = ((add_ln241_fu_7421_p2 == 32'd264192) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_3582_p2 = ((trunc_ln30_1_fu_3578_p1 < 10'd384) ? 1'b1 : 1'b0);

assign icmp_ln39_1_fu_3888_p2 = ((add_ln38_1_reg_13764 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_2_fu_3910_p2 = ((add_ln38_2_fu_3904_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_3_fu_3978_p2 = ((add_ln38_3_fu_3972_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_4_fu_4048_p2 = ((add_ln38_4_fu_4043_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_5_fu_4093_p2 = ((add_ln38_5_reg_13977 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_6_fu_4115_p2 = ((add_ln38_6_fu_4109_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_7_fu_4183_p2 = ((add_ln38_7_fu_4177_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln39_fu_3755_p2 = ((add_ln38_fu_3749_p2 == 8'd3) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_3594_p2 = ((trunc_ln30_1_fu_3578_p1 == 10'd191) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_3588_p2 = ((trunc_ln30_1_fu_3578_p1 == 10'd1023) ? 1'b1 : 1'b0);

assign icmp_ln58_fu_3669_p2 = ((grp_fu_3466_p2 == 8'd6) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_3610_p2 = ((tmp_174_fu_3600_p4 == 21'd0) ? 1'b1 : 1'b0);

assign icmp_ln76_1_fu_4448_p2 = ((add_ln75_1_fu_4442_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln76_2_fu_4501_p2 = ((add_ln75_2_fu_4495_p2 > 8'd5) ? 1'b1 : 1'b0);

assign icmp_ln76_fu_4409_p2 = ((add_ln75_fu_4403_p2 > 8'd5) ? 1'b1 : 1'b0);

assign l2_stripes_0_0_d1 = {{select_ln124_fu_7248_p3[12:5]}};

assign l2_stripes_0_1_d1 = {{select_ln124_fu_7248_p3[12:5]}};

assign l2_stripes_0_2_d1 = {{select_ln124_fu_7248_p3[12:5]}};

assign l2_stripes_0_3_d1 = {{select_ln124_fu_7248_p3[12:5]}};

assign l2_stripes_0_4_d1 = {{select_ln124_fu_7248_p3[12:5]}};

assign l2_stripes_0_5_d1 = {{select_ln124_fu_7248_p3[12:5]}};

assign l2_stripes_1_0_d1 = {{select_ln124_1_fu_7456_p3[12:5]}};

assign l2_stripes_1_1_d1 = {{select_ln124_1_fu_7456_p3[12:5]}};

assign l2_stripes_1_2_d1 = {{select_ln124_1_fu_7456_p3[12:5]}};

assign l2_stripes_1_3_d1 = {{select_ln124_1_fu_7456_p3[12:5]}};

assign l2_stripes_1_4_d1 = {{select_ln124_1_fu_7456_p3[12:5]}};

assign l2_stripes_1_5_d1 = {{select_ln124_1_fu_7456_p3[12:5]}};

assign l2_stripes_2_0_d1 = {{select_ln124_2_fu_7472_p3[12:5]}};

assign l2_stripes_2_1_d1 = {{select_ln124_2_fu_7472_p3[12:5]}};

assign l2_stripes_2_2_d1 = {{select_ln124_2_fu_7472_p3[12:5]}};

assign l2_stripes_2_3_d1 = {{select_ln124_2_fu_7472_p3[12:5]}};

assign l2_stripes_2_4_d1 = {{select_ln124_2_fu_7472_p3[12:5]}};

assign l2_stripes_2_5_d1 = {{select_ln124_2_fu_7472_p3[12:5]}};

assign l2_stripes_3_0_d1 = {{select_ln124_3_fu_7488_p3[12:5]}};

assign l2_stripes_3_1_d1 = {{select_ln124_3_fu_7488_p3[12:5]}};

assign l2_stripes_3_2_d1 = {{select_ln124_3_fu_7488_p3[12:5]}};

assign l2_stripes_3_3_d1 = {{select_ln124_3_fu_7488_p3[12:5]}};

assign l2_stripes_3_4_d1 = {{select_ln124_3_fu_7488_p3[12:5]}};

assign l2_stripes_3_5_d1 = {{select_ln124_3_fu_7488_p3[12:5]}};

assign local_col_index_fu_7369_p2 = (zext_ln165_fu_7365_p1 + l2_read_col_offset);

assign mul_ln181_10_fu_13618_p0 = zext_ln181_46_reg_16871;

assign mul_ln181_10_fu_13618_p1 = select_ln181_35_reg_16883;

assign mul_ln181_11_fu_13622_p0 = zext_ln181_46_reg_16871;

assign mul_ln181_11_fu_13622_p1 = select_ln181_36_reg_16888;

assign mul_ln181_12_fu_8530_p1 = mul_ln181_12_fu_8530_p10;

assign mul_ln181_12_fu_8530_p10 = select_ln162_5_reg_16753;

assign mul_ln181_12_fu_8530_p2 = (13'd11 * mul_ln181_12_fu_8530_p1);

assign mul_ln181_13_fu_13626_p0 = zext_ln181_55_reg_16893;

assign mul_ln181_13_fu_13626_p1 = select_ln181_46_reg_16908;

assign mul_ln181_14_fu_13639_p0 = zext_ln181_66_fu_10345_p1;

assign mul_ln181_14_fu_13639_p1 = select_ln181_48_reg_17080;

assign mul_ln181_15_fu_13580_p0 = zext_ln181_78_fu_8069_p1;

assign mul_ln181_15_fu_13580_p1 = select_ln181_57_reg_16557;

assign mul_ln181_16_fu_8075_p1 = zext_ln181_78_fu_8069_p1;

assign mul_ln181_16_fu_8075_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_16_fu_8075_p1}}));

assign mul_ln181_17_fu_13585_p0 = mul_ln181_17_fu_13585_p00;

assign mul_ln181_17_fu_13585_p00 = select_ln162_7_reg_16545;

assign mul_ln181_17_fu_13585_p1 = select_ln181_60_reg_16562;

assign mul_ln181_18_fu_9066_p1 = mul_ln181_18_fu_9066_p10;

assign mul_ln181_18_fu_9066_p10 = select_ln162_8_reg_16940;

assign mul_ln181_18_fu_9066_p2 = (12'd11 * mul_ln181_18_fu_9066_p1);

assign mul_ln181_19_fu_9072_p1 = mul_ln181_19_fu_9072_p10;

assign mul_ln181_19_fu_9072_p10 = select_ln162_8_reg_16940;

assign mul_ln181_19_fu_9072_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln181_19_fu_9072_p1}}));

assign mul_ln181_1_fu_8105_p1 = zext_ln181_1_reg_16593;

assign mul_ln181_1_fu_8105_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln181_1_fu_8105_p1}}));

assign mul_ln181_20_fu_13590_p0 = zext_ln181_102_fu_8081_p1;

assign mul_ln181_20_fu_13590_p1 = select_ln181_74_reg_16577;

assign mul_ln181_21_fu_13595_p0 = zext_ln181_102_fu_8081_p1;

assign mul_ln181_21_fu_13595_p1 = select_ln181_75_reg_16582;

assign mul_ln181_22_fu_13600_p0 = zext_ln181_102_reg_16784;

assign mul_ln181_22_fu_13600_p1 = select_ln181_77_reg_16799;

assign mul_ln181_23_fu_9251_p1 = zext_ln181_111_fu_9248_p1;

assign mul_ln181_23_fu_9251_p2 = (12'd13 * mul_ln181_23_fu_9251_p1);

assign mul_ln181_24_fu_13644_p0 = mul_ln181_24_fu_13644_p00;

assign mul_ln181_24_fu_13644_p00 = select_ln162_10_reg_16956;

assign mul_ln181_24_fu_13644_p1 = select_ln181_83_reg_17123;

assign mul_ln181_25_fu_9264_p1 = zext_ln181_111_fu_9248_p1;

assign mul_ln181_25_fu_9264_p2 = (12'd11 * mul_ln181_25_fu_9264_p1);

assign mul_ln181_26_fu_13649_p0 = zext_ln181_111_reg_17108;

assign mul_ln181_26_fu_13649_p1 = select_ln181_85_reg_17133;

assign mul_ln181_27_fu_13604_p0 = mul_ln181_27_fu_13604_p00;

assign mul_ln181_27_fu_13604_p00 = select_ln162_11_reg_16804;

assign mul_ln181_27_fu_13604_p1 = select_ln181_86_reg_16815;

assign mul_ln181_28_fu_13609_p0 = mul_ln181_28_fu_13609_p00;

assign mul_ln181_28_fu_13609_p00 = select_ln162_11_reg_16804;

assign mul_ln181_28_fu_13609_p1 = select_ln181_91_reg_16820;

assign mul_ln181_29_fu_13630_p0 = zext_ln181_123_reg_16967;

assign mul_ln181_29_fu_13630_p1 = select_ln181_93_reg_16990;

assign mul_ln181_2_fu_13614_p0 = zext_ln181_1_reg_16593;

assign mul_ln181_2_fu_13614_p1 = select_ln181_6_reg_16830;

assign mul_ln181_30_fu_10907_p1 = zext_ln181_135_fu_10904_p1;

assign mul_ln181_30_fu_10907_p2 = ($signed(13'd8179) * $signed({{1'b0}, {mul_ln181_30_fu_10907_p1}}));

assign mul_ln181_31_fu_13653_p0 = zext_ln181_135_reg_17323;

assign mul_ln181_31_fu_13653_p1 = select_ln181_99_reg_17339;

assign mul_ln181_32_fu_13657_p0 = zext_ln181_143_reg_17354;

assign mul_ln181_32_fu_13657_p1 = select_ln181_102_reg_17359;

assign mul_ln181_33_fu_13661_p0 = zext_ln181_155_reg_17374;

assign mul_ln181_33_fu_13661_p1 = select_ln181_117_reg_17389;

assign mul_ln181_34_fu_13665_p0 = zext_ln181_163_reg_17394;

assign mul_ln181_34_fu_13665_p1 = select_ln181_48_reg_17080;

assign mul_ln181_35_fu_11685_p1 = zext_ln181_175_fu_11641_p1;

assign mul_ln181_35_fu_11685_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_35_fu_11685_p1}}));

assign mul_ln181_36_fu_13669_p0 = zext_ln181_188_reg_17219;

assign mul_ln181_36_fu_13669_p1 = select_ln181_133_reg_17435;

assign mul_ln181_37_fu_13634_p0 = mul_ln181_37_fu_13634_p00;

assign mul_ln181_37_fu_13634_p00 = select_ln162_17_reg_16995;

assign mul_ln181_37_fu_13634_p1 = select_ln181_134_reg_17004;

assign mul_ln181_38_fu_11869_p1 = zext_ln181_188_reg_17219;

assign mul_ln181_38_fu_11869_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_38_fu_11869_p1}}));

assign mul_ln181_39_fu_13673_p0 = zext_ln181_188_reg_17219;

assign mul_ln181_39_fu_13673_p1 = select_ln181_136_reg_17440;

assign mul_ln181_3_fu_13565_p0 = mul_ln181_3_fu_13565_p00;

assign mul_ln181_3_fu_13565_p00 = select_ln162_1_reg_16267;

assign mul_ln181_3_fu_13565_p1 = select_ln181_7_reg_16278;

assign mul_ln181_40_fu_11982_p1 = zext_ln181_188_reg_17219;

assign mul_ln181_40_fu_11982_p2 = (13'd11 * mul_ln181_40_fu_11982_p1);

assign mul_ln181_4_fu_8033_p1 = zext_ln181_10_fu_8027_p1;

assign mul_ln181_4_fu_8033_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_4_fu_8033_p1}}));

assign mul_ln181_5_fu_8039_p1 = zext_ln181_10_fu_8027_p1;

assign mul_ln181_5_fu_8039_p2 = (13'd11 * mul_ln181_5_fu_8039_p1);

assign mul_ln181_6_fu_13570_p0 = mul_ln181_6_fu_13570_p00;

assign mul_ln181_6_fu_13570_p00 = select_ln162_2_reg_16319;

assign mul_ln181_6_fu_13570_p1 = select_ln181_18_reg_16331;

assign mul_ln181_7_fu_8283_p1 = zext_ln181_20_reg_16625;

assign mul_ln181_7_fu_8283_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_7_fu_8283_p1}}));

assign mul_ln181_8_fu_13575_p0 = mul_ln181_8_fu_13575_p00;

assign mul_ln181_8_fu_13575_p00 = select_ln162_3_reg_16396;

assign mul_ln181_8_fu_13575_p1 = select_ln181_23_reg_16408;

assign mul_ln181_9_fu_8486_p1 = mul_ln181_9_fu_8486_p10;

assign mul_ln181_9_fu_8486_p10 = select_ln162_4_reg_16683;

assign mul_ln181_9_fu_8486_p2 = ($signed(13'd8181) * $signed({{1'b0}, {mul_ln181_9_fu_8486_p1}}));

assign mul_ln181_fu_8021_p1 = mul_ln181_fu_8021_p10;

assign mul_ln181_fu_8021_p10 = select_ln162_reg_16198;

assign mul_ln181_fu_8021_p2 = (13'd11 * mul_ln181_fu_8021_p1);

assign or_ln1_fu_7745_p3 = {{1'd1}, {tmp_186_reg_15636}};

assign or_ln234_1_fu_7994_p2 = (icmp_ln234_reg_13710_pp0_iter2_reg | ap_phi_reg_pp0_iter2_l2_write_row_offset_s_reg_3301);

assign or_ln234_fu_7982_p2 = (icmp_ln234_reg_13710_pp0_iter2_reg | ap_phi_reg_pp0_iter2_l1_read_row_offset_f_reg_3277);

assign or_ln242_fu_13470_p2 = (icmp_ln242_reg_15658_pp0_iter2_reg | ap_phi_mux_l2_read_row_offset_f_1_phi_fu_3446_p4);

assign or_ln39_1_fu_4000_p2 = (icmp_ln39_3_fu_3978_p2 | icmp_ln39_2_reg_13923);

assign or_ln39_2_fu_4005_p2 = (or_ln39_fu_3996_p2 | or_ln39_1_fu_4000_p2);

assign or_ln39_3_fu_4189_p2 = (icmp_ln39_5_reg_13983 | icmp_ln39_4_reg_13967);

assign or_ln39_4_fu_4193_p2 = (icmp_ln39_7_fu_4183_p2 | icmp_ln39_6_reg_13998);

assign or_ln39_5_fu_4198_p2 = (or_ln39_4_fu_4193_p2 | or_ln39_3_fu_4189_p2);

assign or_ln39_6_fu_4204_p2 = (or_ln39_5_fu_4198_p2 | or_ln39_2_reg_13955);

assign or_ln39_fu_3996_p2 = (icmp_ln39_reg_13732 | icmp_ln39_1_reg_13908);

assign or_ln_fu_4480_p3 = {{1'd1}, {tmp_179_reg_13698_pp0_iter1_reg}};

assign out_r_TDATA = {{{{{{{{select_ln195_15_fu_13397_p3}, {select_ln195_14_reg_17880}}, {select_ln195_13_fu_13390_p3}}, {select_ln195_12_reg_17874}}, {select_ln195_11_fu_13383_p3}}, {select_ln195_10_reg_17868}}, {select_ln195_9_fu_13376_p3}}, {select_ln195_8_fu_13369_p3}};

assign out_r_TKEEP = 16'd255;

assign out_r_TLAST = tmp_last_V_reg_15648_pp0_iter2_reg;

assign out_r_TSTRB = 16'd0;

assign select_ln124_1_fu_7456_p3 = ((icmp_ln124_1_fu_7451_p2[0:0] === 1'b1) ? add_ln117_1_reg_15394 : l1_maxes_1);

assign select_ln124_2_fu_7472_p3 = ((icmp_ln124_2_fu_7467_p2[0:0] === 1'b1) ? add_ln117_2_reg_15400 : l1_maxes_2);

assign select_ln124_3_fu_7488_p3 = ((icmp_ln124_3_fu_7483_p2[0:0] === 1'b1) ? add_ln117_3_reg_15406 : l1_maxes_3);

assign select_ln124_fu_7248_p3 = ((icmp_ln124_fu_7243_p2[0:0] === 1'b1) ? add_ln117_reg_15350 : l1_maxes_0);

assign select_ln136_1_fu_7562_p3 = ((icmp_ln136_reg_15443[0:0] === 1'b1) ? select_ln140_fu_7554_p3 : l2_write_row_offset_2_reg_15386);

assign select_ln136_fu_7301_p3 = ((icmp_ln136_fu_7295_p2[0:0] === 1'b1) ? 16'd1 : add_ln135_fu_7289_p2);

assign select_ln140_fu_7554_p3 = ((icmp_ln140_fu_7548_p2[0:0] === 1'b1) ? 8'd0 : add_ln139_fu_7543_p2);

assign select_ln147_fu_4312_p3 = ((icmp_ln147_fu_4306_p2[0:0] === 1'b1) ? 16'd0 : add_ln146_fu_4300_p2);

assign select_ln151_fu_7579_p3 = ((icmp_ln151_fu_7573_p2[0:0] === 1'b1) ? 8'd0 : add_ln150_fu_7568_p2);

assign select_ln162_10_fu_8795_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_156_fu_8773_p8 : tmp_157_fu_8784_p8);

assign select_ln162_12_fu_9479_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_160_fu_9457_p8 : tmp_161_fu_9468_p8);

assign select_ln162_13_fu_9526_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_162_fu_9504_p8 : tmp_163_fu_9515_p8);

assign select_ln162_14_fu_9555_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_164_fu_9533_p8 : tmp_165_fu_9544_p8);

assign select_ln162_15_fu_9584_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_166_fu_9562_p8 : tmp_167_fu_9573_p8);

assign select_ln162_16_fu_9613_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_168_fu_9591_p8 : tmp_169_fu_9602_p8);

assign select_ln162_17_fu_8837_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_170_fu_8815_p8 : tmp_171_fu_8826_p8);

assign select_ln162_2_fu_7845_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_140_fu_7817_p8 : tmp_141_fu_7834_p8);

assign select_ln162_3_fu_7893_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_142_fu_7859_p8 : tmp_143_fu_7876_p8);

assign select_ln162_4_fu_8062_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? grp_fu_3471_p8 : tmp_145_fu_8051_p8);

assign select_ln162_6_fu_8576_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_148_fu_8554_p8 : tmp_149_fu_8565_p8);

assign select_ln162_8_fu_8766_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_152_fu_8744_p8 : tmp_153_fu_8755_p8);

assign select_ln162_9_fu_7955_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? tmp_154_fu_7921_p8 : tmp_155_fu_7938_p8);

assign select_ln162_fu_7803_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? grp_fu_3471_p8 : tmp_137_fu_7792_p8);

assign select_ln170_fu_7700_p3 = ((tmp_186_reg_15636[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln171_1_fu_7737_p3 = ((icmp_ln171_1_fu_7713_p2[0:0] === 1'b1) ? add_ln171_1_fu_7731_p2 : add_ln173_1_fu_7725_p2);

assign select_ln171_2_fu_7784_p3 = ((icmp_ln171_2_fu_7766_p2[0:0] === 1'b1) ? add_ln171_2_fu_7778_p2 : add_ln173_2_fu_7772_p2);

assign select_ln171_fu_7677_p3 = ((icmp_ln171_fu_7659_p2[0:0] === 1'b1) ? add_ln171_fu_7671_p2 : add_ln173_fu_7665_p2);

assign select_ln181_100_fu_11062_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_66_fu_10935_p2 : sub_ln181_125_fu_11056_p2);

assign select_ln181_101_fu_11085_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_73_fu_11079_p2 : sext_ln181_118_fu_11075_p1);

assign select_ln181_102_fu_11098_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8189 : 13'd11);

assign select_ln181_103_fu_11116_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_145_fu_11095_p1 : shl_ln181_43_fu_11105_p3);

assign select_ln181_104_fu_11146_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_126_fu_11140_p2 : sub_ln181_75_fu_11134_p2);

assign select_ln181_105_fu_12814_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_77_reg_17625 : zext_ln181_144_reg_17615);

assign select_ln181_106_fu_11174_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd0 : sub_ln181_78_fu_11168_p2);

assign select_ln181_107_fu_11191_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_79_fu_11185_p2 : zext_ln181_143_fu_11092_p1);

assign select_ln181_108_fu_11223_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_80_fu_11217_p2 : zext_ln181_152_fu_11213_p1);

assign select_ln181_109_fu_11244_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? shl_ln181_43_fu_11105_p3 : zext_ln181_145_fu_11095_p1);

assign select_ln181_10_fu_8219_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_14_fu_8130_p1 : sext_ln181_12_fu_8215_p1);

assign select_ln181_110_fu_11289_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_159_fu_11279_p1 : sub_ln181_82_fu_11283_p2);

assign select_ln181_111_fu_11334_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_127_fu_11328_p2 : zext_ln181_161_fu_11313_p1);

assign select_ln181_112_fu_11371_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_85_fu_11365_p2 : sext_ln181_130_fu_11351_p1);

assign select_ln181_113_fu_11388_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_86_fu_11382_p2 : zext_ln181_157_fu_11271_p1);

assign select_ln181_114_fu_11409_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_83_fu_11345_p2 : sext_ln181_134_fu_11405_p1);

assign select_ln181_115_fu_11426_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_154_fu_11255_p1 : sub_ln181_88_fu_11420_p2);

assign select_ln181_116_fu_11439_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_85_fu_11365_p2 : sub_ln181_89_fu_11433_p2);

assign select_ln181_117_fu_11450_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8182 : 13'd13);

assign select_ln181_118_fu_11522_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_91_fu_11516_p2 : sext_ln181_139_fu_11486_p1);

assign select_ln181_119_fu_11548_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 9'd0 : shl_ln181_52_fu_11533_p3);

assign select_ln181_11_fu_8241_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_18_fu_8237_p1 : mul_ln181_4_reg_16614);

assign select_ln181_120_fu_12436_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_174_fu_12433_p1 : sext_ln181_141_fu_12430_p1);

assign select_ln181_121_fu_12447_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_174_fu_12433_p1 : sub_ln181_128_reg_17409);

assign select_ln181_122_fu_12460_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_128_reg_17409 : sext_ln181_146_fu_12457_p1);

assign select_ln181_123_fu_11603_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_95_fu_11597_p2 : sext_ln181_148_fu_11593_p1);

assign select_ln181_124_fu_11630_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_150_fu_11626_p1 : sub_ln181_96_fu_11614_p2);

assign select_ln181_125_fu_11668_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? st_fu_11650_p3 : zext_ln181_178_fu_11664_p1);

assign select_ln181_126_fu_11705_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_153_fu_11701_p1 : mul_ln181_35_fu_11685_p2);

assign select_ln181_127_fu_11741_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_155_fu_11737_p1 : zext_ln181_181_fu_11723_p1);

assign select_ln181_128_fu_11789_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_103_fu_11783_p2 : sub_ln181_102_fu_11758_p2);

assign select_ln181_129_fu_11800_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_99_fu_11695_p2 : zext_ln181_182_fu_11727_p1);

assign select_ln181_12_fu_8247_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? mul_ln181_5_reg_16620 : sext_ln181_8_fu_8140_p1);

assign select_ln181_130_fu_11807_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_103_fu_11783_p2 : zext_ln181_175_fu_11641_p1);

assign select_ln181_131_fu_11834_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_186_fu_11830_p1 : sext_ln181_159_fu_11820_p1);

assign select_ln181_132_fu_11855_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_187_fu_11851_p1 : sub_ln181_102_fu_11758_p2);

assign select_ln181_133_fu_11862_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd10 : 13'd8181);

assign select_ln181_134_fu_8844_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8181 : 13'd8183);

assign select_ln181_135_fu_11899_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_164_fu_11895_p1 : mul_ln181_38_fu_11869_p2);

assign select_ln181_136_fu_11910_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8179 : 13'd11);

assign select_ln181_137_fu_11939_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_129_fu_11934_p2 : sub_ln181_106_fu_11928_p2);

assign select_ln181_138_fu_11950_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_189_fu_11881_p1 : sub_ln181_129_fu_11934_p2);

assign select_ln181_139_fu_12008_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_170_fu_12004_p1 : mul_ln181_40_fu_11982_p2);

assign select_ln181_13_fu_8253_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? mul_ln181_4_reg_16614 : zext_ln181_15_fu_8151_p1);

assign select_ln181_14_fu_8263_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? shl_ln181_5_fu_8144_p3 : 9'd0);

assign select_ln181_15_fu_9933_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_18_fu_9929_p1 : sub_ln181_9_fu_9906_p2);

assign select_ln181_16_fu_9957_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 11'd0 : sub_ln181_110_fu_9951_p2);

assign select_ln181_17_fu_9988_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_20_fu_9984_p1 : zext_ln181_29_fu_9974_p1);

assign select_ln181_18_fu_7852_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8181 : 13'd8177);

assign select_ln181_19_fu_10009_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_30_fu_10005_p1 : sub_ln181_12_fu_9999_p2);

assign select_ln181_1_fu_9775_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_1_fu_9771_p1 : mul_ln181_reg_16599);

assign select_ln181_20_fu_10025_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_18_fu_9929_p1 : sub_ln181_111_fu_10020_p2);

assign select_ln181_21_fu_10046_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_10_fu_9923_p2 : sext_ln181_25_fu_10042_p1);

assign select_ln181_22_fu_10067_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? mul_ln181_7_reg_16855 : 13'd0);

assign select_ln181_23_fu_7900_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 12'd10 : 12'd13);

assign select_ln181_24_fu_8370_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_17_fu_8360_p2 : sub_ln181_16_fu_8325_p2);

assign select_ln181_25_fu_8394_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_30_fu_8366_p1 : sub_ln181_18_fu_8388_p2);

assign select_ln181_26_fu_8411_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_19_fu_8405_p2 : zext_ln181_34_fu_8294_p1);

assign select_ln181_27_fu_8428_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_20_fu_8422_p2 : sext_ln181_30_fu_8366_p1);

assign select_ln181_28_fu_8455_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_43_fu_8451_p1 : sub_ln181_112_fu_8439_p2);

assign select_ln181_29_fu_8472_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_113_fu_8466_p2 : zext_ln181_39_fu_8348_p1);

assign select_ln181_2_fu_9802_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_6_fu_9788_p1 : sub_ln181_1_fu_9792_p2);

assign select_ln181_30_fu_10077_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? add_ln181_3_reg_17049 : zext_ln181_38_reg_16860);

assign select_ln181_31_fu_10104_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_48_fu_10100_p1 : mul_ln181_9_reg_16878);

assign select_ln181_32_fu_10139_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_21_fu_10129_p2 : zext_ln181_50_fu_10125_p1);

assign select_ln181_33_fu_10160_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_38_fu_10135_p1 : zext_ln181_51_fu_10156_p1);

assign select_ln181_34_fu_8956_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_52_fu_8945_p1 : tmp_188_fu_8949_p3);

assign select_ln181_35_fu_8492_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8179 : 13'd14);

assign select_ln181_36_fu_8499_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd13 : 13'd8185);

assign select_ln181_37_fu_10186_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_23_fu_10180_p2 : zext_ln181_51_fu_10156_p1);

assign select_ln181_38_fu_10197_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? add_ln181_5_fu_10150_p2 : 12'd0);

assign select_ln181_39_fu_10217_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? shl_ln181_15_reg_16901 : zext_ln181_57_fu_10208_p1);

assign select_ln181_3_fu_9819_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_fu_9765_p2 : zext_ln181_5_fu_9761_p1);

assign select_ln181_40_fu_9013_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_45_fu_9009_p1 : sub_ln181_115_fu_8986_p2);

assign select_ln181_41_fu_10252_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_26_fu_10246_p2 : sub_ln181_25_fu_10241_p2);

assign select_ln181_42_fu_8536_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? mul_ln181_12_fu_8530_p2 : sext_ln181_48_fu_8526_p1);

assign select_ln181_43_fu_10278_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_50_fu_10274_p1 : sub_ln181_28_fu_10263_p2);

assign select_ln181_44_fu_10300_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_116_fu_10295_p2 : sub_ln181_30_fu_10289_p2);

assign select_ln181_45_fu_10331_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_33_fu_10326_p2 : sub_ln181_31_fu_10311_p2);

assign select_ln181_46_fu_8547_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8180 : 13'd13);

assign select_ln181_47_fu_10407_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_56_fu_10403_p1 : sub_ln181_34_fu_10380_p2);

assign select_ln181_48_fu_9027_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8179 : 13'd8177);

assign select_ln181_49_fu_10424_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_73_fu_10393_p1 : sub_ln181_35_fu_10418_p2);

assign select_ln181_4_fu_9847_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_2_fu_9798_p1 : sub_ln181_3_fu_9841_p2);

assign select_ln181_50_fu_9040_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 9'd0 : sub_ln181_36_fu_9034_p2);

assign select_ln181_51_fu_10447_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_38_fu_10441_p2 : sext_ln181_61_fu_10437_p1);

assign select_ln181_52_fu_10479_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_75_fu_10475_p1 : sub_ln181_34_fu_10380_p2);

assign select_ln181_53_fu_10496_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_71_fu_10372_p1 : sub_ln181_39_fu_10490_p2);

assign select_ln181_54_fu_10511_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? shl_ln181_18_fu_10354_p3 : zext_ln181_76_fu_10507_p1);

assign select_ln181_55_fu_8653_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_119_fu_8648_p2 : sext_ln181_65_fu_8633_p1);

assign select_ln181_56_fu_8666_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_80_fu_8583_p1 : sub_ln181_41_fu_8660_p2);

assign select_ln181_57_fu_7907_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd3 : 13'd8181);

assign select_ln181_58_fu_8693_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? add_ln181_7_fu_8687_p2 : zext_ln181_85_fu_8615_p1);

assign select_ln181_59_fu_8704_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_82_fu_8596_p1 : mul_ln181_16_reg_16774);

assign select_ln181_5_fu_9854_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_5_fu_9761_p1 : shl_ln181_1_fu_9781_p3);

assign select_ln181_60_fu_7914_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 12'd7 : 12'd13);

assign select_ln181_61_fu_8727_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_119_fu_8648_p2 : sext_ln181_69_fu_8723_p1);

assign select_ln181_62_fu_9051_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_69_reg_16930 : sub_ln181_43_reg_16935);

assign select_ln181_63_fu_10564_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_72_fu_10560_p1 : zext_ln181_96_fu_10550_p1);

assign select_ln181_64_fu_10590_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_46_fu_10585_p2 : zext_ln181_96_fu_10550_p1);

assign select_ln181_65_fu_10643_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_76_fu_10639_p1 : sub_ln181_47_fu_10627_p2);

assign select_ln181_66_fu_10654_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_92_reg_17086 : mul_ln181_18_reg_17098);

assign select_ln181_67_fu_10690_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_50_fu_10684_p2 : sext_ln181_78_fu_10680_p1);

assign select_ln181_68_fu_12371_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_47_reg_17303 : sext_ln181_72_reg_17298);

assign select_ln181_69_fu_10706_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_48_fu_10633_p2 : sub_ln181_120_fu_10701_p2);

assign select_ln181_6_fu_8110_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8187 : 13'd8181);

assign select_ln181_70_fu_9124_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_107_fu_9120_p1 : sub_ln181_51_fu_9103_p2);

assign select_ln181_71_fu_9166_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_52_fu_9160_p2 : sext_ln181_83_fu_9141_p1);

assign select_ln181_72_fu_9187_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_53_fu_9177_p2 : 12'd0);

assign select_ln181_73_fu_9214_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_87_fu_9210_p1 : sub_ln181_54_fu_9198_p2);

assign select_ln181_74_fu_7962_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd13 : 13'd8178);

assign select_ln181_75_fu_7969_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8183 : 13'd8181);

assign select_ln181_76_fu_9234_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_56_fu_9228_p2 : sext_ln181_85_fu_9183_p1);

assign select_ln181_77_fu_8084_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8183 : 13'd8179);

assign select_ln181_78_fu_10775_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_57_fu_10769_p2 : zext_ln181_114_fu_10739_p1);

assign select_ln181_79_fu_10801_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_93_fu_10797_p1 : sub_ln181_58_fu_10786_p2);

assign select_ln181_7_fu_7810_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 12'd11 : 12'd10);

assign select_ln181_80_fu_10818_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_123_fu_10812_p2 : zext_ln181_116_fu_10761_p1);

assign select_ln181_81_fu_10834_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_59_fu_10829_p2 : zext_ln181_111_reg_17108);

assign select_ln181_82_fu_10844_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? mul_ln181_23_reg_17118 : zext_ln181_111_reg_17108);

assign select_ln181_83_fu_9257_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8179 : 13'd8181);

assign select_ln181_84_fu_10864_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_119_fu_10860_p1 : mul_ln181_25_reg_17128);

assign select_ln181_85_fu_9270_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 12'd10 : 12'd11);

assign select_ln181_86_fu_8091_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd7 : 13'd8181);

assign select_ln181_87_fu_9299_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_60_fu_9294_p2 : 13'd0);

assign select_ln181_88_fu_9363_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_62_fu_9357_p2 : sext_ln181_103_fu_9353_p1);

assign select_ln181_89_fu_9390_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_124_reg_16973 : sub_ln181_124_fu_9385_p2);

assign select_ln181_8_fu_8170_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_9_fu_8166_p1 : sub_ln181_5_fu_8155_p2);

assign select_ln181_90_fu_9410_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_129_fu_9406_p1 : sub_ln181_60_fu_9294_p2);

assign select_ln181_91_fu_8098_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 12'd5 : 12'd13);

assign select_ln181_92_fu_9446_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_64_fu_9440_p2 : sub_ln181_63_fu_9424_p2);

assign select_ln181_93_fu_8808_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8179 : 13'd8185);

assign select_ln181_94_fu_12386_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_135_reg_17323 : mul_ln181_30_reg_17329);

assign select_ln181_95_fu_10951_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sext_ln181_110_fu_10947_p1 : sub_ln181_66_fu_10935_p2);

assign select_ln181_96_fu_10994_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_141_fu_10990_p1 : sext_ln181_112_fu_10979_p1);

assign select_ln181_97_fu_11016_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_66_fu_10935_p2 : zext_ln181_142_fu_11012_p1);

assign select_ln181_98_fu_11042_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? sub_ln181_71_fu_11036_p2 : sext_ln181_115_fu_11032_p1);

assign select_ln181_99_fu_11049_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd8185 : 13'd11);

assign select_ln181_9_fu_8188_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? zext_ln181_14_fu_8130_p1 : shl_ln181_6_fu_8177_p3);

assign select_ln181_fu_9740_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 13'd0 : mul_ln181_1_reg_16825);

assign select_ln195_10_fu_13274_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_2_fu_13190_p3 : l2_maxes_2);

assign select_ln195_11_fu_13383_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_3_fu_13354_p3 : l2_maxes_3_load_reg_17825);

assign select_ln195_12_fu_13281_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_4_fu_13208_p3 : l2_maxes_4);

assign select_ln195_13_fu_13390_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_5_fu_13359_p3 : l2_maxes_5_load_reg_17831);

assign select_ln195_14_fu_13288_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_6_fu_13226_p3 : l2_maxes_6);

assign select_ln195_15_fu_13397_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_7_fu_13364_p3 : l2_maxes_7_load_reg_17837);

assign select_ln195_1_fu_13246_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : add_ln191_3_fu_13085_p2);

assign select_ln195_2_fu_13017_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 16'd0 : add_ln191_5_fu_12902_p2);

assign select_ln195_3_fu_13253_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : add_ln191_7_fu_13101_p2);

assign select_ln195_4_fu_13024_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 16'd0 : add_ln191_9_fu_12945_p2);

assign select_ln195_5_fu_13260_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : add_ln191_11_fu_13119_p2);

assign select_ln195_6_fu_13031_p3 = ((trunc_ln160_1_reg_15449[0:0] === 1'b1) ? 16'd0 : add_ln191_13_fu_12987_p2);

assign select_ln195_7_fu_13267_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : add_ln191_15_fu_13136_p2);

assign select_ln195_8_fu_13369_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_fu_13344_p3 : l2_maxes_0_load_reg_17813);

assign select_ln195_9_fu_13376_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? select_ln199_1_fu_13349_p3 : l2_maxes_1_load_reg_17819);

assign select_ln195_fu_13239_p3 = ((trunc_ln160_1_reg_15449_pp0_iter2_reg[0:0] === 1'b1) ? 16'd0 : add_ln191_1_fu_13068_p2);

assign select_ln199_1_fu_13349_p3 = ((icmp_ln199_1_reg_17848[0:0] === 1'b1) ? add_ln191_3_reg_17793 : l2_maxes_1_load_reg_17819);

assign select_ln199_2_fu_13190_p3 = ((icmp_ln199_2_fu_13185_p2[0:0] === 1'b1) ? add_ln191_5_reg_17755 : l2_maxes_2);

assign select_ln199_3_fu_13354_p3 = ((icmp_ln199_3_reg_17853[0:0] === 1'b1) ? add_ln191_7_reg_17798 : l2_maxes_3_load_reg_17825);

assign select_ln199_4_fu_13208_p3 = ((icmp_ln199_4_fu_13203_p2[0:0] === 1'b1) ? add_ln191_9_reg_17766 : l2_maxes_4);

assign select_ln199_5_fu_13359_p3 = ((icmp_ln199_5_reg_17858[0:0] === 1'b1) ? add_ln191_11_reg_17803 : l2_maxes_5_load_reg_17831);

assign select_ln199_6_fu_13226_p3 = ((icmp_ln199_6_fu_13221_p2[0:0] === 1'b1) ? add_ln191_13_reg_17777 : l2_maxes_6);

assign select_ln199_7_fu_13364_p3 = ((icmp_ln199_7_reg_17863[0:0] === 1'b1) ? add_ln191_15_reg_17808 : l2_maxes_7_load_reg_17837);

assign select_ln199_fu_13344_p3 = ((icmp_ln199_reg_17843[0:0] === 1'b1) ? add_ln191_1_reg_17788 : l2_maxes_0_load_reg_17813);

assign select_ln221_fu_7407_p3 = ((icmp_ln221_fu_7401_p2[0:0] === 1'b1) ? 16'd0 : add_ln220_fu_7395_p2);

assign select_ln225_fu_13336_p3 = ((icmp_ln225_fu_13330_p2[0:0] === 1'b1) ? 8'd0 : add_ln224_fu_13325_p2);

assign select_ln234_1_fu_7987_p3 = ((icmp_ln234_reg_13710_pp0_iter2_reg[0:0] === 1'b1) ? 8'd2 : ap_phi_reg_pp0_iter2_l1_read_row_offset_n_reg_3289);

assign select_ln234_2_fu_7999_p3 = ((icmp_ln234_reg_13710_pp0_iter2_reg[0:0] === 1'b1) ? add_ln238_fu_7976_p2 : ap_phi_reg_pp0_iter2_l2_write_row_offset_1_reg_3313);

assign select_ln234_fu_3646_p3 = ((icmp_ln234_fu_3640_p2[0:0] === 1'b1) ? 32'd1024 : add_ln233_fu_3634_p2);

assign select_ln242_1_fu_13475_p3 = ((icmp_ln242_reg_15658_pp0_iter2_reg[0:0] === 1'b1) ? 8'd2 : ap_phi_mux_l2_read_row_offset_n_1_phi_fu_3458_p4);

assign select_ln242_fu_7433_p3 = ((icmp_ln242_fu_7427_p2[0:0] === 1'b1) ? 32'd2048 : add_ln241_fu_7421_p2);

assign select_ln39_10_fu_4160_p3 = ((icmp_ln39_5_reg_13983[0:0] === 1'b1) ? add_ln42_5_fu_4154_p2 : select_ln39_8_fu_4126_p3);

assign select_ln39_11_fu_4098_p3 = ((icmp_ln39_5_fu_4093_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_5_reg_13977);

assign select_ln39_12_fu_4249_p3 = ((icmp_ln39_6_reg_13998[0:0] === 1'b1) ? add_ln42_6_fu_4244_p2 : select_ln39_10_reg_14005);

assign select_ln39_13_fu_4167_p3 = ((icmp_ln39_6_reg_13998[0:0] === 1'b1) ? 8'd0 : add_ln38_6_reg_13993);

assign select_ln39_14_fu_4281_p3 = ((icmp_ln39_7_reg_14016[0:0] === 1'b1) ? add_ln42_7_fu_4276_p2 : select_ln39_12_reg_14026);

assign select_ln39_15_fu_4209_p3 = ((icmp_ln39_7_fu_4183_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_7_fu_4177_p2);

assign select_ln39_1_fu_3761_p3 = ((icmp_ln39_fu_3755_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_fu_3749_p2);

assign select_ln39_2_fu_3921_p3 = ((icmp_ln39_1_reg_13908[0:0] === 1'b1) ? add_ln42_1_fu_3916_p2 : select_ln39_reg_13902);

assign select_ln39_3_fu_3893_p3 = ((icmp_ln39_1_fu_3888_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_1_reg_13764);

assign select_ln39_4_fu_3955_p3 = ((icmp_ln39_2_reg_13923[0:0] === 1'b1) ? add_ln42_2_fu_3949_p2 : select_ln39_2_fu_3921_p3);

assign select_ln39_5_fu_3962_p3 = ((icmp_ln39_2_reg_13923[0:0] === 1'b1) ? 8'd0 : add_ln38_2_reg_13918);

assign select_ln39_6_fu_4037_p3 = ((icmp_ln39_3_reg_13941[0:0] === 1'b1) ? add_ln42_3_fu_4032_p2 : select_ln39_4_reg_13930);

assign select_ln39_7_fu_3984_p3 = ((icmp_ln39_3_fu_3978_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_3_fu_3972_p2);

assign select_ln39_8_fu_4126_p3 = ((icmp_ln39_4_reg_13967[0:0] === 1'b1) ? add_ln42_4_fu_4121_p2 : select_ln39_6_reg_13960);

assign select_ln39_9_fu_4054_p3 = ((icmp_ln39_4_fu_4048_p2[0:0] === 1'b1) ? 8'd0 : add_ln38_4_fu_4043_p2);

assign select_ln39_fu_3860_p3 = ((icmp_ln39_reg_13732[0:0] === 1'b1) ? add_ln42_fu_3855_p2 : l1_write_col_offset_s_reg_13718);

assign select_ln58_fu_3675_p3 = ((icmp_ln58_fu_3669_p2[0:0] === 1'b1) ? 8'd0 : grp_fu_3466_p2);

assign select_ln75_fu_4435_p3 = ((tmp_179_reg_13698_pp0_iter1_reg[0:0] === 1'b1) ? 8'd2 : 8'd1);

assign select_ln76_1_fu_4472_p3 = ((icmp_ln76_1_fu_4448_p2[0:0] === 1'b1) ? add_ln76_1_fu_4466_p2 : add_ln78_1_fu_4460_p2);

assign select_ln76_2_fu_4519_p3 = ((icmp_ln76_2_fu_4501_p2[0:0] === 1'b1) ? add_ln76_2_fu_4513_p2 : add_ln78_2_fu_4507_p2);

assign select_ln76_fu_4427_p3 = ((icmp_ln76_fu_4409_p2[0:0] === 1'b1) ? add_ln76_fu_4421_p2 : add_ln78_fu_4415_p2);

assign sext_ln117_10_fu_6998_p1 = $signed(add_ln117_21_fu_6993_p2);

assign sext_ln117_11_fu_7134_p1 = $signed(add_ln117_23_reg_15325);

assign sext_ln117_12_fu_7195_p1 = $signed(add_ln117_24_reg_15366);

assign sext_ln117_13_fu_7143_p1 = $signed(add_ln117_25_reg_15330);

assign sext_ln117_14_fu_7155_p1 = $signed(add_ln117_27_fu_7149_p2);

assign sext_ln117_15_fu_7204_p1 = $signed(add_ln117_28_reg_15371);

assign sext_ln117_16_fu_7207_p1 = $signed(add_ln117_29_reg_15340);

assign sext_ln117_17_fu_7030_p1 = $signed(add_ln117_33_fu_7024_p2);

assign sext_ln117_18_fu_7221_p1 = $signed(add_ln117_34_reg_15345);

assign sext_ln117_19_fu_7224_p1 = $signed(add_ln117_35_reg_15381);

assign sext_ln117_1_fu_6951_p1 = $signed(add_ln117_9_fu_6945_p2);

assign sext_ln117_2_fu_7095_p1 = $signed(add_ln117_10_reg_15300);

assign sext_ln117_3_fu_7103_p1 = $signed(add_ln117_13_fu_7098_p2);

assign sext_ln117_4_fu_7113_p1 = $signed(add_ln117_14_reg_15310);

assign sext_ln117_5_fu_7183_p1 = $signed(add_ln117_15_reg_15356);

assign sext_ln117_6_fu_7122_p1 = $signed(add_ln117_16_reg_15315);

assign sext_ln117_7_fu_7186_p1 = $signed(add_ln117_17_reg_15361);

assign sext_ln117_8_fu_6983_p1 = $signed(add_ln117_19_fu_6978_p2);

assign sext_ln117_9_fu_7131_p1 = $signed(add_ln117_20_reg_15320);

assign sext_ln117_fu_7087_p1 = $signed(add_ln117_7_reg_15295);

assign sext_ln181_100_fu_10874_p1 = $signed(add_ln181_11_reg_17138);

assign sext_ln181_101_fu_10877_p1 = $signed(add_ln181_12_reg_17143);

assign sext_ln181_102_fu_9349_p1 = sub_ln181_61_fu_9343_p2;

assign sext_ln181_103_fu_9353_p1 = sub_ln181_61_fu_9343_p2;

assign sext_ln181_104_fu_9370_p1 = $signed(select_ln181_88_fu_9363_p3);

assign sext_ln181_105_fu_9396_p1 = $signed(select_ln181_89_fu_9390_p3);

assign sext_ln181_106_fu_9417_p1 = $signed(select_ln181_90_fu_9410_p3);

assign sext_ln181_107_fu_9453_p1 = $signed(select_ln181_92_fu_9446_p3);

assign sext_ln181_108_fu_10892_p1 = mul_ln181_29_reg_17148;

assign sext_ln181_109_fu_10913_p1 = $signed(sub_ln181_65_reg_17170);

assign sext_ln181_10_fu_8925_p1 = $signed(select_ln181_8_reg_16835);

assign sext_ln181_110_fu_10947_p1 = $signed(sub_ln181_67_fu_10941_p2);

assign sext_ln181_111_fu_10958_p1 = $signed(select_ln181_95_fu_10951_p3);

assign sext_ln181_112_fu_10979_p1 = $signed(sub_ln181_68_fu_10973_p2);

assign sext_ln181_113_fu_12391_p1 = $signed(sub_ln181_69_reg_17334);

assign sext_ln181_114_fu_11023_p1 = $signed(select_ln181_97_fu_11016_p3);

assign sext_ln181_115_fu_11032_p1 = $signed(sub_ln181_70_fu_11027_p2);

assign sext_ln181_116_fu_12805_p1 = mul_ln181_31_reg_17610;

assign sext_ln181_117_fu_12394_p1 = $signed(select_ln181_100_reg_17344);

assign sext_ln181_118_fu_11075_p1 = $signed(sub_ln181_72_fu_11069_p2);

assign sext_ln181_119_fu_12808_p1 = $signed(select_ln181_101_reg_17349);

assign sext_ln181_11_fu_8205_p1 = $signed(sub_ln181_6_fu_8199_p2);

assign sext_ln181_120_fu_12811_p1 = mul_ln181_32_reg_17620;

assign sext_ln181_121_fu_11153_p1 = $signed(select_ln181_104_fu_11146_p3);

assign sext_ln181_122_fu_12417_p1 = $signed(sub_ln181_76_fu_12411_p2);

assign sext_ln181_123_fu_12819_p1 = $signed(select_ln181_105_fu_12814_p3);

assign sext_ln181_124_fu_11181_p1 = $signed(select_ln181_106_fu_11174_p3);

assign sext_ln181_125_fu_11198_p1 = $signed(select_ln181_107_fu_11191_p3);

assign sext_ln181_126_fu_11230_p1 = $signed(select_ln181_108_fu_11223_p3);

assign sext_ln181_127_fu_11240_p1 = $signed(sub_ln181_81_fu_11234_p2);

assign sext_ln181_128_fu_12427_p1 = $signed(select_ln181_110_reg_17379);

assign sext_ln181_129_fu_11341_p1 = $signed(select_ln181_111_fu_11334_p3);

assign sext_ln181_12_fu_8215_p1 = $signed(sub_ln181_7_fu_8209_p2);

assign sext_ln181_130_fu_11351_p1 = sub_ln181_83_fu_11345_p2;

assign sext_ln181_131_fu_11361_p1 = $signed(sub_ln181_84_fu_11355_p2);

assign sext_ln181_132_fu_11378_p1 = $signed(select_ln181_112_fu_11371_p3);

assign sext_ln181_133_fu_11395_p1 = $signed(select_ln181_113_fu_11388_p3);

assign sext_ln181_134_fu_11405_p1 = $signed(sub_ln181_87_fu_11399_p2);

assign sext_ln181_135_fu_11416_p1 = $signed(select_ln181_114_fu_11409_p3);

assign sext_ln181_136_fu_12823_p1 = $signed(select_ln181_115_reg_17384);

assign sext_ln181_137_fu_11446_p1 = $signed(select_ln181_116_fu_11439_p3);

assign sext_ln181_138_fu_12826_p1 = mul_ln181_33_reg_17630;

assign sext_ln181_139_fu_11486_p1 = $signed(sub_ln181_90_fu_11480_p2);

assign sext_ln181_13_fu_8226_p1 = $signed(select_ln181_10_fu_8219_p3);

assign sext_ln181_140_fu_11529_p1 = $signed(select_ln181_118_fu_11522_p3);

assign sext_ln181_141_fu_12430_p1 = $signed(sub_ln181_92_reg_17399);

assign sext_ln181_142_fu_12443_p1 = $signed(select_ln181_120_fu_12436_p3);

assign sext_ln181_143_fu_12829_p1 = mul_ln181_34_reg_17635;

assign sext_ln181_144_fu_12453_p1 = $signed(select_ln181_121_fu_12447_p3);

assign sext_ln181_145_fu_11583_p1 = sub_ln181_93_fu_11577_p2;

assign sext_ln181_146_fu_12457_p1 = sub_ln181_93_reg_17415;

assign sext_ln181_147_fu_12466_p1 = $signed(select_ln181_122_fu_12460_p3);

assign sext_ln181_148_fu_11593_p1 = $signed(sub_ln181_94_fu_11587_p2);

assign sext_ln181_149_fu_11610_p1 = $signed(select_ln181_123_fu_11603_p3);

assign sext_ln181_14_fu_9865_p1 = $signed(select_ln181_11_reg_16840);

assign sext_ln181_150_fu_11626_p1 = $signed(sub_ln181_97_fu_11620_p2);

assign sext_ln181_151_fu_11637_p1 = $signed(select_ln181_124_fu_11630_p3);

assign sext_ln181_152_fu_12470_p1 = $signed(sub_ln181_98_reg_17420);

assign sext_ln181_153_fu_11701_p1 = sub_ln181_99_fu_11695_p2;

assign sext_ln181_154_fu_11712_p1 = $signed(select_ln181_126_fu_11705_p3);

assign sext_ln181_155_fu_11737_p1 = $signed(sub_ln181_100_fu_11731_p2);

assign sext_ln181_156_fu_11754_p1 = $signed(sub_ln181_101_fu_11748_p2);

assign sext_ln181_157_fu_11796_p1 = $signed(select_ln181_128_fu_11789_p3);

assign sext_ln181_158_fu_12832_p1 = $signed(select_ln181_130_reg_17425);

assign sext_ln181_159_fu_11820_p1 = $signed(sub_ln181_104_fu_11814_p2);

assign sext_ln181_15_fu_8928_p1 = $signed(select_ln181_12_reg_16845);

assign sext_ln181_160_fu_11841_p1 = $signed(select_ln181_131_fu_11834_p3);

assign sext_ln181_161_fu_12835_p1 = $signed(select_ln181_132_reg_17430);

assign sext_ln181_162_fu_12838_p1 = mul_ln181_36_reg_17640;

assign sext_ln181_163_fu_12473_p1 = mul_ln181_37_reg_17228;

assign sext_ln181_164_fu_11895_p1 = $signed(sub_ln181_105_fu_11889_p2);

assign sext_ln181_165_fu_11906_p1 = $signed(select_ln181_135_fu_11899_p3);

assign sext_ln181_166_fu_12841_p1 = mul_ln181_39_reg_17645;

assign sext_ln181_167_fu_11946_p1 = $signed(select_ln181_137_fu_11939_p3);

assign sext_ln181_168_fu_11957_p1 = $signed(select_ln181_138_fu_11950_p3);

assign sext_ln181_169_fu_11978_p1 = $signed(sub_ln181_107_fu_11972_p2);

assign sext_ln181_16_fu_8259_p1 = $signed(select_ln181_13_fu_8253_p3);

assign sext_ln181_170_fu_12004_p1 = $signed(sub_ln181_108_fu_11998_p2);

assign sext_ln181_171_fu_12015_p1 = $signed(select_ln181_139_fu_12008_p3);

assign sext_ln181_17_fu_9868_p1 = $signed(sub_ln181_8_reg_16850);

assign sext_ln181_18_fu_9929_p1 = sub_ln181_10_fu_9923_p2;

assign sext_ln181_19_fu_9964_p1 = $signed(select_ln181_16_fu_9957_p3);

assign sext_ln181_1_fu_9771_p1 = sub_ln181_fu_9765_p2;

assign sext_ln181_20_fu_9984_p1 = $signed(sub_ln181_11_fu_9978_p2);

assign sext_ln181_21_fu_9995_p1 = $signed(select_ln181_17_fu_9988_p3);

assign sext_ln181_22_fu_8280_p1 = mul_ln181_6_reg_16631;

assign sext_ln181_23_fu_10016_p1 = $signed(select_ln181_19_fu_10009_p3);

assign sext_ln181_24_fu_10032_p1 = $signed(select_ln181_20_fu_10025_p3);

assign sext_ln181_25_fu_10042_p1 = $signed(sub_ln181_13_fu_10036_p2);

assign sext_ln181_26_fu_10053_p1 = $signed(select_ln181_21_fu_10046_p3);

assign sext_ln181_27_fu_10063_p1 = $signed(sub_ln181_14_fu_10057_p2);

assign sext_ln181_28_fu_10073_p1 = $signed(select_ln181_22_fu_10067_p3);

assign sext_ln181_29_fu_8321_p1 = $signed(sub_ln181_15_fu_8315_p2);

assign sext_ln181_2_fu_9798_p1 = sub_ln181_1_fu_9792_p2;

assign sext_ln181_30_fu_8366_p1 = sub_ln181_17_fu_8360_p2;

assign sext_ln181_31_fu_8931_p1 = $signed(select_ln181_24_reg_16866);

assign sext_ln181_32_fu_8401_p1 = $signed(select_ln181_25_fu_8394_p3);

assign sext_ln181_33_fu_8418_p1 = $signed(select_ln181_26_fu_8411_p3);

assign sext_ln181_34_fu_8435_p1 = $signed(select_ln181_27_fu_8428_p3);

assign sext_ln181_35_fu_8462_p1 = $signed(select_ln181_28_fu_8455_p3);

assign sext_ln181_36_fu_8479_p1 = $signed(select_ln181_29_fu_8472_p3);

assign sext_ln181_37_fu_10110_p1 = $signed(select_ln181_31_fu_10104_p3);

assign sext_ln181_38_fu_10135_p1 = sub_ln181_21_fu_10129_p2;

assign sext_ln181_39_fu_10146_p1 = $signed(select_ln181_32_fu_10139_p3);

assign sext_ln181_3_fu_9809_p1 = $signed(select_ln181_2_fu_9802_p3);

assign sext_ln181_40_fu_12359_p1 = $signed(select_ln181_33_reg_17283);

assign sext_ln181_41_fu_12362_p1 = mul_ln181_10_reg_17054;

assign sext_ln181_42_fu_10167_p1 = mul_ln181_11_reg_17059;

assign sext_ln181_43_fu_10176_p1 = $signed(sub_ln181_22_fu_10170_p2);

assign sext_ln181_44_fu_10193_p1 = $signed(select_ln181_37_fu_10186_p3);

assign sext_ln181_45_fu_9009_p1 = $signed(sub_ln181_24_fu_9003_p2);

assign sext_ln181_46_fu_9020_p1 = $signed(select_ln181_40_fu_9013_p3);

assign sext_ln181_47_fu_10259_p1 = $signed(select_ln181_41_fu_10252_p3);

assign sext_ln181_48_fu_8526_p1 = $signed(sub_ln181_27_fu_8520_p2);

assign sext_ln181_49_fu_8543_p1 = $signed(select_ln181_42_fu_8536_p3);

assign sext_ln181_4_fu_12350_p1 = $signed(sub_ln181_2_reg_17273);

assign sext_ln181_50_fu_10274_p1 = $signed(sub_ln181_29_fu_10269_p2);

assign sext_ln181_51_fu_10285_p1 = $signed(select_ln181_43_fu_10278_p3);

assign sext_ln181_52_fu_10307_p1 = $signed(select_ln181_44_fu_10300_p3);

assign sext_ln181_53_fu_10322_p1 = $signed(sub_ln181_32_fu_10317_p2);

assign sext_ln181_54_fu_10338_p1 = $signed(select_ln181_45_fu_10331_p3);

assign sext_ln181_55_fu_10342_p1 = mul_ln181_13_reg_17075;

assign sext_ln181_56_fu_10403_p1 = $signed(sub_ln181_117_fu_10397_p2);

assign sext_ln181_57_fu_10414_p1 = $signed(select_ln181_47_fu_10407_p3);

assign sext_ln181_58_fu_12365_p1 = mul_ln181_14_reg_17288;

assign sext_ln181_59_fu_12368_p1 = $signed(select_ln181_49_reg_17293);

assign sext_ln181_5_fu_9826_p1 = $signed(select_ln181_3_fu_9819_p3);

assign sext_ln181_60_fu_9047_p1 = $signed(select_ln181_50_fu_9040_p3);

assign sext_ln181_61_fu_10437_p1 = $signed(sub_ln181_37_fu_10431_p2);

assign sext_ln181_62_fu_10454_p1 = $signed(select_ln181_51_fu_10447_p3);

assign sext_ln181_63_fu_10486_p1 = $signed(select_ln181_52_fu_10479_p3);

assign sext_ln181_64_fu_10503_p1 = $signed(select_ln181_53_fu_10496_p3);

assign sext_ln181_65_fu_8633_p1 = $signed(sub_ln181_40_fu_8627_p2);

assign sext_ln181_66_fu_10528_p1 = $signed(select_ln181_56_reg_16925);

assign sext_ln181_67_fu_8673_p1 = mul_ln181_15_reg_16769;

assign sext_ln181_68_fu_8710_p1 = $signed(select_ln181_59_fu_8704_p3);

assign sext_ln181_69_fu_8723_p1 = $signed(sub_ln181_42_fu_8717_p2);

assign sext_ln181_6_fu_12353_p1 = $signed(select_ln181_4_reg_17278);

assign sext_ln181_70_fu_8734_p1 = $signed(select_ln181_61_fu_8727_p3);

assign sext_ln181_71_fu_9056_p1 = $signed(select_ln181_62_fu_9051_p3);

assign sext_ln181_72_fu_10560_p1 = $signed(sub_ln181_44_fu_10554_p2);

assign sext_ln181_73_fu_10571_p1 = $signed(select_ln181_63_fu_10564_p3);

assign sext_ln181_74_fu_10581_p1 = $signed(sub_ln181_45_fu_10575_p2);

assign sext_ln181_75_fu_10597_p1 = $signed(select_ln181_64_fu_10590_p3);

assign sext_ln181_76_fu_10639_p1 = sub_ln181_48_fu_10633_p2;

assign sext_ln181_77_fu_10650_p1 = $signed(select_ln181_65_fu_10643_p3);

assign sext_ln181_78_fu_10680_p1 = $signed(sub_ln181_49_fu_10674_p2);

assign sext_ln181_79_fu_10697_p1 = $signed(select_ln181_67_fu_10690_p3);

assign sext_ln181_7_fu_12356_p1 = mul_ln181_2_reg_17044;

assign sext_ln181_80_fu_12376_p1 = $signed(select_ln181_68_fu_12371_p3);

assign sext_ln181_81_fu_10713_p1 = $signed(select_ln181_69_fu_10706_p3);

assign sext_ln181_82_fu_9131_p1 = $signed(select_ln181_70_fu_9124_p3);

assign sext_ln181_83_fu_9141_p1 = $signed(sub_ln181_121_fu_9135_p2);

assign sext_ln181_84_fu_9173_p1 = $signed(select_ln181_71_fu_9166_p3);

assign sext_ln181_85_fu_9183_p1 = sub_ln181_53_fu_9177_p2;

assign sext_ln181_86_fu_9194_p1 = $signed(select_ln181_72_fu_9187_p3);

assign sext_ln181_87_fu_9210_p1 = $signed(sub_ln181_55_fu_9204_p2);

assign sext_ln181_88_fu_9221_p1 = $signed(select_ln181_73_fu_9214_p3);

assign sext_ln181_89_fu_9225_p1 = mul_ln181_20_reg_16789;

assign sext_ln181_8_fu_8140_p1 = $signed(sub_ln181_4_fu_8134_p2);

assign sext_ln181_90_fu_9241_p1 = $signed(select_ln181_76_fu_9234_p3);

assign sext_ln181_91_fu_9245_p1 = mul_ln181_22_reg_16951;

assign sext_ln181_92_fu_10782_p1 = $signed(select_ln181_78_fu_10775_p3);

assign sext_ln181_93_fu_10797_p1 = $signed(sub_ln181_122_fu_10792_p2);

assign sext_ln181_94_fu_10808_p1 = $signed(select_ln181_79_fu_10801_p3);

assign sext_ln181_95_fu_10825_p1 = $signed(select_ln181_80_fu_10818_p3);

assign sext_ln181_96_fu_10840_p1 = $signed(select_ln181_81_fu_10834_p3);

assign sext_ln181_97_fu_12380_p1 = mul_ln181_24_reg_17308;

assign sext_ln181_98_fu_9280_p1 = mul_ln181_27_reg_16980;

assign sext_ln181_99_fu_9306_p1 = $signed(select_ln181_87_fu_9299_p3);

assign sext_ln181_9_fu_8166_p1 = $signed(sub_ln181_109_fu_8161_p2);

assign sext_ln181_fu_9746_p1 = $signed(select_ln181_fu_9740_p3);

assign sext_ln191_10_fu_13059_p1 = $signed(add_ln191_23_reg_17655);

assign sext_ln191_11_fu_12872_p1 = $signed(add_ln191_25_reg_17660);

assign sext_ln191_12_fu_12881_p1 = $signed(add_ln191_28_reg_17465);

assign sext_ln191_13_fu_12519_p1 = $signed(add_ln191_30_reg_17470);

assign sext_ln191_14_fu_13073_p1 = $signed(add_ln191_31_reg_17665);

assign sext_ln191_15_fu_12528_p1 = $signed(add_ln191_32_reg_17475);

assign sext_ln191_16_fu_12531_p1 = $signed(add_ln191_33_reg_17480);

assign sext_ln191_17_fu_13076_p1 = $signed(add_ln191_34_reg_17670);

assign sext_ln191_18_fu_12550_p1 = $signed(add_ln191_37_reg_17485);

assign sext_ln191_19_fu_9648_p1 = $signed(add_ln191_39_fu_9642_p2);

assign sext_ln191_1_fu_9629_p1 = $signed(add_ln191_6_fu_9623_p2);

assign sext_ln191_20_fu_9652_p1 = $signed(add_ln191_41_reg_17014);

assign sext_ln191_21_fu_12559_p1 = $signed(add_ln191_42_reg_17238);

assign sext_ln191_22_fu_12568_p1 = $signed(add_ln191_44_reg_17490);

assign sext_ln191_23_fu_12583_p1 = $signed(add_ln191_46_fu_12577_p2);

assign sext_ln191_24_fu_12890_p1 = $signed(add_ln191_47_reg_17680);

assign sext_ln191_25_fu_12593_p1 = $signed(add_ln191_48_reg_17495);

assign sext_ln191_26_fu_12596_p1 = $signed(add_ln191_49_reg_17500);

assign sext_ln191_27_fu_12893_p1 = $signed(add_ln191_51_reg_17685);

assign sext_ln191_28_fu_12923_p1 = $signed(add_ln191_54_fu_12917_p2);

assign sext_ln191_29_fu_8885_p1 = $signed(add_ln191_57_fu_8879_p2);

assign sext_ln191_2_fu_8857_p1 = $signed(add_ln191_8_fu_8851_p2);

assign sext_ln191_30_fu_9667_p1 = $signed(add_ln191_58_reg_17019);

assign sext_ln191_31_fu_13090_p1 = $signed(add_ln191_59_reg_17243);

assign sext_ln191_32_fu_12107_p1 = $signed(add_ln191_61_reg_17024);

assign sext_ln191_33_fu_12110_p1 = $signed(add_ln191_62_reg_17248);

assign sext_ln191_34_fu_12119_p1 = $signed(add_ln191_63_fu_12113_p2);

assign sext_ln191_35_fu_12611_p1 = $signed(add_ln191_65_reg_17510);

assign sext_ln191_36_fu_12614_p1 = $signed(add_ln191_67_reg_17515);

assign sext_ln191_37_fu_13098_p1 = $signed(add_ln191_69_reg_17690);

assign sext_ln191_38_fu_12638_p1 = $signed(add_ln191_71_reg_17520);

assign sext_ln191_39_fu_12153_p1 = $signed(add_ln191_73_reg_17253);

assign sext_ln191_3_fu_9633_p1 = $signed(add_ln191_10_reg_17009);

assign sext_ln191_40_fu_12156_p1 = $signed(add_ln191_74_reg_17029);

assign sext_ln191_41_fu_12647_p1 = $signed(add_ln191_76_reg_17525);

assign sext_ln191_42_fu_12656_p1 = $signed(add_ln191_78_reg_17530);

assign sext_ln191_43_fu_12659_p1 = $signed(add_ln191_79_reg_17535);

assign sext_ln191_44_fu_12933_p1 = $signed(add_ln191_81_reg_17700);

assign sext_ln191_45_fu_12189_p1 = $signed(add_ln191_82_fu_12183_p2);

assign sext_ln191_46_fu_12199_p1 = $signed(add_ln191_83_fu_12193_p2);

assign sext_ln191_47_fu_12209_p1 = $signed(add_ln191_84_fu_12203_p2);

assign sext_ln191_48_fu_12936_p1 = $signed(add_ln191_85_reg_17540);

assign sext_ln191_49_fu_12684_p1 = $signed(add_ln191_88_reg_17545);

assign sext_ln191_4_fu_12859_p1 = $signed(add_ln191_12_reg_17233);

assign sext_ln191_50_fu_9693_p1 = $signed(add_ln191_90_fu_9688_p2);

assign sext_ln191_51_fu_9697_p1 = $signed(add_ln191_91_reg_17034);

assign sext_ln191_52_fu_12693_p1 = $signed(add_ln191_93_reg_17258);

assign sext_ln191_53_fu_12702_p1 = $signed(add_ln191_95_reg_17550);

assign sext_ln191_54_fu_12705_p1 = $signed(add_ln191_96_reg_17555);

assign sext_ln191_55_fu_13107_p1 = $signed(add_ln191_98_reg_17710);

assign sext_ln191_56_fu_12950_p1 = $signed(add_ln191_99_reg_17715);

assign sext_ln191_57_fu_12965_p1 = $signed(add_ln191_101_fu_12959_p2);

assign sext_ln191_58_fu_13110_p1 = $signed(add_ln191_102_reg_17772);

assign sext_ln191_59_fu_12726_p1 = $signed(add_ln191_105_reg_17565);

assign sext_ln191_5_fu_12476_p1 = $signed(add_ln191_16_reg_17450);

assign sext_ln191_60_fu_9718_p1 = $signed(add_ln191_107_fu_9712_p2);

assign sext_ln191_61_fu_9722_p1 = $signed(add_ln191_109_reg_17039);

assign sext_ln191_62_fu_12734_p1 = $signed(add_ln191_110_reg_17263);

assign sext_ln191_63_fu_12259_p1 = $signed(add_ln191_112_fu_12253_p2);

assign sext_ln191_64_fu_12269_p1 = $signed(add_ln191_113_fu_12263_p2);

assign sext_ln191_65_fu_12975_p1 = $signed(add_ln191_114_reg_17570);

assign sext_ln191_66_fu_12743_p1 = $signed(add_ln191_115_reg_17575);

assign sext_ln191_67_fu_12746_p1 = $signed(add_ln191_116_reg_17580);

assign sext_ln191_68_fu_12978_p1 = $signed(add_ln191_118_reg_17725);

assign sext_ln191_69_fu_12301_p1 = $signed(add_ln191_121_reg_17268);

assign sext_ln191_6_fu_12479_p1 = $signed(add_ln191_18_reg_17455);

assign sext_ln191_70_fu_12761_p1 = $signed(add_ln191_122_reg_17590);

assign sext_ln191_71_fu_12769_p1 = $signed(add_ln191_127_reg_17595);

assign sext_ln191_72_fu_12778_p1 = $signed(add_ln191_129_reg_17600);

assign sext_ln191_73_fu_12781_p1 = $signed(add_ln191_130_reg_17605);

assign sext_ln191_74_fu_12790_p1 = $signed(add_ln191_131_fu_12784_p2);

assign sext_ln191_75_fu_13124_p1 = $signed(add_ln191_132_reg_17735);

assign sext_ln191_76_fu_12992_p1 = $signed(add_ln191_133_reg_17740);

assign sext_ln191_77_fu_13007_p1 = $signed(add_ln191_135_fu_13001_p2);

assign sext_ln191_78_fu_13127_p1 = $signed(add_ln191_136_reg_17783);

assign sext_ln191_7_fu_13056_p1 = $signed(add_ln191_19_reg_17650);

assign sext_ln191_8_fu_12488_p1 = $signed(add_ln191_20_reg_17460);

assign sext_ln191_9_fu_12503_p1 = $signed(add_ln191_22_fu_12497_p2);

assign sext_ln191_fu_12850_p1 = $signed(add_ln191_2_fu_12844_p2);

assign sext_ln91_10_fu_4883_p1 = $signed(sub_ln91_11_fu_4877_p2);

assign sext_ln91_11_fu_4920_p1 = $signed(sub_ln91_12_fu_4914_p2);

assign sext_ln91_12_fu_4930_p1 = $signed(sub_ln91_13_fu_4924_p2);

assign sext_ln91_13_fu_4968_p1 = $signed(sub_ln91_14_fu_4962_p2);

assign sext_ln91_14_fu_5208_p1 = $signed(sub_ln91_15_fu_5202_p2);

assign sext_ln91_15_fu_5234_p1 = $signed(sub_ln91_52_fu_5228_p2);

assign sext_ln91_16_fu_5308_p1 = $signed(sub_ln91_16_fu_5302_p2);

assign sext_ln91_17_fu_5866_p1 = $signed(sub_ln91_17_fu_5860_p2);

assign sext_ln91_18_fu_5332_p1 = $signed(sub_ln91_18_fu_5326_p2);

assign sext_ln91_19_fu_5066_p1 = $signed(sub_ln91_19_fu_5060_p2);

assign sext_ln91_1_fu_5819_p1 = $signed(sub_ln91_1_reg_14642);

assign sext_ln91_20_fu_5076_p1 = $signed(sub_ln91_20_fu_5070_p2);

assign sext_ln91_21_fu_5398_p1 = $signed(sub_ln91_53_fu_5392_p2);

assign sext_ln91_22_fu_5962_p1 = $signed(sub_ln91_21_fu_5956_p2);

assign sext_ln91_23_fu_5446_p1 = $signed(sub_ln91_22_fu_5440_p2);

assign sext_ln91_24_fu_5983_p1 = $signed(sub_ln91_23_reg_14940);

assign sext_ln91_25_fu_5473_p1 = $signed(sub_ln91_24_fu_5467_p2);

assign sext_ln91_26_fu_6551_p1 = $signed(sub_ln91_25_reg_15086);

assign sext_ln91_27_fu_6554_p1 = $signed(sub_ln91_54_reg_14960);

assign sext_ln91_28_fu_5520_p1 = $signed(sub_ln91_26_fu_5514_p2);

assign sext_ln91_2_fu_5159_p1 = $signed(sub_ln91_2_reg_14647);

assign sext_ln91_30_fu_6022_p1 = $signed(sub_ln91_28_reg_14982);

assign sext_ln91_31_fu_6563_p1 = $signed(sub_ln91_29_reg_15091);

assign sext_ln91_32_fu_6069_p1 = $signed(sub_ln91_30_fu_6063_p2);

assign sext_ln91_33_fu_6566_p1 = sub_ln91_31_reg_15101;

assign sext_ln91_34_fu_6569_p1 = sub_ln91_31_reg_15101;

assign sext_ln91_35_fu_5648_p1 = $signed(sub_ln91_55_fu_5642_p2);

assign sext_ln91_36_fu_6161_p1 = $signed(sub_ln91_32_fu_6156_p2);

assign sext_ln91_37_fu_6182_p1 = $signed(sub_ln91_33_fu_6176_p2);

assign sext_ln91_38_fu_6572_p1 = $signed(sub_ln91_34_reg_15117);

assign sext_ln91_3_fu_4610_p1 = $signed(sub_ln91_3_fu_4604_p2);

assign sext_ln91_40_fu_5678_p1 = $signed(sub_ln91_35_fu_5672_p2);

assign sext_ln91_41_fu_5727_p1 = $signed(sub_ln91_37_fu_5721_p2);

assign sext_ln91_42_fu_6219_p1 = $signed(sub_ln91_38_reg_15028);

assign sext_ln91_43_fu_6286_p1 = $signed(sub_ln91_39_fu_6280_p2);

assign sext_ln91_44_fu_6314_p1 = $signed(sub_ln91_56_fu_6308_p2);

assign sext_ln91_46_fu_6743_p1 = sub_ln91_42_reg_15185;

assign sext_ln91_47_fu_6746_p1 = sub_ln91_42_reg_15185;

assign sext_ln91_48_fu_6775_p1 = $signed(sub_ln91_43_fu_6769_p2);

assign sext_ln91_49_fu_6424_p1 = $signed(sub_ln91_44_reg_15066);

assign sext_ln91_4_fu_4659_p1 = $signed(sub_ln91_4_fu_4653_p2);

assign sext_ln91_50_fu_6805_p1 = $signed(sub_ln91_59_reg_15213);

assign sext_ln91_51_fu_6825_p1 = $signed(sub_ln91_60_reg_15218);

assign sext_ln91_52_fu_6891_p1 = $signed(sub_ln91_49_fu_6885_p2);

assign sext_ln91_53_fu_6912_p1 = $signed(sub_ln91_61_fu_6906_p2);

assign sext_ln91_5_fu_5162_p1 = $signed(sub_ln91_51_reg_14662);

assign sext_ln91_6_fu_5822_p1 = $signed(sub_ln91_6_reg_14667);

assign sext_ln91_7_fu_4827_p1 = $signed(sub_ln91_8_fu_4821_p2);

assign sext_ln91_9_fu_5168_p1 = $signed(sub_ln91_10_reg_14687);

assign sext_ln91_fu_4576_p1 = $signed(sub_ln91_fu_4570_p2);

assign sext_ln92_10_fu_6084_p1 = $signed(add_ln92_13_reg_14987);

assign sext_ln92_11_fu_6130_p1 = $signed(add_ln92_17_reg_14887);

assign sext_ln92_12_fu_6133_p1 = $signed(add_ln92_19_reg_14992);

assign sext_ln92_13_fu_6198_p1 = $signed(add_ln92_21_fu_6192_p2);

assign sext_ln92_14_fu_6575_p1 = $signed(add_ln92_23_reg_15122);

assign sext_ln92_15_fu_6207_p1 = $signed(add_ln92_24_reg_15007);

assign sext_ln92_16_fu_6578_p1 = $signed(add_ln92_25_reg_15127);

assign sext_ln92_17_fu_6222_p1 = $signed(add_ln92_26_reg_15033);

assign sext_ln92_18_fu_6237_p1 = $signed(add_ln92_28_fu_6231_p2);

assign sext_ln92_19_fu_6584_p1 = $signed(add_ln92_29_reg_15132);

assign sext_ln92_1_fu_5244_p1 = grp_fu_13488_p3;

assign sext_ln92_20_fu_7180_p1 = $signed(sub_ln92_13_reg_15245);

assign sext_ln92_21_fu_5770_p1 = $signed(add_ln92_32_fu_5764_p2);

assign sext_ln92_22_fu_5780_p1 = $signed(add_ln92_33_fu_5774_p2);

assign sext_ln92_23_fu_6700_p1 = $signed(add_ln92_34_reg_15053);

assign sext_ln92_24_fu_6709_p1 = $signed(add_ln92_35_fu_6703_p2);

assign sext_ln92_25_fu_6373_p1 = $signed(add_ln92_36_fu_6368_p2);

assign sext_ln92_26_fu_6713_p1 = $signed(add_ln92_37_reg_15170);

assign sext_ln92_27_fu_6722_p1 = $signed(add_ln92_38_fu_6716_p2);

assign sext_ln92_28_fu_6784_p1 = $signed(add_ln92_41_reg_15196);

assign sext_ln92_2_fu_5825_p1 = add_ln92_3_reg_14906;

assign sext_ln92_30_fu_6793_p1 = add_ln92_44_reg_15201;

assign sext_ln92_31_fu_7076_p1 = $signed(sub_ln92_19_reg_15280);

assign sext_ln92_3_fu_5317_p1 = $signed(add_ln92_5_fu_5312_p2);

assign sext_ln92_4_fu_5875_p1 = $signed(sub_ln92_3_fu_5870_p2);

assign sext_ln92_5_fu_5879_p1 = $signed(add_ln92_7_reg_14911);

assign sext_ln92_6_fu_6548_p1 = $signed(sub_ln92_5_reg_14916);

assign sext_ln92_7_fu_5916_p1 = $signed(add_ln92_8_reg_14857);

assign sext_ln92_8_fu_5935_p1 = $signed(add_ln92_10_fu_5929_p2);

assign sext_ln92_9_fu_5989_p1 = $signed(add_ln92_12_reg_14950);

assign sext_ln92_fu_5171_p1 = $signed(sub_ln92_reg_14702);

assign shl_ln181_10_fu_8330_p3 = {{select_ln162_3_reg_16396}, {3'd0}};

assign shl_ln181_11_fu_8341_p3 = {{select_ln162_3_reg_16396}, {1'd0}};

assign shl_ln181_12_fu_8377_p3 = {{select_ln162_3_reg_16396}, {4'd0}};

assign shl_ln181_13_fu_10089_p3 = {{select_ln162_4_reg_16683}, {3'd0}};

assign shl_ln181_14_fu_10114_p3 = {{select_ln162_4_reg_16683}, {1'd0}};

assign shl_ln181_15_fu_8509_p3 = {{select_ln162_5_reg_16753}, {1'd0}};

assign shl_ln181_16_fu_8992_p3 = {{select_ln162_5_reg_16753}, {2'd0}};

assign shl_ln181_17_fu_10230_p3 = {{select_ln162_5_reg_16753}, {4'd0}};

assign shl_ln181_18_fu_10354_p3 = {{select_ln162_6_reg_16913}, {4'd0}};

assign shl_ln181_19_fu_10365_p3 = {{select_ln162_6_reg_16913}, {1'd0}};

assign shl_ln181_1_fu_9781_p3 = {{select_ln162_reg_16198}, {2'd0}};

assign shl_ln181_20_fu_10458_p3 = {{select_ln162_6_reg_16913}, {2'd0}};

assign shl_ln181_21_fu_8589_p3 = {{select_ln162_7_reg_16545}, {3'd0}};

assign shl_ln181_22_fu_8604_p3 = {{select_ln162_7_reg_16545}, {1'd0}};

assign shl_ln181_23_fu_8676_p3 = {{select_ln162_7_reg_16545}, {2'd0}};

assign shl_ln181_24_fu_10534_p3 = {{select_ln162_8_reg_16940}, {3'd0}};

assign shl_ln181_25_fu_10601_p3 = {{select_ln162_8_reg_16940}, {4'd0}};

assign shl_ln181_26_fu_10612_p3 = {{select_ln162_8_reg_16940}, {1'd0}};

assign shl_ln181_27_fu_10663_p3 = {{select_ln162_8_reg_16940}, {2'd0}};

assign shl_ln181_28_fu_9081_p3 = {{select_ln162_9_reg_16567}, {4'd0}};

assign shl_ln181_29_fu_9092_p3 = {{select_ln162_9_reg_16567}, {2'd0}};

assign shl_ln181_2_fu_9830_p3 = {{select_ln162_reg_16198}, {4'd0}};

assign shl_ln181_30_fu_9109_p3 = {{select_ln162_9_reg_16567}, {3'd0}};

assign shl_ln181_31_fu_9145_p3 = {{select_ln162_9_reg_16567}, {1'd0}};

assign shl_ln181_32_fu_10723_p3 = {{select_ln162_10_reg_16956}, {3'd0}};

assign shl_ln181_33_fu_10743_p3 = {{select_ln162_10_reg_16956}, {4'd0}};

assign shl_ln181_34_fu_10754_p3 = {{select_ln162_10_reg_16956}, {2'd0}};

assign shl_ln181_35_fu_10853_p3 = {{select_ln162_10_reg_16956}, {1'd0}};

assign shl_ln181_36_fu_9283_p3 = {{select_ln162_11_reg_16804}, {4'd0}};

assign shl_ln181_37_fu_9328_p3 = {{select_ln162_11_reg_16804}, {2'd0}};

assign shl_ln181_38_fu_9429_p3 = {{select_ln162_11_reg_16804}, {1'd0}};

assign shl_ln181_39_fu_9486_p3 = {{select_ln162_12_fu_9479_p3}, {3'd0}};

assign shl_ln181_3_fu_8300_p3 = {{select_ln162_3_reg_16396}, {2'd0}};

assign shl_ln181_40_fu_10916_p3 = {{select_ln162_12_reg_17153}, {1'd0}};

assign shl_ln181_41_fu_10962_p3 = {{select_ln162_12_reg_17153}, {2'd0}};

assign shl_ln181_42_fu_10983_p3 = {{select_ln162_12_reg_17153}, {4'd0}};

assign shl_ln181_43_fu_11105_p3 = {{select_ln162_13_reg_17175}, {1'd0}};

assign shl_ln181_44_fu_11123_p3 = {{select_ln162_13_reg_17175}, {4'd0}};

assign shl_ln181_45_fu_11157_p3 = {{select_ln162_13_reg_17175}, {2'd0}};

assign shl_ln181_46_fu_11202_p3 = {{select_ln162_13_reg_17175}, {3'd0}};

assign shl_ln181_47_fu_11264_p3 = {{select_ln162_14_reg_17186}, {1'd0}};

assign shl_ln181_48_fu_11296_p3 = {{select_ln162_14_reg_17186}, {3'd0}};

assign shl_ln181_49_fu_11469_p3 = {{select_ln162_15_reg_17196}, {3'd0}};

assign shl_ln181_4_fu_8123_p3 = {{select_ln162_1_reg_16267}, {3'd0}};

assign shl_ln181_50_fu_11490_p3 = {{select_ln162_15_reg_17196}, {4'd0}};

assign shl_ln181_51_fu_11501_p3 = {{select_ln162_15_reg_17196}, {2'd0}};

assign shl_ln181_52_fu_11533_p3 = {{select_ln162_15_reg_17196}, {1'd0}};

assign shl_ln181_53_fu_11716_p3 = {{select_ln162_16_reg_17208}, {4'd0}};

assign shl_ln181_54_fu_11764_p3 = {{select_ln162_16_reg_17208}, {1'd0}};

assign shl_ln181_55_fu_11874_p3 = {{select_ln162_17_reg_16995}, {1'd0}};

assign shl_ln181_56_fu_11917_p3 = {{select_ln162_17_reg_16995}, {4'd0}};

assign shl_ln181_57_fu_11961_p3 = {{select_ln162_17_reg_16995}, {2'd0}};

assign shl_ln181_58_fu_11987_p3 = {{select_ln162_17_reg_16995}, {3'd0}};

assign shl_ln181_5_fu_8144_p3 = {{select_ln162_1_reg_16267}, {1'd0}};

assign shl_ln181_6_fu_8177_p3 = {{select_ln162_1_reg_16267}, {4'd0}};

assign shl_ln181_7_fu_8230_p3 = {{select_ln162_1_reg_16267}, {2'd0}};

assign shl_ln181_8_fu_9880_p3 = {{select_ln162_2_reg_16319}, {4'd0}};

assign shl_ln181_9_fu_9891_p3 = {{select_ln162_2_reg_16319}, {1'd0}};

assign shl_ln181_s_fu_9912_p3 = {{select_ln162_2_reg_16319}, {3'd0}};

assign shl_ln1_fu_9750_p3 = {{select_ln162_reg_16198}, {1'd0}};

assign shl_ln91_10_fu_4805_p3 = {{tmp_15_fu_4778_p8}, {1'd0}};

assign shl_ln91_11_fu_4837_p3 = {{tmp_15_fu_4778_p8}, {2'd0}};

assign shl_ln91_12_fu_4859_p3 = {{tmp_15_fu_4778_p8}, {3'd0}};

assign shl_ln91_13_fu_4902_p3 = {{tmp_20_fu_4887_p8}, {3'd0}};

assign shl_ln91_14_fu_4934_p3 = {{tmp_20_fu_4887_p8}, {4'd0}};

assign shl_ln91_15_fu_4946_p3 = {{tmp_20_fu_4887_p8}, {2'd0}};

assign shl_ln91_16_fu_5180_p3 = {{tmp_25_reg_14743}, {4'd0}};

assign shl_ln91_17_fu_5191_p3 = {{tmp_25_reg_14743}, {2'd0}};

assign shl_ln91_18_fu_6537_p3 = {{tmp_25_reg_14743}, {1'd0}};

assign shl_ln91_19_fu_5250_p3 = {{tmp_30_reg_14783}, {4'd0}};

assign shl_ln91_1_fu_4554_p3 = {{tmp_1_fu_4527_p8}, {1'd0}};

assign shl_ln91_20_fu_5266_p3 = {{tmp_30_reg_14783}, {3'd0}};

assign shl_ln91_21_fu_5280_p3 = {{tmp_35_reg_14820}, {3'd0}};

assign shl_ln91_22_fu_5291_p3 = {{tmp_35_reg_14820}, {1'd0}};

assign shl_ln91_23_fu_5834_p3 = {{tmp_35_reg_14820}, {4'd0}};

assign shl_ln91_24_fu_5845_p3 = {{tmp_35_reg_14820}, {2'd0}};

assign shl_ln91_25_fu_5044_p3 = {{tmp_40_fu_5029_p8}, {3'd0}};

assign shl_ln91_26_fu_5347_p3 = {{tmp_40_reg_14829}, {4'd0}};

assign shl_ln91_27_fu_5370_p3 = {{tmp_45_reg_14849}, {1'd0}};

assign shl_ln91_28_fu_5381_p3 = {{tmp_45_reg_14849}, {2'd0}};

assign shl_ln91_29_fu_5894_p3 = {{tmp_50_reg_14926}, {3'd0}};

assign shl_ln91_2_fu_4580_p3 = {{tmp_1_fu_4527_p8}, {4'd0}};

assign shl_ln91_30_fu_5905_p3 = {{tmp_50_reg_14926}, {1'd0}};

assign shl_ln91_31_fu_5945_p3 = {{tmp_50_reg_14926}, {2'd0}};

assign shl_ln91_32_fu_5966_p3 = {{tmp_50_reg_14926}, {4'd0}};

assign shl_ln91_33_fu_5429_p3 = {{tmp_55_reg_14862}, {3'd0}};

assign shl_ln91_34_fu_5456_p3 = {{tmp_55_reg_14862}, {2'd0}};

assign shl_ln91_35_fu_5995_p3 = {{tmp_60_reg_14870}, {3'd0}};

assign shl_ln91_36_fu_5486_p3 = {{tmp_60_reg_14870}, {1'd0}};

assign shl_ln91_37_fu_5535_p3 = {{tmp_65_fu_5524_p8}, {4'd0}};

assign shl_ln91_38_fu_5547_p3 = {{tmp_65_fu_5524_p8}, {2'd0}};

assign shl_ln91_39_fu_5569_p3 = {{tmp_65_fu_5524_p8}, {3'd0}};

assign shl_ln91_3_fu_4629_p3 = {{tmp_6_fu_4614_p8}, {4'd0}};

assign shl_ln91_40_fu_5592_p3 = {{tmp_70_fu_5581_p8}, {3'd0}};

assign shl_ln91_41_fu_5604_p3 = {{tmp_70_fu_5581_p8}, {1'd0}};

assign shl_ln91_42_fu_6025_p3 = {{tmp_70_reg_14971}, {2'd0}};

assign shl_ln91_43_fu_6046_p3 = {{tmp_70_reg_14971}, {4'd0}};

assign shl_ln91_44_fu_6073_p3 = {{tmp_75_reg_14879}, {3'd0}};

assign shl_ln91_45_fu_6113_p3 = {{tmp_75_reg_14879}, {1'd0}};

assign shl_ln91_46_fu_5661_p3 = {{tmp_80_reg_14892}, {3'd0}};

assign shl_ln91_47_fu_6145_p3 = {{tmp_80_reg_14892}, {1'd0}};

assign shl_ln91_48_fu_6165_p3 = {{tmp_80_reg_14892}, {2'd0}};

assign shl_ln91_49_fu_5709_p3 = {{tmp_85_fu_5694_p8}, {3'd0}};

assign shl_ln91_4_fu_4641_p3 = {{tmp_6_fu_4614_p8}, {2'd0}};

assign shl_ln91_50_fu_6595_p3 = {{tmp_90_reg_15142}, {1'd0}};

assign shl_ln91_51_fu_6268_p3 = {{tmp_90_fu_6253_p8}, {3'd0}};

assign shl_ln91_52_fu_6640_p3 = {{tmp_95_reg_15152}, {3'd0}};

assign shl_ln91_53_fu_6660_p3 = {{tmp_100_reg_15038}, {4'd0}};

assign shl_ln91_54_fu_6677_p3 = {{tmp_100_reg_15038}, {1'd0}};

assign shl_ln91_55_fu_6329_p3 = {{tmp_100_reg_15038}, {3'd0}};

assign shl_ln91_56_fu_6340_p3 = {{tmp_105_reg_15046}, {1'd0}};

assign shl_ln91_57_fu_6351_p3 = {{tmp_105_reg_15046}, {4'd0}};

assign shl_ln91_58_fu_6394_p3 = {{tmp_110_fu_6383_p8}, {3'd0}};

assign shl_ln91_59_fu_6406_p3 = {{tmp_110_fu_6383_p8}, {1'd0}};

assign shl_ln91_5_fu_4663_p3 = {{tmp_6_fu_4614_p8}, {1'd0}};

assign shl_ln91_60_fu_6758_p3 = {{tmp_115_reg_15058}, {4'd0}};

assign shl_ln91_61_fu_7052_p3 = {{tmp_115_reg_15058}, {2'd0}};

assign shl_ln91_62_fu_5801_p3 = {{tmp_115_fu_5790_p8}, {3'd0}};

assign shl_ln91_63_fu_6427_p3 = {{tmp_115_reg_15058}, {1'd0}};

assign shl_ln91_64_fu_6808_p3 = {{tmp_120_reg_15206}, {4'd0}};

assign shl_ln91_65_fu_6834_p3 = {{tmp_125_reg_15223}, {3'd0}};

assign shl_ln91_66_fu_6851_p3 = {{tmp_125_reg_15223}, {2'd0}};

assign shl_ln91_67_fu_6874_p3 = {{tmp_130_reg_15231}, {2'd0}};

assign shl_ln91_68_fu_6916_p3 = {{tmp_130_reg_15231}, {1'd0}};

assign shl_ln91_6_fu_4675_p3 = {{tmp_6_fu_4614_p8}, {3'd0}};

assign shl_ln91_7_fu_4708_p3 = {{tmp_10_fu_4693_p8}, {1'd0}};

assign shl_ln91_8_fu_4742_p3 = {{tmp_10_fu_4693_p8}, {3'd0}};

assign shl_ln91_9_fu_4793_p3 = {{tmp_15_fu_4778_p8}, {4'd0}};

assign shl_ln91_s_fu_4760_p3 = {{tmp_10_fu_4693_p8}, {2'd0}};

assign shl_ln_fu_4542_p3 = {{tmp_1_fu_4527_p8}, {3'd0}};

assign st_fu_11650_p3 = {{select_ln162_16_reg_17208}, {3'd0}};

assign sub_ln181_100_fu_11731_p2 = (11'd0 - zext_ln181_178_fu_11664_p1);

assign sub_ln181_101_fu_11748_p2 = (select_ln181_127_fu_11741_p3 - zext_ln181_175_fu_11641_p1);

assign sub_ln181_102_fu_11758_p2 = (13'd0 - zext_ln181_181_fu_11723_p1);

assign sub_ln181_103_fu_11783_p2 = (zext_ln181_185_fu_11779_p1 - zext_ln181_181_fu_11723_p1);

assign sub_ln181_104_fu_11814_p2 = (10'd0 - zext_ln181_184_fu_11775_p1);

assign sub_ln181_105_fu_11889_p2 = (10'd0 - zext_ln181_190_fu_11885_p1);

assign sub_ln181_106_fu_11928_p2 = (zext_ln181_191_fu_11924_p1 - zext_ln181_189_fu_11881_p1);

assign sub_ln181_107_fu_11972_p2 = (zext_ln181_191_fu_11924_p1 - zext_ln181_192_fu_11968_p1);

assign sub_ln181_108_fu_11998_p2 = (12'd0 - zext_ln181_193_fu_11994_p1);

assign sub_ln181_109_fu_8161_p2 = (zext_ln181_11_reg_16604 - zext_ln181_14_fu_8130_p1);

assign sub_ln181_10_fu_9923_p2 = (zext_ln181_25_fu_9898_p1 - zext_ln181_27_fu_9919_p1);

assign sub_ln181_110_fu_9951_p2 = (zext_ln181_21_fu_9871_p1 - zext_ln181_28_fu_9947_p1);

assign sub_ln181_111_fu_10020_p2 = (zext_ln181_20_reg_16625 - zext_ln181_24_fu_9887_p1);

assign sub_ln181_112_fu_8439_p2 = (zext_ln181_31_fu_8288_p1 - zext_ln181_42_fu_8384_p1);

assign sub_ln181_113_fu_8466_p2 = (zext_ln181_33_fu_8291_p1 - zext_ln181_37_fu_8311_p1);

assign sub_ln181_114_fu_8967_p2 = (zext_ln181_46_reg_16871 - zext_ln181_53_fu_8963_p1);

assign sub_ln181_115_fu_8986_p2 = (zext_ln181_56_fu_8972_p1 - zext_ln181_62_fu_8982_p1);

assign sub_ln181_116_fu_10295_p2 = (zext_ln181_55_reg_16893 - zext_ln181_65_fu_10237_p1);

assign sub_ln181_117_fu_10397_p2 = (zext_ln181_69_fu_10351_p1 - zext_ln181_73_fu_10393_p1);

assign sub_ln181_118_fu_10522_p2 = (zext_ln181_66_fu_10345_p1 - zext_ln181_77_fu_10518_p1);

assign sub_ln181_119_fu_8648_p2 = (zext_ln181_78_reg_16764 - zext_ln181_88_fu_8644_p1);

assign sub_ln181_11_fu_9978_p2 = (zext_ln181_27_fu_9919_p1 - zext_ln181_23_fu_9877_p1);

assign sub_ln181_120_fu_10701_p2 = (zext_ln181_92_reg_17086 - zext_ln181_95_fu_10541_p1);

assign sub_ln181_121_fu_9135_p2 = (zext_ln181_103_fu_9078_p1 - zext_ln181_106_fu_9116_p1);

assign sub_ln181_122_fu_10792_p2 = (zext_ln181_111_reg_17108 - zext_ln181_113_fu_10730_p1);

assign sub_ln181_123_fu_10812_p2 = (zext_ln181_112_fu_10720_p1 - zext_ln181_116_fu_10761_p1);

assign sub_ln181_124_fu_9385_p2 = (zext_ln181_124_reg_16973 - zext_ln181_128_fu_9381_p1);

assign sub_ln181_125_fu_11056_p2 = (zext_ln181_135_fu_10904_p1 - zext_ln181_141_fu_10990_p1);

assign sub_ln181_126_fu_11140_p2 = (zext_ln181_143_fu_11092_p1 - zext_ln181_148_fu_11130_p1);

assign sub_ln181_127_fu_11328_p2 = (zext_ln181_155_fu_11258_p1 - zext_ln181_162_fu_11324_p1);

assign sub_ln181_128_fu_11571_p2 = (zext_ln181_163_fu_11457_p1 - zext_ln181_168_fu_11497_p1);

assign sub_ln181_129_fu_11934_p2 = (zext_ln181_188_reg_17219 - zext_ln181_191_fu_11924_p1);

assign sub_ln181_12_fu_9999_p2 = (zext_ln181_24_fu_9887_p1 - zext_ln181_26_fu_9902_p1);

assign sub_ln181_13_fu_10036_p2 = (9'd0 - zext_ln181_22_fu_9874_p1);

assign sub_ln181_14_fu_10057_p2 = ($signed(sext_ln181_26_fu_10053_p1) - $signed(zext_ln181_9_fu_9861_p1));

assign sub_ln181_15_fu_8315_p2 = (11'd0 - zext_ln181_37_fu_8311_p1);

assign sub_ln181_16_fu_8325_p2 = ($signed(sext_ln181_29_fu_8321_p1) - $signed(zext_ln181_32_reg_16636));

assign sub_ln181_17_fu_8360_p2 = (zext_ln181_38_fu_8337_p1 - zext_ln181_41_fu_8356_p1);

assign sub_ln181_18_fu_8388_p2 = (13'd0 - zext_ln181_42_fu_8384_p1);

assign sub_ln181_19_fu_8405_p2 = (10'd0 - zext_ln181_40_fu_8352_p1);

assign sub_ln181_1_fu_9792_p2 = (11'd0 - zext_ln181_6_fu_9788_p1);

assign sub_ln181_20_fu_8422_p2 = (zext_ln181_36_fu_8307_p1 - zext_ln181_42_fu_8384_p1);

assign sub_ln181_21_fu_10129_p2 = (zext_ln181_47_fu_10096_p1 - zext_ln181_50_fu_10125_p1);

assign sub_ln181_22_fu_10170_p2 = (12'd0 - zext_ln181_47_fu_10096_p1);

assign sub_ln181_23_fu_10180_p2 = ($signed(sext_ln181_43_fu_10176_p1) - $signed(zext_ln181_49_fu_10121_p1));

assign sub_ln181_24_fu_9003_p2 = (11'd0 - zext_ln181_64_fu_8999_p1);

assign sub_ln181_25_fu_10241_p2 = (zext_ln181_65_fu_10237_p1 - zext_ln181_55_reg_16893);

assign sub_ln181_26_fu_10246_p2 = (zext_ln181_60_fu_10214_p1 - zext_ln181_65_fu_10237_p1);

assign sub_ln181_27_fu_8520_p2 = (10'd0 - zext_ln181_59_fu_8516_p1);

assign sub_ln181_28_fu_10263_p2 = (zext_ln181_63_fu_10227_p1 - zext_ln181_65_fu_10237_p1);

assign sub_ln181_29_fu_10269_p2 = (zext_ln181_58_fu_10211_p1 - zext_ln181_62_reg_17064);

assign sub_ln181_2_fu_9813_p2 = ($signed(sext_ln181_3_fu_9809_p1) - $signed(zext_ln181_2_fu_9737_p1));

assign sub_ln181_30_fu_10289_p2 = (zext_ln181_65_fu_10237_p1 - zext_ln181_63_fu_10227_p1);

assign sub_ln181_31_fu_10311_p2 = (zext_ln181_65_fu_10237_p1 - zext_ln181_60_fu_10214_p1);

assign sub_ln181_32_fu_10317_p2 = (12'd0 - zext_ln181_62_reg_17064);

assign sub_ln181_33_fu_10326_p2 = ($signed(sext_ln181_53_fu_10322_p1) - $signed(zext_ln181_55_reg_16893));

assign sub_ln181_34_fu_10380_p2 = (zext_ln181_70_fu_10361_p1 - zext_ln181_72_fu_10376_p1);

assign sub_ln181_35_fu_10418_p2 = (zext_ln181_71_fu_10372_p1 - zext_ln181_73_fu_10393_p1);

assign sub_ln181_36_fu_9034_p2 = (9'd0 - zext_ln181_68_fu_9024_p1);

assign sub_ln181_37_fu_10431_p2 = (12'd0 - zext_ln181_73_fu_10393_p1);

assign sub_ln181_38_fu_10441_p2 = (zext_ln181_70_fu_10361_p1 - zext_ln181_66_fu_10345_p1);

assign sub_ln181_39_fu_10490_p2 = (zext_ln181_73_fu_10393_p1 - zext_ln181_71_fu_10372_p1);

assign sub_ln181_3_fu_9841_p2 = (zext_ln181_8_fu_9837_p1 - zext_ln181_3_fu_9757_p1);

assign sub_ln181_40_fu_8627_p2 = (zext_ln181_87_fu_8623_p1 - zext_ln181_83_fu_8600_p1);

assign sub_ln181_41_fu_8660_p2 = (10'd0 - zext_ln181_86_fu_8619_p1);

assign sub_ln181_42_fu_8717_p2 = (zext_ln181_89_fu_8683_p1 - zext_ln181_81_fu_8586_p1);

assign sub_ln181_43_fu_8738_p2 = (zext_ln181_84_fu_8611_p1 - zext_ln181_88_fu_8644_p1);

assign sub_ln181_44_fu_10554_p2 = (9'd0 - zext_ln181_94_fu_10531_p1);

assign sub_ln181_45_fu_10575_p2 = (12'd0 - zext_ln181_95_fu_10541_p1);

assign sub_ln181_46_fu_10585_p2 = ($signed(sext_ln181_74_fu_10581_p1) - $signed(zext_ln181_93_reg_17093));

assign sub_ln181_47_fu_10627_p2 = (zext_ln181_99_fu_10623_p1 - zext_ln181_97_fu_10608_p1);

assign sub_ln181_48_fu_10633_p2 = (zext_ln181_98_fu_10619_p1 - zext_ln181_95_fu_10541_p1);

assign sub_ln181_49_fu_10674_p2 = (11'd0 - zext_ln181_101_fu_10670_p1);

assign sub_ln181_4_fu_8134_p2 = (12'd0 - zext_ln181_14_fu_8130_p1);

assign sub_ln181_50_fu_10684_p2 = (zext_ln181_95_fu_10541_p1 - zext_ln181_98_fu_10619_p1);

assign sub_ln181_51_fu_9103_p2 = (zext_ln181_105_fu_9099_p1 - zext_ln181_104_fu_9088_p1);

assign sub_ln181_52_fu_9160_p2 = (zext_ln181_104_fu_9088_p1 - zext_ln181_109_fu_9156_p1);

assign sub_ln181_53_fu_9177_p2 = (zext_ln181_106_fu_9116_p1 - zext_ln181_103_fu_9078_p1);

assign sub_ln181_54_fu_9198_p2 = (zext_ln181_104_fu_9088_p1 - zext_ln181_105_fu_9099_p1);

assign sub_ln181_55_fu_9204_p2 = (zext_ln181_108_fu_9152_p1 - zext_ln181_106_fu_9116_p1);

assign sub_ln181_56_fu_9228_p2 = (13'd0 - zext_ln181_104_fu_9088_p1);

assign sub_ln181_57_fu_10769_p2 = (zext_ln181_117_fu_10765_p1 - zext_ln181_115_fu_10750_p1);

assign sub_ln181_58_fu_10786_p2 = (13'd0 - zext_ln181_115_fu_10750_p1);

assign sub_ln181_59_fu_10829_p2 = (zext_ln181_113_fu_10730_p1 - zext_ln181_111_reg_17108);

assign sub_ln181_5_fu_8155_p2 = ($signed(sext_ln181_8_fu_8140_p1) - $signed(zext_ln181_15_fu_8151_p1));

assign sub_ln181_60_fu_9294_p2 = (zext_ln181_125_fu_9290_p1 - zext_ln181_123_reg_16967);

assign sub_ln181_61_fu_9343_p2 = (11'd0 - zext_ln181_127_fu_9339_p1);

assign sub_ln181_62_fu_9357_p2 = (zext_ln181_126_fu_9335_p1 - zext_ln181_125_fu_9290_p1);

assign sub_ln181_63_fu_9424_p2 = ($signed(sext_ln181_102_fu_9349_p1) - $signed(zext_ln181_124_reg_16973));

assign sub_ln181_64_fu_9440_p2 = (zext_ln181_128_fu_9381_p1 - zext_ln181_131_fu_9436_p1);

assign sub_ln181_65_fu_9498_p2 = (12'd0 - zext_ln181_136_fu_9494_p1);

assign sub_ln181_66_fu_10935_p2 = ($signed(sext_ln181_109_fu_10913_p1) - $signed(zext_ln181_139_fu_10931_p1));

assign sub_ln181_67_fu_10941_p2 = (9'd0 - zext_ln181_133_fu_10898_p1);

assign sub_ln181_68_fu_10973_p2 = (11'd0 - zext_ln181_140_fu_10969_p1);

assign sub_ln181_69_fu_11001_p2 = (select_ln181_96_fu_10994_p3 - zext_ln181_135_fu_10904_p1);

assign sub_ln181_6_fu_8199_p2 = (zext_ln181_17_fu_8195_p1 - zext_ln181_15_fu_8151_p1);

assign sub_ln181_70_fu_11027_p2 = (zext_ln181_138_fu_10927_p1 - zext_ln181_136_reg_17164);

assign sub_ln181_71_fu_11036_p2 = (13'd0 - zext_ln181_141_fu_10990_p1);

assign sub_ln181_72_fu_11069_p2 = (10'd0 - zext_ln181_137_fu_10923_p1);

assign sub_ln181_73_fu_11079_p2 = (zext_ln181_140_fu_10969_p1 - zext_ln181_134_fu_10901_p1);

assign sub_ln181_74_fu_12403_p2 = (add_ln181_14_reg_17318 - zext_ln181_147_fu_12400_p1);

assign sub_ln181_75_fu_11134_p2 = (zext_ln181_148_fu_11130_p1 - zext_ln181_146_fu_11112_p1);

assign sub_ln181_76_fu_12411_p2 = (11'd0 - zext_ln181_150_fu_12408_p1);

assign sub_ln181_77_fu_12421_p2 = ($signed(sext_ln181_122_fu_12417_p1) - $signed(zext_ln181_144_fu_12397_p1));

assign sub_ln181_78_fu_11168_p2 = (zext_ln181_146_fu_11112_p1 - zext_ln181_148_fu_11130_p1);

assign sub_ln181_79_fu_11185_p2 = (zext_ln181_149_fu_11164_p1 - zext_ln181_148_fu_11130_p1);

assign sub_ln181_7_fu_8209_p2 = (9'd0 - zext_ln181_12_fu_8117_p1);

assign sub_ln181_80_fu_11217_p2 = (12'd0 - zext_ln181_152_fu_11213_p1);

assign sub_ln181_81_fu_11234_p2 = ($signed(sext_ln181_126_fu_11230_p1) - $signed(zext_ln181_143_fu_11092_p1));

assign sub_ln181_82_fu_11283_p2 = (10'd0 - zext_ln181_159_fu_11279_p1);

assign sub_ln181_83_fu_11345_p2 = (zext_ln181_158_fu_11275_p1 - zext_ln181_160_fu_11303_p1);

assign sub_ln181_84_fu_11355_p2 = (12'd0 - zext_ln181_160_fu_11303_p1);

assign sub_ln181_85_fu_11365_p2 = ($signed(sext_ln181_131_fu_11361_p1) - $signed(zext_ln181_155_fu_11258_p1));

assign sub_ln181_86_fu_11382_p2 = (zext_ln181_162_fu_11324_p1 - zext_ln181_157_fu_11271_p1);

assign sub_ln181_87_fu_11399_p2 = (9'd0 - zext_ln181_156_fu_11261_p1);

assign sub_ln181_88_fu_11420_p2 = (zext_ln181_160_fu_11303_p1 - zext_ln181_158_fu_11275_p1);

assign sub_ln181_89_fu_11433_p2 = (13'd0 - zext_ln181_162_fu_11324_p1);

assign sub_ln181_8_fu_8274_p2 = (zext_ln181_19_fu_8270_p1 - zext_ln181_16_fu_8184_p1);

assign sub_ln181_90_fu_11480_p2 = (zext_ln181_167_fu_11476_p1 - zext_ln181_165_fu_11463_p1);

assign sub_ln181_91_fu_11516_p2 = (zext_ln181_170_fu_11512_p1 - zext_ln181_168_fu_11497_p1);

assign sub_ln181_92_fu_11559_p2 = (zext_ln181_169_fu_11508_p1 - zext_ln181_166_fu_11466_p1);

assign sub_ln181_93_fu_11577_p2 = (11'd0 - zext_ln181_169_fu_11508_p1);

assign sub_ln181_94_fu_11587_p2 = (9'd0 - zext_ln181_164_fu_11460_p1);

assign sub_ln181_95_fu_11597_p2 = (zext_ln181_168_fu_11497_p1 - zext_ln181_170_fu_11512_p1);

assign sub_ln181_96_fu_11614_p2 = ($signed(sext_ln181_145_fu_11583_p1) - $signed(zext_ln181_165_fu_11463_p1));

assign sub_ln181_97_fu_11620_p2 = (10'd0 - zext_ln181_172_fu_11544_p1);

assign sub_ln181_98_fu_11679_p2 = (zext_ln181_179_fu_11675_p1 - zext_ln181_177_fu_11647_p1);

assign sub_ln181_99_fu_11695_p2 = (12'd0 - zext_ln181_180_fu_11691_p1);

assign sub_ln181_9_fu_9906_p2 = (zext_ln181_26_fu_9902_p1 - zext_ln181_24_fu_9887_p1);

assign sub_ln181_fu_9765_p2 = (10'd0 - zext_ln181_5_fu_9761_p1);

assign sub_ln91_10_fu_4871_p2 = (zext_ln91_21_fu_4813_p1 - zext_ln91_25_fu_4867_p1);

assign sub_ln91_11_fu_4877_p2 = (zext_ln91_23_fu_4845_p1 - zext_ln91_20_fu_4801_p1);

assign sub_ln91_12_fu_4914_p2 = (12'd0 - zext_ln91_28_fu_4910_p1);

assign sub_ln91_13_fu_4924_p2 = ($signed(sext_ln91_11_fu_4920_p1) - $signed(zext_ln91_26_fu_4898_p1));

assign sub_ln91_14_fu_4962_p2 = (zext_ln91_29_fu_4942_p1 - zext_ln91_31_fu_4958_p1);

assign sub_ln91_15_fu_5202_p2 = (zext_ln91_35_fu_5198_p1 - zext_ln91_34_fu_5187_p1);

assign sub_ln91_16_fu_5302_p2 = (zext_ln91_43_fu_5298_p1 - zext_ln91_42_fu_5287_p1);

assign sub_ln91_17_fu_5860_p2 = (zext_ln91_44_fu_5841_p1 - zext_ln91_46_fu_5856_p1);

assign sub_ln91_18_fu_5326_p2 = (zext_ln91_42_fu_5287_p1 - zext_ln91_41_fu_5277_p1);

assign sub_ln91_19_fu_5060_p2 = (12'd0 - zext_ln91_49_fu_5056_p1);

assign sub_ln91_1_fu_4592_p2 = (zext_ln91_6_fu_4588_p1 - zext_ln91_3_fu_4562_p1);

assign sub_ln91_20_fu_5070_p2 = ($signed(sext_ln91_19_fu_5066_p1) - $signed(zext_ln91_47_fu_5040_p1));

assign sub_ln91_21_fu_5956_p2 = (zext_ln91_60_fu_5952_p1 - zext_ln92_fu_5891_p1);

assign sub_ln91_22_fu_5440_p2 = (12'd0 - zext_ln91_64_fu_5436_p1);

assign sub_ln91_23_fu_5450_p2 = ($signed(sext_ln91_23_fu_5446_p1) - $signed(zext_ln91_62_fu_5423_p1));

assign sub_ln91_24_fu_5467_p2 = (zext_ln91_66_fu_5463_p1 - zext_ln91_63_fu_5426_p1);

assign sub_ln91_25_fu_6013_p2 = (zext_ln91_72_fu_6010_p1 - zext_ln91_70_fu_6006_p1);

assign sub_ln91_26_fu_5514_p2 = (zext_ln91_73_fu_5504_p1 - zext_ln91_71_fu_5493_p1);

assign sub_ln91_27_fu_5559_p2 = (zext_ln91_78_fu_5555_p1 - zext_ln91_77_fu_5543_p1);

assign sub_ln91_28_fu_5616_p2 = (zext_ln91_82_fu_5612_p1 - zext_ln91_80_fu_5600_p1);

assign sub_ln91_29_fu_6057_p2 = (zext_ln91_81_fu_6019_p1 - zext_ln91_85_fu_6053_p1);

assign sub_ln91_2_fu_4598_p2 = (zext_ln91_5_fu_4566_p1 - zext_ln91_2_fu_4550_p1);

assign sub_ln91_30_fu_6063_p2 = (zext_ln91_85_fu_6053_p1 - zext_ln91_83_fu_6032_p1);

assign sub_ln91_31_fu_6124_p2 = (zext_ln91_87_fu_6080_p1 - zext_ln91_88_fu_6120_p1);

assign sub_ln91_32_fu_6156_p2 = (zext_ln91_93_fu_6152_p1 - zext_ln91_92_reg_14997);

assign sub_ln91_33_fu_6176_p2 = (11'd0 - zext_ln91_94_fu_6172_p1);

assign sub_ln91_34_fu_6186_p2 = ($signed(sext_ln91_37_fu_6182_p1) - $signed(zext_ln91_91_fu_6142_p1));

assign sub_ln91_35_fu_5672_p2 = (12'd0 - zext_ln91_92_fu_5668_p1);

assign sub_ln91_36_fu_5682_p2 = ($signed(sext_ln91_40_fu_5678_p1) - $signed(zext_ln91_90_fu_5658_p1));

assign sub_ln91_37_fu_5721_p2 = (12'd0 - zext_ln91_98_fu_5717_p1);

assign sub_ln91_38_fu_5731_p2 = ($signed(sext_ln91_41_fu_5727_p1) - $signed(zext_ln91_96_fu_5705_p1));

assign sub_ln91_39_fu_6280_p2 = (12'd0 - zext_ln91_103_fu_6276_p1);

assign sub_ln91_3_fu_4604_p2 = (zext_ln91_2_fu_4550_p1 - zext_ln91_1_fu_4538_p1);

assign sub_ln91_40_fu_6290_p2 = ($signed(sext_ln91_43_fu_6286_p1) - $signed(zext_ln91_101_fu_6264_p1));

assign sub_ln91_41_fu_6362_p2 = (zext_ln91_113_fu_6347_p1 - zext_ln91_115_fu_6358_p1);

assign sub_ln91_42_fu_6418_p2 = (zext_ln91_118_fu_6402_p1 - zext_ln91_120_fu_6414_p1);

assign sub_ln91_43_fu_6769_p2 = (zext_ln91_122_fu_6765_p1 - zext_ln91_121_fu_6755_p1);

assign sub_ln91_44_fu_5813_p2 = (12'd0 - zext_ln91_124_fu_5809_p1);

assign sub_ln91_45_fu_6779_p2 = ($signed(sext_ln91_49_reg_15191) - $signed(zext_ln91_121_fu_6755_p1));

assign sub_ln91_46_fu_6438_p2 = ($signed(sext_ln91_49_fu_6424_p1) - $signed(zext_ln91_125_fu_6434_p1));

assign sub_ln91_47_fu_6819_p2 = (zext_ln91_130_fu_6815_p1 - zext_ln91_127_fu_6802_p1);

assign sub_ln91_48_fu_6845_p2 = (zext_ln91_134_fu_6841_p1 - zext_ln91_133_fu_6831_p1);

assign sub_ln91_49_fu_6885_p2 = (zext_ln91_139_fu_6881_p1 - zext_ln91_137_fu_6871_p1);

assign sub_ln91_4_fu_4653_p2 = (zext_ln91_10_fu_4649_p1 - zext_ln91_9_fu_4637_p1);

assign sub_ln91_50_fu_6927_p2 = (zext_ln91_140_fu_6902_p1 - zext_ln91_141_fu_6923_p1);

assign sub_ln91_51_fu_4736_p2 = (zext_ln91_13_fu_4704_p1 - zext_ln91_16_fu_4732_p1);

assign sub_ln91_52_fu_5228_p2 = (zext_ln91_33_fu_5177_p1 - zext_ln91_36_fu_5224_p1);

assign sub_ln91_53_fu_5392_p2 = (zext_ln91_53_fu_5367_p1 - zext_ln91_56_fu_5388_p1);

assign sub_ln91_54_fu_5508_p2 = (zext_ln91_67_fu_5483_p1 - zext_ln91_73_fu_5504_p1);

assign sub_ln91_55_fu_5642_p2 = (zext_ln91_86_fu_5622_p1 - zext_ln91_89_fu_5638_p1);

assign sub_ln91_56_fu_6308_p2 = (zext_ln91_101_fu_6264_p1 - zext_ln91_104_fu_6304_p1);

assign sub_ln91_57_fu_6628_p2 = (zext_ln93_fu_6611_p1 - zext_ln91_105_fu_6624_p1);

assign sub_ln91_58_fu_7047_p2 = (zext_ln91_107_reg_15250 - zext_ln91_110_fu_7044_p1);

assign sub_ln91_59_fu_6491_p2 = (zext_ln91_126_fu_6471_p1 - zext_ln91_129_fu_6487_p1);

assign sub_ln91_5_fu_4687_p2 = (zext_ln91_12_fu_4683_p1 - zext_ln91_7_fu_4625_p1);

assign sub_ln91_60_fu_6509_p2 = (zext_ln91_128_fu_6475_p1 - zext_ln91_131_fu_6505_p1);

assign sub_ln91_61_fu_6906_p2 = (zext_ln91_136_fu_6868_p1 - zext_ln91_140_fu_6902_p1);

assign sub_ln91_6_fu_4754_p2 = (zext_ln91_15_fu_4720_p1 - zext_ln91_17_fu_4750_p1);

assign sub_ln91_7_fu_4772_p2 = (zext_ln91_16_fu_4732_p1 - zext_ln91_18_fu_4768_p1);

assign sub_ln91_8_fu_4821_p2 = (zext_ln91_20_fu_4801_p1 - zext_ln91_22_fu_4817_p1);

assign sub_ln91_9_fu_4853_p2 = (zext_ln91_24_fu_4849_p1 - zext_ln91_19_fu_4789_p1);

assign sub_ln91_fu_4570_p2 = (zext_ln91_2_fu_4550_p1 - zext_ln91_5_fu_4566_p1);

assign sub_ln92_10_fu_6040_p2 = ($signed(sext_ln92_9_fu_5989_p1) - $signed(zext_ln91_84_fu_6036_p1));

assign sub_ln92_11_fu_6606_p2 = (add_ln92_16_reg_15096 - zext_ln91_102_fu_6602_p1);

assign sub_ln92_12_fu_6634_p2 = ($signed(sext_ln92_14_fu_6575_p1) - $signed(zext_ln93_1_fu_6614_p1));

assign sub_ln92_13_fu_6651_p2 = ($signed(sext_ln92_16_fu_6578_p1) - $signed(zext_ln91_106_fu_6647_p1));

assign sub_ln92_14_fu_6671_p2 = ($signed(sext_ln92_19_fu_6584_p1) - $signed(zext_ln91_108_fu_6667_p1));

assign sub_ln92_15_fu_6688_p2 = (add_ln92_31_fu_6587_p2 - zext_ln91_109_fu_6684_p1);

assign sub_ln92_16_fu_6732_p2 = (add_ln92_20_reg_15107 - zext_ln91_114_fu_6697_p1);

assign sub_ln92_17_fu_7063_p2 = (sub_ln92_15_reg_15260 - zext_ln91_123_fu_7059_p1);

assign sub_ln92_18_fu_7071_p2 = (add_ln92_39_reg_15265 - zext_ln91_27_fu_7068_p1);

assign sub_ln92_19_fu_6862_p2 = (add_ln92_40_fu_6749_p2 - zext_ln91_132_fu_6828_p1);

assign sub_ln92_1_fu_5212_p2 = ($signed(sext_ln91_14_fu_5208_p1) - $signed(zext_ln91_14_reg_14657));

assign sub_ln92_20_fu_7082_p2 = (add_ln92_45_reg_15270 - zext_ln91_138_fu_7079_p1);

assign sub_ln92_2_fu_5261_p2 = (add_ln92_reg_14677 - zext_ln91_39_fu_5257_p1);

assign sub_ln92_3_fu_5870_p2 = (zext_ln91_28_reg_14692 - zext_ln91_45_fu_5852_p1);

assign sub_ln92_4_fu_5342_p2 = (add_ln92_1_fu_5238_p2 - zext_ln91_48_reg_14839);

assign sub_ln92_5_fu_5358_p2 = ($signed(sext_ln92_1_fu_5244_p1) - $signed(zext_ln91_51_fu_5354_p1));

assign sub_ln92_6_fu_5885_p2 = (add_ln92_4_fu_5828_p2 - zext_ln91_55_fu_5882_p1);

assign sub_ln92_7_fu_5417_p2 = (add_ln92_6_fu_5321_p2 - zext_ln92_1_fu_5413_p1);

assign sub_ln92_8_fu_5977_p2 = ($signed(sext_ln92_5_fu_5879_p1) - $signed(zext_ln91_61_fu_5973_p1));

assign sub_ln92_9_fu_7040_p2 = (add_ln92_11_reg_15081 - zext_ln91_75_reg_15240);

assign sub_ln92_fu_4972_p2 = (sub_ln91_5_fu_4687_p2 - zext_ln91_30_fu_4954_p1);

assign tmp_172_fu_4724_p3 = {{tmp_10_fu_4693_p8}, {4'd0}};

assign tmp_173_fu_5217_p3 = {{tmp_25_reg_14743}, {3'd0}};

assign tmp_174_fu_3600_p4 = {{l1_iteration[31:11]}};

assign tmp_175_fu_5497_p3 = {{tmp_60_reg_14870}, {4'd0}};

assign tmp_176_fu_5631_p3 = {{tmp_75_reg_14879}, {4'd0}};

assign tmp_177_fu_6296_p3 = {{tmp_90_fu_6253_p8}, {4'd0}};

assign tmp_178_fu_6617_p3 = {{tmp_95_reg_15152}, {2'd0}};

assign tmp_180_fu_6479_p3 = {{tmp_120_fu_6460_p8}, {2'd0}};

assign tmp_181_fu_6497_p3 = {{tmp_120_fu_6460_p8}, {3'd0}};

assign tmp_182_fu_6895_p3 = {{tmp_130_reg_15231}, {4'd0}};

assign tmp_183_fu_7333_p3 = l2_iteration[32'd10];

assign tmp_184_fu_7357_p3 = l2_iteration[32'd1];

assign tmp_185_fu_9940_p3 = {{select_ln162_2_reg_16319}, {2'd0}};

assign tmp_187_fu_8938_p3 = {{select_ln162_4_reg_16683}, {2'd0}};

assign tmp_188_fu_8949_p3 = {{select_ln162_4_reg_16683}, {4'd0}};

assign tmp_189_fu_8975_p3 = {{select_ln162_5_reg_16753}, {3'd0}};

assign tmp_190_fu_10386_p3 = {{select_ln162_6_reg_16913}, {3'd0}};

assign tmp_191_fu_8637_p3 = {{select_ln162_7_reg_16545}, {4'd0}};

assign tmp_192_fu_9374_p3 = {{select_ln162_11_reg_16804}, {3'd0}};

assign tmp_193_fu_11317_p3 = {{select_ln162_14_reg_17186}, {4'd0}};

assign tmp_194_fu_11657_p3 = {{select_ln162_16_reg_17208}, {2'd0}};

assign tmp_last_V_fu_7389_p2 = ((l2_iteration > 32'd263160) ? 1'b1 : 1'b0);

assign trunc_ln131_fu_7285_p1 = l2_write_row_offset[2:0];

assign trunc_ln160_1_fu_7323_p1 = l2_iteration[0:0];

assign trunc_ln160_fu_7319_p1 = l2_iteration[2:0];

assign trunc_ln170_fu_7649_p1 = ap_sig_allocacmp_l2_read_row_offset_l[2:0];

assign trunc_ln30_1_fu_3578_p1 = l1_iteration[9:0];

assign trunc_ln30_fu_3574_p1 = l1_iteration[1:0];

assign trunc_ln37_1_fu_3745_p1 = l1_write_row_offset[2:0];

assign trunc_ln37_2_fu_3779_p1 = select_ln39_1_fu_3761_p3[1:0];

assign trunc_ln37_3_fu_3900_p1 = select_ln39_3_fu_3893_p3[1:0];

assign trunc_ln37_4_fu_3968_p1 = select_ln39_5_fu_3962_p3[1:0];

assign trunc_ln37_5_fu_3992_p1 = select_ln39_7_fu_3984_p3[1:0];

assign trunc_ln37_6_fu_4062_p1 = select_ln39_9_fu_4054_p3[1:0];

assign trunc_ln37_7_fu_4105_p1 = select_ln39_11_fu_4098_p3[1:0];

assign trunc_ln37_8_fu_4173_p1 = select_ln39_13_fu_4167_p3[1:0];

assign trunc_ln37_fu_3741_p1 = l1_channel_idx[1:0];

assign trunc_ln681_fu_3693_p1 = in_r_TDATA[7:0];

assign trunc_ln68_fu_3616_p1 = l1_iteration[0:0];

assign trunc_ln75_fu_4396_p1 = ap_sig_allocacmp_l1_read_row_offset_l[2:0];

assign xor_ln160_fu_7341_p2 = (tmp_183_fu_7333_p3 ^ 1'd1);

assign zext_ln117_fu_7146_p1 = add_ln117_26_reg_15335;

assign zext_ln131_fu_7275_p1 = l2_write_col_offset;

assign zext_ln165_fu_7365_p1 = tmp_184_fu_7357_p3;

assign zext_ln170_1_fu_7643_p1 = tmp_186_reg_15636;

assign zext_ln170_2_fu_7646_p1 = tmp_186_reg_15636;

assign zext_ln170_3_fu_7752_p1 = or_ln1_fu_7745_p3;

assign zext_ln170_4_fu_7756_p1 = or_ln1_fu_7745_p3;

assign zext_ln170_fu_7587_p1 = local_col_index_reg_15630;

assign zext_ln181_100_fu_10659_p1 = select_ln181_66_fu_10654_p3;

assign zext_ln181_101_fu_10670_p1 = shl_ln181_27_fu_10663_p3;

assign zext_ln181_102_fu_8081_p1 = select_ln162_9_reg_16567;

assign zext_ln181_103_fu_9078_p1 = select_ln162_9_reg_16567;

assign zext_ln181_104_fu_9088_p1 = shl_ln181_28_fu_9081_p3;

assign zext_ln181_105_fu_9099_p1 = shl_ln181_29_fu_9092_p3;

assign zext_ln181_106_fu_9116_p1 = shl_ln181_30_fu_9109_p3;

assign zext_ln181_107_fu_9120_p1 = shl_ln181_30_fu_9109_p3;

assign zext_ln181_108_fu_9152_p1 = shl_ln181_31_fu_9145_p3;

assign zext_ln181_109_fu_9156_p1 = shl_ln181_31_fu_9145_p3;

assign zext_ln181_10_fu_8027_p1 = select_ln162_1_reg_16267;

assign zext_ln181_111_fu_9248_p1 = select_ln162_10_reg_16956;

assign zext_ln181_112_fu_10720_p1 = select_ln162_10_reg_16956;

assign zext_ln181_113_fu_10730_p1 = shl_ln181_32_fu_10723_p3;

assign zext_ln181_114_fu_10739_p1 = add_ln181_9_fu_10734_p2;

assign zext_ln181_115_fu_10750_p1 = shl_ln181_33_fu_10743_p3;

assign zext_ln181_116_fu_10761_p1 = shl_ln181_34_fu_10754_p3;

assign zext_ln181_117_fu_10765_p1 = shl_ln181_34_fu_10754_p3;

assign zext_ln181_118_fu_10849_p1 = select_ln181_82_fu_10844_p3;

assign zext_ln181_119_fu_10860_p1 = shl_ln181_35_fu_10853_p3;

assign zext_ln181_11_fu_8030_p1 = select_ln162_1_reg_16267;

assign zext_ln181_120_fu_10870_p1 = select_ln181_84_fu_10864_p3;

assign zext_ln181_121_fu_12383_p1 = $unsigned(mul_ln181_26_reg_17313);

assign zext_ln181_122_fu_9277_p1 = select_ln162_11_reg_16804;

assign zext_ln181_123_fu_8802_p1 = select_ln162_11_reg_16804;

assign zext_ln181_124_fu_8805_p1 = select_ln162_11_reg_16804;

assign zext_ln181_125_fu_9290_p1 = shl_ln181_36_fu_9283_p3;

assign zext_ln181_126_fu_9335_p1 = shl_ln181_37_fu_9328_p3;

assign zext_ln181_127_fu_9339_p1 = shl_ln181_37_fu_9328_p3;

assign zext_ln181_128_fu_9381_p1 = tmp_192_fu_9374_p3;

assign zext_ln181_129_fu_9406_p1 = add_ln181_15_fu_9400_p2;

assign zext_ln181_12_fu_8117_p1 = select_ln162_1_reg_16267;

assign zext_ln181_130_fu_9421_p1 = $unsigned(mul_ln181_28_reg_16985);

assign zext_ln181_131_fu_9436_p1 = shl_ln181_38_fu_9429_p3;

assign zext_ln181_132_fu_10895_p1 = select_ln162_12_reg_17153;

assign zext_ln181_133_fu_10898_p1 = select_ln162_12_reg_17153;

assign zext_ln181_134_fu_10901_p1 = select_ln162_12_reg_17153;

assign zext_ln181_135_fu_10904_p1 = select_ln162_12_reg_17153;

assign zext_ln181_136_fu_9494_p1 = shl_ln181_39_fu_9486_p3;

assign zext_ln181_137_fu_10923_p1 = shl_ln181_40_fu_10916_p3;

assign zext_ln181_138_fu_10927_p1 = shl_ln181_40_fu_10916_p3;

assign zext_ln181_139_fu_10931_p1 = shl_ln181_40_fu_10916_p3;

assign zext_ln181_13_fu_8120_p1 = $unsigned(mul_ln181_3_reg_16609);

assign zext_ln181_140_fu_10969_p1 = shl_ln181_41_fu_10962_p3;

assign zext_ln181_141_fu_10990_p1 = shl_ln181_42_fu_10983_p3;

assign zext_ln181_142_fu_11012_p1 = add_ln181_16_fu_11007_p2;

assign zext_ln181_143_fu_11092_p1 = select_ln162_13_reg_17175;

assign zext_ln181_144_fu_12397_p1 = select_ln162_13_reg_17175;

assign zext_ln181_145_fu_11095_p1 = select_ln162_13_reg_17175;

assign zext_ln181_146_fu_11112_p1 = shl_ln181_43_fu_11105_p3;

assign zext_ln181_147_fu_12400_p1 = select_ln181_103_reg_17364;

assign zext_ln181_148_fu_11130_p1 = shl_ln181_44_fu_11123_p3;

assign zext_ln181_149_fu_11164_p1 = shl_ln181_45_fu_11157_p3;

assign zext_ln181_14_fu_8130_p1 = shl_ln181_4_fu_8123_p3;

assign zext_ln181_150_fu_12408_p1 = shl_ln181_45_reg_17369;

assign zext_ln181_151_fu_11209_p1 = shl_ln181_46_fu_11202_p3;

assign zext_ln181_152_fu_11213_p1 = shl_ln181_46_fu_11202_p3;

assign zext_ln181_153_fu_11251_p1 = select_ln181_109_fu_11244_p3;

assign zext_ln181_154_fu_11255_p1 = select_ln162_14_reg_17186;

assign zext_ln181_155_fu_11258_p1 = select_ln162_14_reg_17186;

assign zext_ln181_156_fu_11261_p1 = select_ln162_14_reg_17186;

assign zext_ln181_157_fu_11271_p1 = shl_ln181_47_fu_11264_p3;

assign zext_ln181_158_fu_11275_p1 = shl_ln181_47_fu_11264_p3;

assign zext_ln181_159_fu_11279_p1 = shl_ln181_47_fu_11264_p3;

assign zext_ln181_15_fu_8151_p1 = shl_ln181_5_fu_8144_p3;

assign zext_ln181_160_fu_11303_p1 = shl_ln181_48_fu_11296_p3;

assign zext_ln181_161_fu_11313_p1 = add_ln181_17_fu_11307_p2;

assign zext_ln181_162_fu_11324_p1 = tmp_193_fu_11317_p3;

assign zext_ln181_163_fu_11457_p1 = select_ln162_15_reg_17196;

assign zext_ln181_164_fu_11460_p1 = select_ln162_15_reg_17196;

assign zext_ln181_165_fu_11463_p1 = select_ln162_15_reg_17196;

assign zext_ln181_166_fu_11466_p1 = select_ln162_15_reg_17196;

assign zext_ln181_167_fu_11476_p1 = shl_ln181_49_fu_11469_p3;

assign zext_ln181_168_fu_11497_p1 = shl_ln181_50_fu_11490_p3;

assign zext_ln181_169_fu_11508_p1 = shl_ln181_51_fu_11501_p3;

assign zext_ln181_16_fu_8184_p1 = shl_ln181_6_fu_8177_p3;

assign zext_ln181_170_fu_11512_p1 = shl_ln181_51_fu_11501_p3;

assign zext_ln181_171_fu_11540_p1 = shl_ln181_52_fu_11533_p3;

assign zext_ln181_172_fu_11544_p1 = shl_ln181_52_fu_11533_p3;

assign zext_ln181_173_fu_11555_p1 = select_ln181_119_fu_11548_p3;

assign zext_ln181_174_fu_12433_p1 = add_ln181_18_reg_17404;

assign zext_ln181_175_fu_11641_p1 = select_ln162_16_reg_17208;

assign zext_ln181_176_fu_11644_p1 = select_ln162_16_reg_17208;

assign zext_ln181_177_fu_11647_p1 = select_ln162_16_reg_17208;

assign zext_ln181_178_fu_11664_p1 = tmp_194_fu_11657_p3;

assign zext_ln181_179_fu_11675_p1 = select_ln181_125_fu_11668_p3;

assign zext_ln181_17_fu_8195_p1 = select_ln181_9_fu_8188_p3;

assign zext_ln181_180_fu_11691_p1 = st_fu_11650_p3;

assign zext_ln181_181_fu_11723_p1 = shl_ln181_53_fu_11716_p3;

assign zext_ln181_182_fu_11727_p1 = tmp_194_fu_11657_p3;

assign zext_ln181_183_fu_11771_p1 = shl_ln181_54_fu_11764_p3;

assign zext_ln181_184_fu_11775_p1 = shl_ln181_54_fu_11764_p3;

assign zext_ln181_185_fu_11779_p1 = shl_ln181_54_fu_11764_p3;

assign zext_ln181_186_fu_11830_p1 = add_ln181_19_fu_11824_p2;

assign zext_ln181_187_fu_11851_p1 = add_ln181_20_fu_11845_p2;

assign zext_ln181_188_fu_9620_p1 = select_ln162_17_reg_16995;

assign zext_ln181_189_fu_11881_p1 = shl_ln181_55_fu_11874_p3;

assign zext_ln181_18_fu_8237_p1 = shl_ln181_7_fu_8230_p3;

assign zext_ln181_190_fu_11885_p1 = shl_ln181_55_fu_11874_p3;

assign zext_ln181_191_fu_11924_p1 = shl_ln181_56_fu_11917_p3;

assign zext_ln181_192_fu_11968_p1 = shl_ln181_57_fu_11961_p3;

assign zext_ln181_193_fu_11994_p1 = shl_ln181_58_fu_11987_p3;

assign zext_ln181_19_fu_8270_p1 = select_ln181_14_fu_8263_p3;

assign zext_ln181_1_fu_8018_p1 = select_ln162_reg_16198;

assign zext_ln181_20_fu_8045_p1 = select_ln162_2_reg_16319;

assign zext_ln181_21_fu_9871_p1 = select_ln162_2_reg_16319;

assign zext_ln181_22_fu_9874_p1 = select_ln162_2_reg_16319;

assign zext_ln181_23_fu_9877_p1 = select_ln162_2_reg_16319;

assign zext_ln181_24_fu_9887_p1 = shl_ln181_8_fu_9880_p3;

assign zext_ln181_25_fu_9898_p1 = shl_ln181_9_fu_9891_p3;

assign zext_ln181_26_fu_9902_p1 = shl_ln181_9_fu_9891_p3;

assign zext_ln181_27_fu_9919_p1 = shl_ln181_s_fu_9912_p3;

assign zext_ln181_28_fu_9947_p1 = tmp_185_fu_9940_p3;

assign zext_ln181_29_fu_9974_p1 = add_ln181_1_fu_9968_p2;

assign zext_ln181_2_fu_9737_p1 = select_ln162_reg_16198;

assign zext_ln181_30_fu_10005_p1 = tmp_185_fu_9940_p3;

assign zext_ln181_31_fu_8288_p1 = select_ln162_3_reg_16396;

assign zext_ln181_32_fu_8048_p1 = select_ln162_3_reg_16396;

assign zext_ln181_33_fu_8291_p1 = select_ln162_3_reg_16396;

assign zext_ln181_34_fu_8294_p1 = select_ln162_3_reg_16396;

assign zext_ln181_35_fu_8297_p1 = $unsigned(mul_ln181_8_reg_16642);

assign zext_ln181_36_fu_8307_p1 = shl_ln181_3_fu_8300_p3;

assign zext_ln181_37_fu_8311_p1 = shl_ln181_3_fu_8300_p3;

assign zext_ln181_38_fu_8337_p1 = shl_ln181_10_fu_8330_p3;

assign zext_ln181_39_fu_8348_p1 = shl_ln181_11_fu_8341_p3;

assign zext_ln181_3_fu_9757_p1 = shl_ln1_fu_9750_p3;

assign zext_ln181_40_fu_8352_p1 = shl_ln181_11_fu_8341_p3;

assign zext_ln181_41_fu_8356_p1 = shl_ln181_11_fu_8341_p3;

assign zext_ln181_42_fu_8384_p1 = shl_ln181_12_fu_8377_p3;

assign zext_ln181_43_fu_8451_p1 = add_ln181_2_fu_8445_p2;

assign zext_ln181_44_fu_10082_p1 = select_ln181_30_fu_10077_p3;

assign zext_ln181_45_fu_10086_p1 = select_ln162_4_reg_16683;

assign zext_ln181_46_fu_8483_p1 = select_ln162_4_reg_16683;

assign zext_ln181_47_fu_10096_p1 = shl_ln181_13_fu_10089_p3;

assign zext_ln181_48_fu_10100_p1 = shl_ln181_13_fu_10089_p3;

assign zext_ln181_49_fu_10121_p1 = shl_ln181_14_fu_10114_p3;

assign zext_ln181_4_fu_7605_p1 = add_ln181_fu_7599_p2;

assign zext_ln181_50_fu_10125_p1 = shl_ln181_14_fu_10114_p3;

assign zext_ln181_51_fu_10156_p1 = add_ln181_5_fu_10150_p2;

assign zext_ln181_52_fu_8945_p1 = tmp_187_fu_8938_p3;

assign zext_ln181_53_fu_8963_p1 = select_ln181_34_fu_8956_p3;

assign zext_ln181_54_fu_10204_p1 = select_ln181_38_fu_10197_p3;

assign zext_ln181_55_fu_8506_p1 = select_ln162_5_reg_16753;

assign zext_ln181_56_fu_8972_p1 = select_ln162_5_reg_16753;

assign zext_ln181_57_fu_10208_p1 = select_ln162_5_reg_16753;

assign zext_ln181_58_fu_10211_p1 = shl_ln181_15_reg_16901;

assign zext_ln181_59_fu_8516_p1 = shl_ln181_15_fu_8509_p3;

assign zext_ln181_5_fu_9761_p1 = shl_ln1_fu_9750_p3;

assign zext_ln181_60_fu_10214_p1 = shl_ln181_15_reg_16901;

assign zext_ln181_61_fu_10223_p1 = select_ln181_39_fu_10217_p3;

assign zext_ln181_62_fu_8982_p1 = tmp_189_fu_8975_p3;

assign zext_ln181_63_fu_10227_p1 = shl_ln181_16_reg_17070;

assign zext_ln181_64_fu_8999_p1 = shl_ln181_16_fu_8992_p3;

assign zext_ln181_65_fu_10237_p1 = shl_ln181_17_fu_10230_p3;

assign zext_ln181_66_fu_10345_p1 = select_ln162_6_reg_16913;

assign zext_ln181_67_fu_10348_p1 = select_ln162_6_reg_16913;

assign zext_ln181_68_fu_9024_p1 = select_ln162_6_reg_16913;

assign zext_ln181_69_fu_10351_p1 = select_ln162_6_reg_16913;

assign zext_ln181_6_fu_9788_p1 = shl_ln181_1_fu_9781_p3;

assign zext_ln181_70_fu_10361_p1 = shl_ln181_18_fu_10354_p3;

assign zext_ln181_71_fu_10372_p1 = shl_ln181_19_fu_10365_p3;

assign zext_ln181_72_fu_10376_p1 = shl_ln181_19_fu_10365_p3;

assign zext_ln181_73_fu_10393_p1 = tmp_190_fu_10386_p3;

assign zext_ln181_74_fu_10465_p1 = shl_ln181_20_fu_10458_p3;

assign zext_ln181_75_fu_10475_p1 = add_ln181_6_fu_10469_p2;

assign zext_ln181_76_fu_10507_p1 = shl_ln181_20_fu_10458_p3;

assign zext_ln181_77_fu_10518_p1 = select_ln181_54_fu_10511_p3;

assign zext_ln181_78_fu_8069_p1 = select_ln162_7_reg_16545;

assign zext_ln181_7_fu_7690_p1 = add_ln181_4_fu_7685_p2;

assign zext_ln181_80_fu_8583_p1 = select_ln162_7_reg_16545;

assign zext_ln181_81_fu_8586_p1 = select_ln162_7_reg_16545;

assign zext_ln181_82_fu_8596_p1 = shl_ln181_21_fu_8589_p3;

assign zext_ln181_83_fu_8600_p1 = shl_ln181_21_fu_8589_p3;

assign zext_ln181_84_fu_8611_p1 = shl_ln181_22_fu_8604_p3;

assign zext_ln181_85_fu_8615_p1 = shl_ln181_22_fu_8604_p3;

assign zext_ln181_86_fu_8619_p1 = shl_ln181_22_fu_8604_p3;

assign zext_ln181_87_fu_8623_p1 = shl_ln181_22_fu_8604_p3;

assign zext_ln181_88_fu_8644_p1 = tmp_191_fu_8637_p3;

assign zext_ln181_89_fu_8683_p1 = shl_ln181_23_fu_8676_p3;

assign zext_ln181_8_fu_9837_p1 = shl_ln181_2_fu_9830_p3;

assign zext_ln181_90_fu_8700_p1 = select_ln181_58_fu_8693_p3;

assign zext_ln181_91_fu_8714_p1 = $unsigned(mul_ln181_17_reg_16779);

assign zext_ln181_92_fu_9060_p1 = select_ln162_8_reg_16940;

assign zext_ln181_93_fu_9063_p1 = select_ln162_8_reg_16940;

assign zext_ln181_94_fu_10531_p1 = select_ln162_8_reg_16940;

assign zext_ln181_95_fu_10541_p1 = shl_ln181_24_fu_10534_p3;

assign zext_ln181_96_fu_10550_p1 = add_ln181_8_fu_10545_p2;

assign zext_ln181_97_fu_10608_p1 = shl_ln181_25_fu_10601_p3;

assign zext_ln181_98_fu_10619_p1 = shl_ln181_26_fu_10612_p3;

assign zext_ln181_99_fu_10623_p1 = shl_ln181_26_fu_10612_p3;

assign zext_ln181_9_fu_9861_p1 = select_ln181_5_fu_9854_p3;

assign zext_ln181_fu_7590_p1 = local_col_index_reg_15630;

assign zext_ln191_fu_12316_p1 = add_ln191_124_fu_12310_p2;

assign zext_ln37_1_fu_3866_p1 = select_ln39_fu_3860_p3;

assign zext_ln37_2_fu_3927_p1 = select_ln39_2_fu_3921_p3;

assign zext_ln37_3_fu_4011_p1 = select_ln39_4_reg_13930;

assign zext_ln37_4_fu_4072_p1 = select_ln39_6_reg_13960;

assign zext_ln37_5_fu_4132_p1 = select_ln39_8_fu_4126_p3;

assign zext_ln37_6_fu_4223_p1 = select_ln39_10_reg_14005;

assign zext_ln37_7_fu_4255_p1 = select_ln39_12_reg_14026;

assign zext_ln37_fu_3715_p1 = l1_write_col_offset;

assign zext_ln68_fu_4291_p1 = trunc_ln68_reg_13693;

assign zext_ln75_1_fu_4400_p1 = tmp_179_reg_13698_pp0_iter1_reg;

assign zext_ln75_2_fu_4487_p1 = or_ln_fu_4480_p3;

assign zext_ln75_3_fu_4491_p1 = or_ln_fu_4480_p3;

assign zext_ln75_fu_4393_p1 = tmp_179_reg_13698_pp0_iter1_reg;

assign zext_ln91_101_fu_6264_p1 = tmp_90_fu_6253_p8;

assign zext_ln91_102_fu_6602_p1 = shl_ln91_50_fu_6595_p3;

assign zext_ln91_103_fu_6276_p1 = shl_ln91_51_fu_6268_p3;

assign zext_ln91_104_fu_6304_p1 = tmp_177_fu_6296_p3;

assign zext_ln91_105_fu_6624_p1 = tmp_178_fu_6617_p3;

assign zext_ln91_106_fu_6647_p1 = shl_ln91_52_fu_6640_p3;

assign zext_ln91_107_fu_6657_p1 = tmp_100_reg_15038;

assign zext_ln91_108_fu_6667_p1 = shl_ln91_53_fu_6660_p3;

assign zext_ln91_109_fu_6684_p1 = shl_ln91_54_fu_6677_p3;

assign zext_ln91_10_fu_4649_p1 = shl_ln91_4_fu_4641_p3;

assign zext_ln91_110_fu_7044_p1 = shl_ln91_53_reg_15255;

assign zext_ln91_111_fu_6336_p1 = shl_ln91_55_fu_6329_p3;

assign zext_ln91_113_fu_6347_p1 = shl_ln91_56_fu_6340_p3;

assign zext_ln91_114_fu_6697_p1 = shl_ln91_57_reg_15165;

assign zext_ln91_115_fu_6358_p1 = shl_ln91_57_fu_6351_p3;

assign zext_ln91_118_fu_6402_p1 = shl_ln91_58_fu_6394_p3;

assign zext_ln91_119_fu_6740_p1 = shl_ln91_59_reg_15180;

assign zext_ln91_11_fu_4671_p1 = shl_ln91_5_fu_4663_p3;

assign zext_ln91_120_fu_6414_p1 = shl_ln91_59_fu_6406_p3;

assign zext_ln91_121_fu_6755_p1 = tmp_115_reg_15058;

assign zext_ln91_122_fu_6765_p1 = shl_ln91_60_fu_6758_p3;

assign zext_ln91_123_fu_7059_p1 = shl_ln91_61_fu_7052_p3;

assign zext_ln91_124_fu_5809_p1 = shl_ln91_62_fu_5801_p3;

assign zext_ln91_125_fu_6434_p1 = shl_ln91_63_fu_6427_p3;

assign zext_ln91_126_fu_6471_p1 = tmp_120_fu_6460_p8;

assign zext_ln91_127_fu_6802_p1 = tmp_120_reg_15206;

assign zext_ln91_128_fu_6475_p1 = tmp_120_fu_6460_p8;

assign zext_ln91_129_fu_6487_p1 = tmp_180_fu_6479_p3;

assign zext_ln91_12_fu_4683_p1 = shl_ln91_6_fu_4675_p3;

assign zext_ln91_130_fu_6815_p1 = shl_ln91_64_fu_6808_p3;

assign zext_ln91_131_fu_6505_p1 = tmp_181_fu_6497_p3;

assign zext_ln91_132_fu_6828_p1 = tmp_125_reg_15223;

assign zext_ln91_133_fu_6831_p1 = tmp_125_reg_15223;

assign zext_ln91_134_fu_6841_p1 = shl_ln91_65_fu_6834_p3;

assign zext_ln91_135_fu_6858_p1 = shl_ln91_66_fu_6851_p3;

assign zext_ln91_136_fu_6868_p1 = tmp_130_reg_15231;

assign zext_ln91_137_fu_6871_p1 = tmp_130_reg_15231;

assign zext_ln91_138_fu_7079_p1 = shl_ln91_67_reg_15285;

assign zext_ln91_139_fu_6881_p1 = shl_ln91_67_fu_6874_p3;

assign zext_ln91_13_fu_4704_p1 = tmp_10_fu_4693_p8;

assign zext_ln91_140_fu_6902_p1 = tmp_182_fu_6895_p3;

assign zext_ln91_141_fu_6923_p1 = shl_ln91_68_fu_6916_p3;

assign zext_ln91_14_fu_4716_p1 = shl_ln91_7_fu_4708_p3;

assign zext_ln91_15_fu_4720_p1 = shl_ln91_7_fu_4708_p3;

assign zext_ln91_16_fu_4732_p1 = tmp_172_fu_4724_p3;

assign zext_ln91_17_fu_4750_p1 = shl_ln91_8_fu_4742_p3;

assign zext_ln91_18_fu_4768_p1 = shl_ln91_s_fu_4760_p3;

assign zext_ln91_19_fu_4789_p1 = tmp_15_fu_4778_p8;

assign zext_ln91_1_fu_4538_p1 = tmp_1_fu_4527_p8;

assign zext_ln91_20_fu_4801_p1 = shl_ln91_9_fu_4793_p3;

assign zext_ln91_21_fu_4813_p1 = shl_ln91_10_fu_4805_p3;

assign zext_ln91_22_fu_4817_p1 = shl_ln91_10_fu_4805_p3;

assign zext_ln91_23_fu_4845_p1 = shl_ln91_11_fu_4837_p3;

assign zext_ln91_24_fu_4849_p1 = shl_ln91_11_fu_4837_p3;

assign zext_ln91_25_fu_4867_p1 = shl_ln91_12_fu_4859_p3;

assign zext_ln91_26_fu_4898_p1 = tmp_20_fu_4887_p8;

assign zext_ln91_27_fu_7068_p1 = tmp_120_reg_15206;

assign zext_ln91_28_fu_4910_p1 = shl_ln91_13_fu_4902_p3;

assign zext_ln91_29_fu_4942_p1 = shl_ln91_14_fu_4934_p3;

assign zext_ln91_2_fu_4550_p1 = shl_ln_fu_4542_p3;

assign zext_ln91_30_fu_4954_p1 = shl_ln91_15_fu_4946_p3;

assign zext_ln91_31_fu_4958_p1 = shl_ln91_15_fu_4946_p3;

assign zext_ln91_33_fu_5177_p1 = tmp_25_reg_14743;

assign zext_ln91_34_fu_5187_p1 = shl_ln91_16_fu_5180_p3;

assign zext_ln91_35_fu_5198_p1 = shl_ln91_17_fu_5191_p3;

assign zext_ln91_36_fu_5224_p1 = tmp_173_fu_5217_p3;

assign zext_ln91_38_fu_5247_p1 = tmp_30_reg_14783;

assign zext_ln91_39_fu_5257_p1 = shl_ln91_19_fu_5250_p3;

assign zext_ln91_3_fu_4562_p1 = shl_ln91_1_fu_4554_p3;

assign zext_ln91_40_fu_5273_p1 = shl_ln91_20_fu_5266_p3;

assign zext_ln91_41_fu_5277_p1 = tmp_35_reg_14820;

assign zext_ln91_42_fu_5287_p1 = shl_ln91_21_fu_5280_p3;

assign zext_ln91_43_fu_5298_p1 = shl_ln91_22_fu_5291_p3;

assign zext_ln91_44_fu_5841_p1 = shl_ln91_23_fu_5834_p3;

assign zext_ln91_45_fu_5852_p1 = shl_ln91_24_fu_5845_p3;

assign zext_ln91_46_fu_5856_p1 = shl_ln91_24_fu_5845_p3;

assign zext_ln91_47_fu_5040_p1 = tmp_40_fu_5029_p8;

assign zext_ln91_48_fu_5052_p1 = shl_ln91_25_fu_5044_p3;

assign zext_ln91_49_fu_5056_p1 = shl_ln91_25_fu_5044_p3;

assign zext_ln91_4_fu_4358_p1 = add_ln82_1_fu_4353_p2;

assign zext_ln91_51_fu_5354_p1 = shl_ln91_26_fu_5347_p3;

assign zext_ln91_53_fu_5367_p1 = tmp_45_reg_14849;

assign zext_ln91_54_fu_5377_p1 = shl_ln91_27_fu_5370_p3;

assign zext_ln91_55_fu_5882_p1 = shl_ln91_28_reg_14921;

assign zext_ln91_56_fu_5388_p1 = shl_ln91_28_fu_5381_p3;

assign zext_ln91_58_fu_5901_p1 = shl_ln91_29_fu_5894_p3;

assign zext_ln91_59_fu_5912_p1 = shl_ln91_30_fu_5905_p3;

assign zext_ln91_5_fu_4566_p1 = shl_ln91_1_fu_4554_p3;

assign zext_ln91_60_fu_5952_p1 = shl_ln91_31_fu_5945_p3;

assign zext_ln91_61_fu_5973_p1 = shl_ln91_32_fu_5966_p3;

assign zext_ln91_62_fu_5423_p1 = tmp_55_reg_14862;

assign zext_ln91_63_fu_5426_p1 = tmp_55_reg_14862;

assign zext_ln91_64_fu_5436_p1 = shl_ln91_33_fu_5429_p3;

assign zext_ln91_65_fu_5986_p1 = shl_ln91_34_reg_14945;

assign zext_ln91_66_fu_5463_p1 = shl_ln91_34_fu_5456_p3;

assign zext_ln91_67_fu_5483_p1 = tmp_60_reg_14870;

assign zext_ln91_68_fu_5992_p1 = tmp_60_reg_14870;

assign zext_ln91_69_fu_6002_p1 = shl_ln91_35_fu_5995_p3;

assign zext_ln91_6_fu_4588_p1 = shl_ln91_2_fu_4580_p3;

assign zext_ln91_70_fu_6006_p1 = shl_ln91_35_fu_5995_p3;

assign zext_ln91_71_fu_5493_p1 = shl_ln91_36_fu_5486_p3;

assign zext_ln91_72_fu_6010_p1 = shl_ln91_36_reg_14955;

assign zext_ln91_73_fu_5504_p1 = tmp_175_fu_5497_p3;

assign zext_ln91_75_fu_6560_p1 = tmp_65_reg_14965;

assign zext_ln91_77_fu_5543_p1 = shl_ln91_37_fu_5535_p3;

assign zext_ln91_78_fu_5555_p1 = shl_ln91_38_fu_5547_p3;

assign zext_ln91_79_fu_5577_p1 = shl_ln91_39_fu_5569_p3;

assign zext_ln91_7_fu_4625_p1 = tmp_6_fu_4614_p8;

assign zext_ln91_80_fu_5600_p1 = shl_ln91_40_fu_5592_p3;

assign zext_ln91_81_fu_6019_p1 = shl_ln91_41_reg_14977;

assign zext_ln91_82_fu_5612_p1 = shl_ln91_41_fu_5604_p3;

assign zext_ln91_83_fu_6032_p1 = shl_ln91_42_fu_6025_p3;

assign zext_ln91_84_fu_6036_p1 = shl_ln91_42_fu_6025_p3;

assign zext_ln91_85_fu_6053_p1 = shl_ln91_43_fu_6046_p3;

assign zext_ln91_86_fu_5622_p1 = tmp_75_reg_14879;

assign zext_ln91_87_fu_6080_p1 = shl_ln91_44_fu_6073_p3;

assign zext_ln91_88_fu_6120_p1 = shl_ln91_45_fu_6113_p3;

assign zext_ln91_89_fu_5638_p1 = tmp_176_fu_5631_p3;

assign zext_ln91_8_fu_4379_p1 = add_ln82_2_fu_4374_p2;

assign zext_ln91_90_fu_5658_p1 = tmp_80_reg_14892;

assign zext_ln91_91_fu_6142_p1 = tmp_80_reg_14892;

assign zext_ln91_92_fu_5668_p1 = shl_ln91_46_fu_5661_p3;

assign zext_ln91_93_fu_6152_p1 = shl_ln91_47_fu_6145_p3;

assign zext_ln91_94_fu_6172_p1 = shl_ln91_48_fu_6165_p3;

assign zext_ln91_95_fu_6216_p1 = tmp_85_reg_15012;

assign zext_ln91_96_fu_5705_p1 = tmp_85_fu_5694_p8;

assign zext_ln91_97_fu_6581_p1 = shl_ln91_49_reg_15023;

assign zext_ln91_98_fu_5717_p1 = shl_ln91_49_fu_5709_p3;

assign zext_ln91_9_fu_4637_p1 = shl_ln91_3_fu_4629_p3;

assign zext_ln91_fu_4332_p1 = add_ln82_reg_14038;

assign zext_ln92_1_fu_5413_p1 = tmp_50_fu_5402_p8;

assign zext_ln92_2_fu_5925_p1 = add_ln92_9_fu_5919_p2;

assign zext_ln92_3_fu_6093_p1 = add_ln92_14_fu_6087_p2;

assign zext_ln92_4_fu_6103_p1 = add_ln92_15_fu_6097_p2;

assign zext_ln92_fu_5891_p1 = tmp_50_reg_14926;

assign zext_ln93_1_fu_6614_p1 = tmp_95_reg_15152;

assign zext_ln93_fu_6611_p1 = tmp_95_reg_15152;

always @ (posedge ap_clk) begin
    zext_ln91_4_reg_14140[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln91_8_reg_14210[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    sub_ln91_1_reg_14642[0] <= 1'b0;
    sub_ln91_2_reg_14647[0] <= 1'b0;
    sext_ln91_4_reg_14652[1:0] <= 2'b00;
    zext_ln91_14_reg_14657[0] <= 1'b0;
    zext_ln91_14_reg_14657[13:9] <= 5'b00000;
    sub_ln91_6_reg_14667[0] <= 1'b0;
    sub_ln91_7_reg_14672[1:0] <= 2'b00;
    add_ln92_reg_14677[0] <= 1'b0;
    sub_ln91_10_reg_14687[0] <= 1'b0;
    zext_ln91_28_reg_14692[2:0] <= 3'b000;
    zext_ln91_28_reg_14692[11] <= 1'b0;
    zext_ln91_47_reg_14834[12:8] <= 5'b00000;
    zext_ln91_48_reg_14839[2:0] <= 3'b000;
    zext_ln91_48_reg_14839[13:11] <= 3'b000;
    add_ln92_8_reg_14857[0] <= 1'b0;
    zext_ln91_38_reg_14901[12:8] <= 5'b00000;
    shl_ln91_28_reg_14921[1:0] <= 2'b00;
    shl_ln91_34_reg_14945[1:0] <= 2'b00;
    shl_ln91_36_reg_14955[0] <= 1'b0;
    shl_ln91_41_reg_14977[0] <= 1'b0;
    sub_ln91_28_reg_14982[0] <= 1'b0;
    add_ln92_13_reg_14987[0] <= 1'b0;
    zext_ln91_92_reg_14997[2:0] <= 3'b000;
    zext_ln91_92_reg_14997[11] <= 1'b0;
    zext_ln91_96_reg_15018[12:8] <= 5'b00000;
    shl_ln91_49_reg_15023[2:0] <= 3'b000;
    sub_ln91_44_reg_15066[2:0] <= 3'b000;
    sext_ln91_6_reg_15071[0] <= 1'b0;
    add_ln92_11_reg_15081[0] <= 1'b0;
    sub_ln91_25_reg_15086[0] <= 1'b0;
    sub_ln91_29_reg_15091[0] <= 1'b0;
    sub_ln91_31_reg_15101[0] <= 1'b0;
    sext_ln91_36_reg_15112[0] <= 1'b0;
    zext_ln91_113_reg_15160[0] <= 1'b0;
    zext_ln91_113_reg_15160[12:9] <= 4'b0000;
    shl_ln91_57_reg_15165[3:0] <= 4'b0000;
    shl_ln91_59_reg_15180[0] <= 1'b0;
    sub_ln91_42_reg_15185[0] <= 1'b0;
    sext_ln91_49_reg_15191[2:0] <= 3'b000;
    add_ln92_41_reg_15196[1:0] <= 2'b00;
    zext_ln91_75_reg_15240[14:8] <= 7'b0000000;
    zext_ln91_107_reg_15250[12:8] <= 5'b00000;
    shl_ln91_53_reg_15255[3:0] <= 4'b0000;
    zext_ln91_132_reg_15275[14:8] <= 7'b0000000;
    shl_ln91_67_reg_15285[1:0] <= 2'b00;
    add_ln117_29_reg_15340[0] <= 1'b0;
    zext_ln131_reg_15417[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln170_reg_15689[16] <= 1'b0;
    zext_ln181_reg_15694[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln181_4_reg_15746[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    zext_ln181_7_reg_16080[63:17] <= 47'b00000000000000000000000000000000000000000000000;
    select_ln181_7_reg_16278[11:1] <= 11'b00000000101;
    select_ln181_18_reg_16331[1:0] <= 2'b01;
    select_ln181_18_reg_16331[12:3] <= 10'b1111111110;
    select_ln181_23_reg_16408[11:3] <= 9'b000000001;
    select_ln181_57_reg_16557[0] <= 1'b1;
    select_ln181_57_reg_16557[3] <= 1'b0;
    select_ln181_60_reg_16562[0] <= 1'b1;
    select_ln181_60_reg_16562[2:2] <= 1'b1;
    select_ln181_60_reg_16562[11:4] <= 8'b00000000;
    select_ln181_75_reg_16582[0] <= 1'b1;
    select_ln181_75_reg_16582[12:2] <= 11'b11111111101;
    zext_ln181_1_reg_16593[12:8] <= 5'b00000;
    zext_ln181_11_reg_16604[11:8] <= 4'b0000;
    zext_ln181_20_reg_16625[12:8] <= 5'b00000;
    zext_ln181_32_reg_16636[11:8] <= 4'b0000;
    zext_ln181_78_reg_16764[12:8] <= 5'b00000;
    zext_ln181_102_reg_16784[12:8] <= 5'b00000;
    select_ln181_77_reg_16799[1:0] <= 2'b11;
    select_ln181_77_reg_16799[12:3] <= 10'b1111111110;
    select_ln181_86_reg_16815[0] <= 1'b1;
    select_ln181_86_reg_16815[3:2] <= 2'b01;
    select_ln181_91_reg_16820[2:0] <= 3'b101;
    select_ln181_91_reg_16820[11:4] <= 8'b00000000;
    select_ln181_6_reg_16830[0] <= 1'b1;
    select_ln181_6_reg_16830[12:4] <= 9'b111111111;
    sub_ln181_8_reg_16850[0] <= 1'b0;
    zext_ln181_38_reg_16860[2:0] <= 3'b000;
    zext_ln181_38_reg_16860[11] <= 1'b0;
    zext_ln181_46_reg_16871[12:8] <= 5'b00000;
    select_ln181_35_reg_16883[1] <= 1'b1;
    select_ln181_36_reg_16888[1:0] <= 2'b01;
    select_ln181_36_reg_16888[3] <= 1'b1;
    zext_ln181_55_reg_16893[12:8] <= 5'b00000;
    shl_ln181_15_reg_16901[0] <= 1'b0;
    select_ln181_46_reg_16908[2:1] <= 2'b10;
    sub_ln181_43_reg_16935[0] <= 1'b0;
    zext_ln181_123_reg_16967[12:8] <= 5'b00000;
    zext_ln181_124_reg_16973[11:8] <= 4'b0000;
    select_ln181_93_reg_16990[0] <= 1'b1;
    select_ln181_93_reg_16990[2:2] <= 1'b0;
    select_ln181_93_reg_16990[12:4] <= 9'b111111111;
    select_ln181_134_reg_17004[0] <= 1'b1;
    select_ln181_134_reg_17004[12:2] <= 11'b11111111101;
    zext_ln181_62_reg_17064[2:0] <= 3'b000;
    zext_ln181_62_reg_17064[11] <= 1'b0;
    shl_ln181_16_reg_17070[1:0] <= 2'b00;
    select_ln181_48_reg_17080[0] <= 1'b1;
    select_ln181_48_reg_17080[12:2] <= 11'b11111111100;
    zext_ln181_92_reg_17086[11:8] <= 4'b0000;
    zext_ln181_93_reg_17093[12:8] <= 5'b00000;
    zext_ln181_111_reg_17108[11:8] <= 4'b0000;
    select_ln181_83_reg_17123[0] <= 1'b1;
    select_ln181_83_reg_17123[12:3] <= 10'b1111111110;
    select_ln181_85_reg_17133[11:1] <= 11'b00000000101;
    zext_ln181_136_reg_17164[2:0] <= 3'b000;
    zext_ln181_136_reg_17164[11] <= 1'b0;
    sub_ln181_65_reg_17170[2:0] <= 3'b000;
    zext_ln181_188_reg_17219[12:8] <= 5'b00000;
    select_ln181_4_reg_17278[0] <= 1'b0;
    select_ln181_49_reg_17293[0] <= 1'b0;
    sub_ln181_47_reg_17303[0] <= 1'b0;
    zext_ln181_135_reg_17323[12:8] <= 5'b00000;
    select_ln181_99_reg_17339[0] <= 1'b1;
    select_ln181_99_reg_17339[3:2] <= 2'b10;
    zext_ln181_143_reg_17354[12:8] <= 5'b00000;
    select_ln181_102_reg_17359[0] <= 1'b1;
    select_ln181_102_reg_17359[3] <= 1'b1;
    shl_ln181_45_reg_17369[1:0] <= 2'b00;
    zext_ln181_155_reg_17374[12:8] <= 5'b00000;
    select_ln181_110_reg_17379[0] <= 1'b0;
    select_ln181_117_reg_17389[2] <= 1'b1;
    zext_ln181_163_reg_17394[12:8] <= 5'b00000;
    add_ln181_18_reg_17404[0] <= 1'b0;
    sub_ln181_93_reg_17415[1:0] <= 2'b00;
    select_ln181_132_reg_17430[0] <= 1'b0;
    select_ln181_136_reg_17440[2:0] <= 3'b011;
    add_ln191_78_reg_17530[0] <= 1'b0;
    zext_ln181_144_reg_17615[11:8] <= 4'b0000;
end

endmodule //kernel
