{"timestamp": "2025-08-03T11:03:28.671723", "file_path": "designs/adder_16bit.v", "filename": "adder_16bit.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 687}
{"timestamp": "2025-08-03T11:03:42.661653", "file_path": "designs/adder_16bit_v1.v", "filename": "adder_16bit_v1.v", "category": "designs", "description": "由enhanced_real_verilog_agent创建的verilog文件", "size_bytes": 1355}
{"timestamp": "2025-08-03T11:03:56.339570", "file_path": "testbenches/adder_16bit_tb.v", "filename": "adder_16bit_tb.v", "category": "testbenches", "description": "由enhanced_real_verilog_agent创建的testbench文件", "size_bytes": 4232}
{"timestamp": "2025-08-03T11:04:05.246640", "file_path": "artifacts/README.md", "filename": "README.md", "category": "artifacts", "description": "由enhanced_real_verilog_agent创建的temp文件", "size_bytes": 2092}
{"timestamp": "2025-08-03T11:04:12.638961", "file_path": "artifacts/summary_report.md", "filename": "summary_report.md", "category": "artifacts", "description": "由enhanced_real_verilog_agent创建的temp文件", "size_bytes": 2147}
