// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ConvolutionInputGene_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        numReps_dout,
        numReps_empty_n,
        numReps_read,
        numReps_out_din,
        numReps_out_full_n,
        numReps_out_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state7 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [15:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] numReps_dout;
input   numReps_empty_n;
output   numReps_read;
output  [31:0] numReps_out_din;
input   numReps_out_full_n;
output   numReps_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_V_V_read;
reg out_V_V_write;
reg numReps_read;
reg numReps_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] tmp_i_1829_reg_1003;
reg   [0:0] or_cond_i_reg_1033;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] tmp_i_1829_reg_1003_pp0_iter3_reg;
reg   [0:0] tmp_129_i_reg_1007;
reg   [0:0] tmp_129_i_reg_1007_pp0_iter3_reg;
reg    numReps_blk_n;
reg    numReps_out_blk_n;
reg   [41:0] indvar_flatten_reg_303;
reg   [9:0] i_i_reg_314;
reg   [31:0] reg_392;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_predicate_op168_read_state4;
reg    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    ap_predicate_op222_write_state6;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_i_1829_fu_495_p2;
wire   [0:0] or_cond_i_fu_681_p2;
wire   [41:0] bound_fu_420_p2;
reg   [41:0] bound_reg_979;
reg    ap_block_state1;
wire   [0:0] exitcond_flatten_fu_446_p2;
reg   [0:0] exitcond_flatten_reg_984;
wire   [41:0] indvar_flatten_next_fu_451_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_i_fu_457_p2;
reg   [0:0] tmp_i_reg_993;
wire   [9:0] i_fu_469_p3;
reg   [0:0] tmp_i_1829_reg_1003_pp0_iter2_reg;
wire   [0:0] tmp_129_i_fu_504_p2;
reg   [0:0] tmp_129_i_reg_1007_pp0_iter2_reg;
wire   [1:0] tmp_311_fu_522_p1;
reg   [1:0] tmp_311_reg_1011;
wire   [31:0] current_line_in_bloc_fu_554_p2;
reg   [31:0] current_line_in_bloc_reg_1016;
wire   [0:0] tmp_144_i_fu_374_p2;
reg   [0:0] tmp_144_i_reg_1037;
wire   [0:0] tmp_135_i_fu_380_p2;
reg   [0:0] tmp_135_i_reg_1042;
wire   [1:0] current_block_read_9_fu_795_p2;
reg   [1:0] current_block_read_9_reg_1046;
wire   [15:0] outElem_V_fu_884_p6;
reg   [15:0] outElem_V_reg_1077;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter3;
wire   [6:0] inputBuf_0_V_address0;
reg    inputBuf_0_V_ce0;
wire   [15:0] inputBuf_0_V_q0;
reg   [6:0] inputBuf_0_V_address1;
reg    inputBuf_0_V_ce1;
reg    inputBuf_0_V_we1;
wire   [6:0] inputBuf_1_V_address0;
reg    inputBuf_1_V_ce0;
wire   [15:0] inputBuf_1_V_q0;
reg   [6:0] inputBuf_1_V_address1;
reg    inputBuf_1_V_ce1;
reg    inputBuf_1_V_we1;
wire   [6:0] inputBuf_2_V_address0;
reg    inputBuf_2_V_ce0;
wire   [15:0] inputBuf_2_V_q0;
reg   [6:0] inputBuf_2_V_address1;
reg    inputBuf_2_V_ce1;
reg    inputBuf_2_V_we1;
wire   [6:0] inputBuf_3_V_address0;
reg    inputBuf_3_V_ce0;
wire   [15:0] inputBuf_3_V_q0;
reg   [6:0] inputBuf_3_V_address1;
reg    inputBuf_3_V_ce1;
reg    inputBuf_3_V_we1;
wire   [63:0] tmp_133_i_fu_782_p1;
wire   [63:0] tmp_143_i_fu_800_p1;
wire   [63:0] tmp_128_i_fu_847_p1;
reg    ap_block_pp0_stage0_01001;
reg   [31:0] read_block_4_fu_96;
wire   [31:0] read_block_1_i_mid2_fu_483_p3;
wire   [31:0] read_block_3_cast_i_fu_709_p1;
wire   [31:0] read_block_fu_767_p2;
reg   [31:0] ofm_y_1_i_fu_100;
wire   [31:0] p_ofm_y_5_i_fu_648_p3;
wire   [0:0] tmp_134_i_fu_566_p2;
wire   [0:0] tmp_136_i_fu_583_p2;
wire   [0:0] tmp_138_i_fu_594_p2;
wire   [0:0] tmp_139_i_fu_614_p2;
reg   [31:0] ofm_x_3_fu_104;
wire   [31:0] ofm_x_fu_608_p2;
reg   [31:0] k_y_3_fu_108;
wire   [31:0] k_y_fu_526_p2;
reg   [31:0] inp_3_fu_112;
wire   [31:0] p_inp_1_i_fu_640_p3;
wire   [31:0] inp_fu_751_p2;
reg   [31:0] k_x_3_fu_116;
wire   [31:0] k_x_fu_577_p2;
reg   [31:0] count_simd_3_fu_120;
wire   [31:0] count_simd_fu_560_p2;
reg   [31:0] current_block_write_13_fu_124;
wire   [31:0] current_block_write_16_fu_835_p3;
wire   [31:0] current_block_write_9_1826_fu_871_p3;
reg   [31:0] current_line_4_fu_128;
wire   [31:0] current_line_3_i_fu_693_p3;
wire   [31:0] grp_fu_368_p2;
reg   [31:0] counter_internal_blo_fu_132;
wire   [31:0] p_i_fu_738_p3;
wire   [1:0] tmp_315_fu_808_p1;
wire   [1:0] tmp_310_fu_855_p1;
wire   [40:0] tmp_s_fu_396_p3;
wire   [37:0] tmp_18_fu_408_p3;
wire   [41:0] p_shl_fu_404_p1;
wire   [41:0] p_shl2_fu_416_p1;
wire   [9:0] i_i_op_fu_463_p2;
wire   [26:0] tmp_314_fu_536_p1;
wire   [26:0] tmp_313_fu_532_p1;
wire   [26:0] tmp_130_i_fu_540_p2;
wire   [31:0] tmp_132_i_fu_546_p3;
wire   [0:0] tmp_140_i_fu_634_p2;
wire   [31:0] ofm_y_fu_628_p2;
wire   [0:0] tmp_141_i_fu_669_p2;
wire   [0:0] tmp_142_i_fu_675_p2;
wire   [1:0] tmp_309_fu_491_p1;
wire   [1:0] read_block_4_cast_fu_687_p2;
wire   [1:0] read_block_3_fu_701_p3;
wire   [31:0] counter_internal_blo_12_fu_726_p2;
wire   [0:0] tmp_146_i_fu_732_p2;
wire   [1:0] tmp_312_fu_778_p1;
wire   [1:0] tmp_fu_789_p2;
wire   [31:0] current_block_write_14_fu_815_p2;
wire   [0:0] tmp_145_i_fu_821_p2;
wire   [31:0] current_block_write_15_fu_827_p3;
wire   [31:0] current_block_write_fu_859_p2;
wire   [0:0] tmp_137_i_fu_865_p2;
wire    ap_CS_fsm_state7;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_410;
reg    ap_condition_422;
reg    ap_condition_433;
reg    ap_condition_444;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

ConvolutionInputGdUL #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_0_V_address0),
    .ce0(inputBuf_0_V_ce0),
    .q0(inputBuf_0_V_q0),
    .address1(inputBuf_0_V_address1),
    .ce1(inputBuf_0_V_ce1),
    .we1(inputBuf_0_V_we1),
    .d1(in_V_V_dout)
);

ConvolutionInputGdUL #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_1_V_address0),
    .ce0(inputBuf_1_V_ce0),
    .q0(inputBuf_1_V_q0),
    .address1(inputBuf_1_V_address1),
    .ce1(inputBuf_1_V_ce1),
    .we1(inputBuf_1_V_we1),
    .d1(in_V_V_dout)
);

ConvolutionInputGdUL #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_2_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_2_V_address0),
    .ce0(inputBuf_2_V_ce0),
    .q0(inputBuf_2_V_q0),
    .address1(inputBuf_2_V_address1),
    .ce1(inputBuf_2_V_ce1),
    .we1(inputBuf_2_V_we1),
    .d1(in_V_V_dout)
);

ConvolutionInputGdUL #(
    .DataWidth( 16 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
inputBuf_3_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(inputBuf_3_V_address0),
    .ce0(inputBuf_3_V_ce0),
    .q0(inputBuf_3_V_q0),
    .address1(inputBuf_3_V_address1),
    .ce1(inputBuf_3_V_ce1),
    .we1(inputBuf_3_V_we1),
    .d1(in_V_V_dout)
);

BBJ_u96_cnvW2A2_mdSL #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .din3_WIDTH( 16 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
BBJ_u96_cnvW2A2_mdSL_U898(
    .din0(inputBuf_0_V_q0),
    .din1(inputBuf_1_V_q0),
    .din2(inputBuf_2_V_q0),
    .din3(inputBuf_3_V_q0),
    .din4(current_block_read_9_reg_1046),
    .dout(outElem_V_fu_884_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_134_i_fu_566_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        count_simd_3_fu_120 <= count_simd_fu_560_p2;
    end else if ((((tmp_136_i_fu_583_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_138_i_fu_594_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_139_i_fu_614_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_139_i_fu_614_p2 == 1'd1) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        count_simd_3_fu_120 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        counter_internal_blo_fu_132 <= p_i_fu_738_p3;
    end else if ((((tmp_135_i_fu_380_p2 == 1'd1) & (tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        counter_internal_blo_fu_132 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_135_i_reg_1042 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_write_13_fu_124 <= current_block_write_9_1826_fu_871_p3;
    end else if (((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_write_13_fu_124 <= current_block_write_16_fu_835_p3;
    end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        current_block_write_13_fu_124 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_135_i_fu_380_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_4_fu_128 <= grp_fu_368_p2;
    end else if (((tmp_i_1829_fu_495_p2 == 1'd0) & (or_cond_i_fu_681_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_4_fu_128 <= current_line_3_i_fu_693_p3;
    end else if ((((tmp_135_i_fu_380_p2 == 1'd1) & (tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        current_line_4_fu_128 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_i_reg_314 <= i_fu_469_p3;
    end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_i_reg_314 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_303 <= indvar_flatten_next_fu_451_p2;
    end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_303 <= 42'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_3_fu_112 <= inp_fu_751_p2;
    end else if (((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_139_i_fu_614_p2 == 1'd1) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_3_fu_112 <= p_inp_1_i_fu_640_p3;
    end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        inp_3_fu_112 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_136_i_fu_583_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_x_3_fu_116 <= k_x_fu_577_p2;
    end else if ((((tmp_138_i_fu_594_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_139_i_fu_614_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_139_i_fu_614_p2 == 1'd1) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_x_3_fu_116 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_138_i_fu_594_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_y_3_fu_108 <= k_y_fu_526_p2;
    end else if ((((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_y_3_fu_108 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_139_i_fu_614_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_x_3_fu_104 <= ofm_x_fu_608_p2;
    end else if ((((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_139_i_fu_614_p2 == 1'd1) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | (~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        ofm_x_3_fu_104 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_139_i_fu_614_p2 == 1'd1) & (tmp_138_i_fu_594_p2 == 1'd1) & (tmp_136_i_fu_583_p2 == 1'd1) & (tmp_134_i_fu_566_p2 == 1'd1) & (tmp_129_i_fu_504_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ofm_y_1_i_fu_100 <= p_ofm_y_5_i_fu_648_p3;
    end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        ofm_y_1_i_fu_100 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_135_i_fu_380_p2 == 1'd1) & (tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_block_4_fu_96 <= read_block_fu_767_p2;
    end else if (((tmp_i_1829_fu_495_p2 == 1'd0) & (or_cond_i_fu_681_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        read_block_4_fu_96 <= read_block_3_cast_i_fu_709_p1;
    end else if ((((tmp_135_i_fu_380_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((or_cond_i_fu_681_p2 == 1'd0) & (tmp_i_1829_fu_495_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        read_block_4_fu_96 <= read_block_1_i_mid2_fu_483_p3;
    end else if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        read_block_4_fu_96 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        bound_reg_979[41 : 6] <= bound_fu_420_p2[41 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_129_i_reg_1007 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_block_read_9_reg_1046 <= current_block_read_9_fu_795_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd0) & (tmp_129_i_fu_504_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        current_line_in_bloc_reg_1016 <= current_line_in_bloc_fu_554_p2;
        tmp_311_reg_1011 <= tmp_311_fu_522_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_flatten_reg_984 <= exitcond_flatten_fu_446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_i_reg_1033 <= or_cond_i_fu_681_p2;
        tmp_129_i_reg_1007 <= tmp_129_i_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_reg_1003_pp0_iter2_reg == 1'd0) & (tmp_129_i_reg_1007_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        outElem_V_reg_1077 <= outElem_V_fu_884_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_i_1829_fu_495_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_fu_495_p2 == 1'd0) & (or_cond_i_fu_681_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_392 <= current_line_4_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_129_i_reg_1007_pp0_iter2_reg <= tmp_129_i_reg_1007;
        tmp_129_i_reg_1007_pp0_iter3_reg <= tmp_129_i_reg_1007_pp0_iter2_reg;
        tmp_i_1829_reg_1003_pp0_iter2_reg <= tmp_i_1829_reg_1003;
        tmp_i_1829_reg_1003_pp0_iter3_reg <= tmp_i_1829_reg_1003_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_135_i_reg_1042 <= tmp_135_i_fu_380_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_1829_fu_495_p2 == 1'd0) & (or_cond_i_fu_681_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_144_i_reg_1037 <= tmp_144_i_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_984 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_1829_reg_1003 <= tmp_i_1829_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_993 <= tmp_i_fu_457_p2;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_446_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_1829_reg_1003 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op168_read_state4 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd0))) begin
            inputBuf_0_V_address1 = tmp_128_i_fu_847_p1;
        end else if ((1'b1 == ap_condition_410)) begin
            inputBuf_0_V_address1 = tmp_143_i_fu_800_p1;
        end else begin
            inputBuf_0_V_address1 = 'bx;
        end
    end else begin
        inputBuf_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_0_V_ce0 = 1'b1;
    end else begin
        inputBuf_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_V_ce1 = 1'b1;
    end else begin
        inputBuf_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_0_V_we1 = 1'b1;
    end else begin
        inputBuf_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd1))) begin
            inputBuf_1_V_address1 = tmp_128_i_fu_847_p1;
        end else if ((1'b1 == ap_condition_422)) begin
            inputBuf_1_V_address1 = tmp_143_i_fu_800_p1;
        end else begin
            inputBuf_1_V_address1 = 'bx;
        end
    end else begin
        inputBuf_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_1_V_ce0 = 1'b1;
    end else begin
        inputBuf_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_V_ce1 = 1'b1;
    end else begin
        inputBuf_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_1_V_we1 = 1'b1;
    end else begin
        inputBuf_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd2))) begin
            inputBuf_2_V_address1 = tmp_128_i_fu_847_p1;
        end else if ((1'b1 == ap_condition_433)) begin
            inputBuf_2_V_address1 = tmp_143_i_fu_800_p1;
        end else begin
            inputBuf_2_V_address1 = 'bx;
        end
    end else begin
        inputBuf_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_2_V_ce0 = 1'b1;
    end else begin
        inputBuf_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_V_ce1 = 1'b1;
    end else begin
        inputBuf_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_2_V_we1 = 1'b1;
    end else begin
        inputBuf_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd3))) begin
            inputBuf_3_V_address1 = tmp_128_i_fu_847_p1;
        end else if ((1'b1 == ap_condition_444)) begin
            inputBuf_3_V_address1 = tmp_143_i_fu_800_p1;
        end else begin
            inputBuf_3_V_address1 = 'bx;
        end
    end else begin
        inputBuf_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inputBuf_3_V_ce0 = 1'b1;
    end else begin
        inputBuf_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_V_ce1 = 1'b1;
    end else begin
        inputBuf_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_1829_reg_1003 == 1'd1) & (tmp_310_fu_855_p1 == 2'd3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        inputBuf_3_V_we1 = 1'b1;
    end else begin
        inputBuf_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_blk_n = numReps_empty_n;
    end else begin
        numReps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_out_blk_n = numReps_out_full_n;
    end else begin
        numReps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_out_write = 1'b1;
    end else begin
        numReps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        numReps_read = 1'b1;
    end else begin
        numReps_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_1829_reg_1003_pp0_iter3_reg == 1'd0) & (tmp_129_i_reg_1007_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op222_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_446_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (exitcond_flatten_fu_446_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op168_read_state4 == 1'b1)) | ((tmp_i_1829_reg_1003 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op168_read_state4 == 1'b1)) | ((tmp_i_1829_reg_1003 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state6 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (((in_V_V_empty_n == 1'b0) & (ap_predicate_op168_read_state4 == 1'b1)) | ((tmp_i_1829_reg_1003 == 1'd1) & (in_V_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (numReps_out_full_n == 1'b0) | (numReps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((in_V_V_empty_n == 1'b0) & (ap_predicate_op168_read_state4 == 1'b1)) | ((tmp_i_1829_reg_1003 == 1'd1) & (in_V_V_empty_n == 1'b0)));
end

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = ((out_V_V_full_n == 1'b0) & (ap_predicate_op222_write_state6 == 1'b1));
end

always @ (*) begin
    ap_condition_410 = ((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd0));
end

always @ (*) begin
    ap_condition_422 = ((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd1));
end

always @ (*) begin
    ap_condition_433 = ((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd2));
end

always @ (*) begin
    ap_condition_444 = ((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0) & (tmp_315_fu_808_p1 == 2'd3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op168_read_state4 = ((or_cond_i_reg_1033 == 1'd1) & (tmp_i_1829_reg_1003 == 1'd0));
end

always @ (*) begin
    ap_predicate_op222_write_state6 = ((tmp_i_1829_reg_1003_pp0_iter3_reg == 1'd0) & (tmp_129_i_reg_1007_pp0_iter3_reg == 1'd1));
end

assign bound_fu_420_p2 = (p_shl_fu_404_p1 + p_shl2_fu_416_p1);

assign count_simd_fu_560_p2 = (32'd1 + count_simd_3_fu_120);

assign counter_internal_blo_12_fu_726_p2 = (counter_internal_blo_fu_132 + 32'd1);

assign current_block_read_9_fu_795_p2 = (tmp_fu_789_p2 + tmp_311_reg_1011);

assign current_block_write_14_fu_815_p2 = (current_block_write_13_fu_124 + 32'd1);

assign current_block_write_15_fu_827_p3 = ((tmp_145_i_fu_821_p2[0:0] === 1'b1) ? 32'd0 : current_block_write_14_fu_815_p2);

assign current_block_write_16_fu_835_p3 = ((tmp_144_i_reg_1037[0:0] === 1'b1) ? current_block_write_15_fu_827_p3 : current_block_write_13_fu_124);

assign current_block_write_9_1826_fu_871_p3 = ((tmp_137_i_fu_865_p2[0:0] === 1'b1) ? 32'd0 : current_block_write_fu_859_p2);

assign current_block_write_fu_859_p2 = (current_block_write_13_fu_124 + 32'd1);

assign current_line_3_i_fu_693_p3 = ((tmp_144_i_fu_374_p2[0:0] === 1'b1) ? 32'd0 : grp_fu_368_p2);

assign current_line_in_bloc_fu_554_p2 = (tmp_132_i_fu_546_p3 + count_simd_3_fu_120);

assign exitcond_flatten_fu_446_p2 = ((indvar_flatten_reg_303 == bound_reg_979) ? 1'b1 : 1'b0);

assign grp_fu_368_p2 = (current_line_4_fu_128 + 32'd1);

assign i_fu_469_p3 = ((tmp_i_fu_457_p2[0:0] === 1'b1) ? 10'd1 : i_i_op_fu_463_p2);

assign i_i_op_fu_463_p2 = (i_i_reg_314 + 10'd1);

assign indvar_flatten_next_fu_451_p2 = (indvar_flatten_reg_303 + 42'd1);

assign inp_fu_751_p2 = (inp_3_fu_112 + 32'd1);

assign inputBuf_0_V_address0 = tmp_133_i_fu_782_p1;

assign inputBuf_1_V_address0 = tmp_133_i_fu_782_p1;

assign inputBuf_2_V_address0 = tmp_133_i_fu_782_p1;

assign inputBuf_3_V_address0 = tmp_133_i_fu_782_p1;

assign k_x_fu_577_p2 = (k_x_3_fu_116 + 32'd1);

assign k_y_fu_526_p2 = (32'd1 + k_y_3_fu_108);

assign numReps_out_din = numReps_dout;

assign ofm_x_fu_608_p2 = (ofm_x_3_fu_104 + 32'd1);

assign ofm_y_fu_628_p2 = (ofm_y_1_i_fu_100 + 32'd1);

assign or_cond_i_fu_681_p2 = (tmp_142_i_fu_675_p2 & tmp_141_i_fu_669_p2);

assign out_V_V_din = outElem_V_reg_1077;

assign p_i_fu_738_p3 = ((tmp_146_i_fu_732_p2[0:0] === 1'b1) ? 32'd0 : counter_internal_blo_12_fu_726_p2);

assign p_inp_1_i_fu_640_p3 = ((tmp_140_i_fu_634_p2[0:0] === 1'b1) ? 32'd0 : inp_3_fu_112);

assign p_ofm_y_5_i_fu_648_p3 = ((tmp_140_i_fu_634_p2[0:0] === 1'b1) ? 32'd0 : ofm_y_fu_628_p2);

assign p_shl2_fu_416_p1 = tmp_18_fu_408_p3;

assign p_shl_fu_404_p1 = tmp_s_fu_396_p3;

assign read_block_1_i_mid2_fu_483_p3 = ((tmp_i_reg_993[0:0] === 1'b1) ? 32'd0 : read_block_4_fu_96);

assign read_block_3_cast_i_fu_709_p1 = read_block_3_fu_701_p3;

assign read_block_3_fu_701_p3 = ((tmp_144_i_fu_374_p2[0:0] === 1'b1) ? read_block_4_cast_fu_687_p2 : tmp_309_fu_491_p1);

assign read_block_4_cast_fu_687_p2 = (tmp_309_fu_491_p1 + 2'd1);

assign read_block_fu_767_p2 = (read_block_1_i_mid2_fu_483_p3 + 32'd1);

assign tmp_128_i_fu_847_p1 = reg_392;

assign tmp_129_i_fu_504_p2 = ((counter_internal_blo_fu_132 < 32'd287) ? 1'b1 : 1'b0);

assign tmp_130_i_fu_540_p2 = (tmp_314_fu_536_p1 + tmp_313_fu_532_p1);

assign tmp_132_i_fu_546_p3 = {{tmp_130_i_fu_540_p2}, {5'd0}};

assign tmp_133_i_fu_782_p1 = current_line_in_bloc_reg_1016;

assign tmp_134_i_fu_566_p2 = ((count_simd_fu_560_p2 == 32'd32) ? 1'b1 : 1'b0);

assign tmp_135_i_fu_380_p2 = ((grp_fu_368_p2 == 32'd96) ? 1'b1 : 1'b0);

assign tmp_136_i_fu_583_p2 = ((k_x_fu_577_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_137_i_fu_865_p2 = ((current_block_write_fu_859_p2 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_138_i_fu_594_p2 = ((k_y_fu_526_p2 == 32'd3) ? 1'b1 : 1'b0);

assign tmp_139_i_fu_614_p2 = ((ofm_x_3_fu_104 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_140_i_fu_634_p2 = ((ofm_y_1_i_fu_100 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_141_i_fu_669_p2 = ((counter_internal_blo_fu_132 < 32'd95) ? 1'b1 : 1'b0);

assign tmp_142_i_fu_675_p2 = ((read_block_1_i_mid2_fu_483_p3 < 32'd3) ? 1'b1 : 1'b0);

assign tmp_143_i_fu_800_p1 = reg_392;

assign tmp_144_i_fu_374_p2 = ((grp_fu_368_p2 == 32'd96) ? 1'b1 : 1'b0);

assign tmp_145_i_fu_821_p2 = ((current_block_write_14_fu_815_p2 == 32'd4) ? 1'b1 : 1'b0);

assign tmp_146_i_fu_732_p2 = ((counter_internal_blo_12_fu_726_p2 == 32'd287) ? 1'b1 : 1'b0);

assign tmp_18_fu_408_p3 = {{numReps_dout}, {6'd0}};

assign tmp_309_fu_491_p1 = read_block_1_i_mid2_fu_483_p3[1:0];

assign tmp_310_fu_855_p1 = current_block_write_13_fu_124[1:0];

assign tmp_311_fu_522_p1 = k_y_3_fu_108[1:0];

assign tmp_312_fu_778_p1 = current_block_write_13_fu_124[1:0];

assign tmp_313_fu_532_p1 = k_x_3_fu_116[26:0];

assign tmp_314_fu_536_p1 = ofm_x_3_fu_104[26:0];

assign tmp_315_fu_808_p1 = current_block_write_13_fu_124[1:0];

assign tmp_fu_789_p2 = (2'd1 + tmp_312_fu_778_p1);

assign tmp_i_1829_fu_495_p2 = ((inp_3_fu_112 < 32'd288) ? 1'b1 : 1'b0);

assign tmp_i_fu_457_p2 = ((i_i_reg_314 == 10'd576) ? 1'b1 : 1'b0);

assign tmp_s_fu_396_p3 = {{numReps_dout}, {9'd0}};

always @ (posedge ap_clk) begin
    bound_reg_979[5:0] <= 6'b000000;
end

endmodule //ConvolutionInputGene_3
