---
title: "About Me"
layout: "resume"
url: "/about/"
summary: "About me"
---

## Brief introduction

<p class="intro-text">Hey, I'm shreenithi, a design engineer at a RISC-V startup called Incore. I've done things like designing security hardware, getting security hardware to work with our processor, and making sure applications can be authenticated at boot time. </p>

<div class="contact-links">
    <a href="https://linkedin.com/in/shyer" class="contact-link linkedin">
        <span class="contact-icon">LinkedIn</span>
    </a>
    <a href="https://github.com/wickedb" class="contact-link github">
        <span class="contact-icon">GitHub</span>
    </a>
</div>

## Professional Experience

<div class="experience-item">
    <div class="experience-title">RTL Design Engineer, <span class="experience-company"><a href="https://incoresemi.com/" class="inline-link" target="_blank">Incore Semiconductors</a></span></div>
    <div class="experience-period">2023-Present</div>
    <div class="experience-description">
        <ul>
            <li>Secure boot refactoring and feature addition</li>
            <li>SoC integration of Opentitan OTBN</li>
            <li>Architecture and implementation of Worldguard (RISC-V TEE)</li>
            <li>Tapeouts: InSoc-1 secure boot modes</li>
        </ul>
        <div class="skills-list">
            <span class="skill-tag">RTL Design</span>
            <span class="skill-tag">Embedded-C</span>
            <span class="skill-tag">Python</span>
            <span class="skill-tag">Hardware Security</span>
        </div>
    </div>
</div>

<div class="experience-item">
    <div class="experience-title">Intern, SRC Research Scholar, <span class="experience-company"><a href="https://www.chips.pes.edu/" class="inline-link" target="_blank">CHIPS @ PES</a></span></div>
    <div class="experience-period">2021-2023</div>
    <div class="experience-description">
        <ul>
            <li>Domain specific FPGA overlays</li>
            <li>Utilized a RISC-V GPGPU to establish optimal workload distribution among cores</li>
        </ul>
        <div class="skills-list">
            <span class="skill-tag">CUDA</span>
            <span class="skill-tag">OpenCL</span>
            <span class="skill-tag">FPGA</span>
            <span class="skill-tag">Dynamic Trace Profiling</span>
        </div>
    </div>
</div>

## Education

<div class="education-item">
    <div class="education-institution">BTech, PES University, Bangalore</div>
    <div class="education-details">
        <span>Major: Electronics and Communication</span>
        <span>Minor: Computer Science</span>
        <span>GPA: 8.1/10</span>
    </div>
</div>

## Relevant Projects

<div class="project-item">
    <div class="project-title">Image Steganography on an FPGA</div>
    <div class="project-description">
        <ul>
            <li>LSB steganography to verify sensitive data</li>
            <li>Implemented on an Artix-7 35T configured with Shakti's pinaka processor</li>
            <li>Awarded 3rd place in the Hack eZee hardware design contest</li>
        </ul>
        <div class="skills-list">
            <span class="skill-tag">FPGA</span>
            <span class="skill-tag">Steganography</span>
            <span class="skill-tag">Hardware Design</span>
        </div>
    </div>
</div>

## Workshops & Volunteering

<div class="experience-item">
    <div class="experience-title">Speaker, <span class="experience-company"><a href="https://www.chips.pes.edu/" class="inline-link" target="_blank">CHIPS @ PES</a></span></div>
    <div class="experience-description">
        <p>Hosted day 2 of the FPGA track of Summer School 2024 - <a href="https://pitch.com/v/intro-to-pynq-vtdac4" class="inline-link" target="_blank">PYNQ Z2/ZU boards</a></p>
    </div>
</div>

<!-- ## Certifications

<ul class="certifications-list">
    <li>CS6630 SPM IITM</li>
    <li>LFD210: RISC-V Fundamentals</li>
    <li>Nand2tetris Part 1</li>
    <li>Fundamentals of Parallelism</li>
    <li>Electronics Prototyping</li>
</ul> -->
