0.4
2016.2
/home/jinstorm/vivado/lab03/lab03.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sim_1/new/sim_ALU.v,1637668306,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/ADD.v,1637667497,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/ALU.v,1637669634,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/Decoder38.v,1637667490,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/SUB.v,1637669337,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/addr_16bit.v,1636873909,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/addr_32bit.v,1636876595,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/addr_4bit.v,1636874422,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/fulladder.v,1636872902,verilog,,,,,,,,,,,
/home/jinstorm/vivado/lab03/lab03.srcs/sources_1/new/halfadder.v,1636872653,verilog,,,,,,,,,,,
