

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Mon Aug 29 12:25:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.468 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
    +---------+---------+-----------+-----------+------+---------+---------+
    |     4547|  2081163|  25.577 us|  11.707 ms|  4547|  2081163|       no|
    +---------+---------+-----------+-----------+------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |                                                              |                                                   |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min   |    max    | min |  max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+
        |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2  |       68|     1924|  0.383 us|  10.822 us|   68|  1924|       no|
        |grp_reg_unsigned_short_s_fu_141                               |reg_unsigned_short_s                               |        1|        1|  5.625 ns|   5.625 ns|    1|     1|      yes|
        |grp_reg_unsigned_short_s_fu_147                               |reg_unsigned_short_s                               |        1|        1|  5.625 ns|   5.625 ns|    1|     1|      yes|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+-----------+-----+------+---------+

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_617_1  |     4544|  2081160|  71 ~ 1927|          -|          -|  64 ~ 1080|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     39|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      86|    171|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      53|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     139|    292|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116  |MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2  |        0|   0|  64|  171|    0|
    |grp_reg_unsigned_short_s_fu_141                               |reg_unsigned_short_s                               |        0|   0|  11|    0|    0|
    |grp_reg_unsigned_short_s_fu_147                               |reg_unsigned_short_s                               |        0|   0|  11|    0|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                         |                                                   |        0|   0|  86|  171|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                   Variable Name                                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_172_p2                                                                     |         +|   0|  0|  12|          11|           1|
    |sub_fu_158_p2                                                                     |         +|   0|  0|  12|          11|           2|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_m_axis_video_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln617_fu_167_p2                                                              |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1                                                                   |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                             |          |   0|  0|  39|          35|          16|
    +----------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Height_blk_n                |   9|          2|    1|          2|
    |WidthOut_blk_n              |   9|          2|    1|          2|
    |ap_NS_fsm                   |  37|          7|    1|          7|
    |ap_done                     |   9|          2|    1|          2|
    |i_fu_80                     |   9|          2|   11|         22|
    |stream_out_hresampled_read  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  82|         17|   16|         37|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   6|   0|    6|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |cols_reg_200                                                               |  11|   0|   11|          0|
    |grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_80                                                                    |  11|   0|   11|          0|
    |rows_reg_195                                                               |  11|   0|   11|          0|
    |sof_reg_102                                                                |   1|   0|    1|          0|
    |sub_reg_205                                                                |  11|   0|   11|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |  53|   0|   53|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|stream_out_hresampled_dout            |   in|   24|     ap_fifo|    stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|    stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|    stream_out_hresampled|       pointer|
|stream_out_hresampled_empty_n         |   in|    1|     ap_fifo|    stream_out_hresampled|       pointer|
|stream_out_hresampled_read            |  out|    1|     ap_fifo|    stream_out_hresampled|       pointer|
|m_axis_video_TDATA                    |  out|   24|        axis|    m_axis_video_V_data_V|       pointer|
|m_axis_video_TVALID                   |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY                   |   in|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TDEST                    |  out|    1|        axis|    m_axis_video_V_dest_V|       pointer|
|m_axis_video_TKEEP                    |  out|    3|        axis|    m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB                    |  out|    3|        axis|    m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER                    |  out|    1|        axis|    m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST                    |  out|    1|        axis|    m_axis_video_V_last_V|       pointer|
|m_axis_video_TID                      |  out|    1|        axis|      m_axis_video_V_id_V|       pointer|
|Height_dout                           |   in|   11|     ap_fifo|                   Height|       pointer|
|Height_num_data_valid                 |   in|    2|     ap_fifo|                   Height|       pointer|
|Height_fifo_cap                       |   in|    2|     ap_fifo|                   Height|       pointer|
|Height_empty_n                        |   in|    1|     ap_fifo|                   Height|       pointer|
|Height_read                           |  out|    1|     ap_fifo|                   Height|       pointer|
|WidthOut_dout                         |   in|   11|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_num_data_valid               |   in|    2|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_fifo_cap                     |   in|    2|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_empty_n                      |   in|    1|     ap_fifo|                 WidthOut|       pointer|
|WidthOut_read                         |  out|    1|     ap_fifo|                 WidthOut|       pointer|
|p_read                                |   in|    8|     ap_none|                   p_read|        scalar|
+--------------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.05ns)   --->   "%Height_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %Height"   --->   Operation 8 'read' 'Height_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (2.05ns)   --->   "%WidthOut_read = read i11 @_ssdm_op_Read.ap_fifo.i11P0A, i11 %WidthOut"   --->   Operation 9 'read' 'WidthOut_read' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 10 [2/2] (0.00ns)   --->   "%rows = call i11 @reg<unsigned short>, i11 %Height_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:577]   --->   Operation 10 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "%cols = call i11 @reg<unsigned short>, i11 %WidthOut_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 11 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %Height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.05ns)   --->   "%p_read_56 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 14 'read' 'p_read_56' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %WidthOut, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m_axis_video_V_dest_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_user_V, i3 %m_axis_video_V_strb_V, i3 %m_axis_video_V_keep_V, i24 %m_axis_video_V_data_V, void @empty, i32 1, i32 1, void @empty_45, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%rows = call i11 @reg<unsigned short>, i11 %Height_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:577]   --->   Operation 18 'call' 'rows' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%cols = call i11 @reg<unsigned short>, i11 %WidthOut_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 19 'call' 'cols' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 20 [1/1] (1.63ns)   --->   "%sub = add i11 %cols, i11 2047" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 20 'add' 'sub' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.58ns)   --->   "%br_ln0 = br void %VITIS_LOOP_619_2"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sof = phi i1 0, void %VITIS_LOOP_619_2.split, i1 1, void %entry"   --->   Operation 22 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.88ns)   --->   "%icmp_ln617 = icmp_eq  i11 %i_1, i11 %rows" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 24 'icmp' 'icmp_ln617' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1080, i64 0"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.63ns)   --->   "%i_2 = add i11 %i_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 26 'add' 'i_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln617 = br i1 %icmp_ln617, void %VITIS_LOOP_619_2.split, void %for.end88.loopexit" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 27 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = (!icmp_ln617)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln617 = store i11 %i_2, i11 %i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 29 'store' 'store_ln617' <Predicate = (!icmp_ln617)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.46>
ST_4 : Operation 30 [2/2] (3.46ns)   --->   "%call_ln578 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2, i1 %sof, i11 %cols, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i8 %p_read_56, i11 %sub, i24 %stream_out_hresampled" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 30 'call' 'call_ln578' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616]   --->   Operation 31 'specloopname' 'specloopname_ln616' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/2] (3.41ns)   --->   "%call_ln578 = call void @MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2, i1 %sof, i11 %cols, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i8 %p_read_56, i11 %sub, i24 %stream_out_hresampled" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:578]   --->   Operation 32 'call' 'call_ln578' <Predicate = true> <Delay = 3.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln617 = br void %VITIS_LOOP_619_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:617]   --->   Operation 33 'br' 'br_ln617' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ Height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ WidthOut]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0111110]
Height_read           (read             ) [ 0000000]
WidthOut_read         (read             ) [ 0000000]
store_ln0             (store            ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
p_read_56             (read             ) [ 0001110]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
rows                  (call             ) [ 0001110]
cols                  (call             ) [ 0001110]
sub                   (add              ) [ 0001110]
br_ln0                (br               ) [ 0011110]
sof                   (phi              ) [ 0001110]
i_1                   (load             ) [ 0000000]
icmp_ln617            (icmp             ) [ 0001110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
i_2                   (add              ) [ 0000000]
br_ln617              (br               ) [ 0000000]
empty                 (wait             ) [ 0000000]
store_ln617           (store            ) [ 0000000]
specloopname_ln616    (specloopname     ) [ 0000000]
call_ln578            (call             ) [ 0000000]
br_ln617              (br               ) [ 0011110]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Height">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="WidthOut">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthOut"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg<unsigned short>"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_38"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="Height_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="11" slack="0"/>
<pin id="87" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Height_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="WidthOut_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthOut_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_56_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_56/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="sof_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="sof_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="1"/>
<pin id="119" dir="0" index="2" bw="11" slack="2"/>
<pin id="120" dir="0" index="3" bw="24" slack="0"/>
<pin id="121" dir="0" index="4" bw="3" slack="0"/>
<pin id="122" dir="0" index="5" bw="3" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="0" index="8" bw="1" slack="0"/>
<pin id="126" dir="0" index="9" bw="1" slack="0"/>
<pin id="127" dir="0" index="10" bw="8" slack="2"/>
<pin id="128" dir="0" index="11" bw="11" slack="2"/>
<pin id="129" dir="0" index="12" bw="24" slack="0"/>
<pin id="130" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln578/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_reg_unsigned_short_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_reg_unsigned_short_s_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="11" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_1_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="2"/>
<pin id="166" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln617_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="0"/>
<pin id="169" dir="0" index="1" bw="11" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln617/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="11" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln617_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="11" slack="0"/>
<pin id="180" dir="0" index="1" bw="11" slack="2"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln617/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="11" slack="0"/>
<pin id="185" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="190" class="1005" name="p_read_56_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="2"/>
<pin id="192" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_56 "/>
</bind>
</comp>

<comp id="195" class="1005" name="rows_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="200" class="1005" name="cols_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="2"/>
<pin id="202" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="205" class="1005" name="sub_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="2"/>
<pin id="207" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="22" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="102" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="102" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="115"><net_src comp="107" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="132"><net_src comp="102" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="145"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="84" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="26" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="90" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="147" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="171"><net_src comp="164" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="164" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="80" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="193"><net_src comp="96" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="116" pin=10"/></net>

<net id="198"><net_src comp="141" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="203"><net_src comp="147" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="208"><net_src comp="158" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="116" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {4 5 }
	Port: m_axis_video_V_keep_V | {4 5 }
	Port: m_axis_video_V_strb_V | {4 5 }
	Port: m_axis_video_V_user_V | {4 5 }
	Port: m_axis_video_V_last_V | {4 5 }
	Port: m_axis_video_V_id_V | {4 5 }
	Port: m_axis_video_V_dest_V | {4 5 }
 - Input state : 
	Port: MultiPixStream2AXIvideo : stream_out_hresampled | {4 5 }
	Port: MultiPixStream2AXIvideo : m_axis_video_V_data_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_keep_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_strb_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_user_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_last_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_id_V | {}
	Port: MultiPixStream2AXIvideo : m_axis_video_V_dest_V | {}
	Port: MultiPixStream2AXIvideo : Height | {1 }
	Port: MultiPixStream2AXIvideo : WidthOut | {1 }
	Port: MultiPixStream2AXIvideo : p_read | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		sub : 1
	State 3
		icmp_ln617 : 1
		i_2 : 1
		br_ln617 : 2
		store_ln617 : 2
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|
| Operation|                        Functional Unit                       |    FF   |   LUT   |
|----------|--------------------------------------------------------------|---------|---------|
|          | grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2_fu_116 |   131   |    34   |
|   call   |                grp_reg_unsigned_short_s_fu_141               |    11   |    0    |
|          |                grp_reg_unsigned_short_s_fu_147               |    11   |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|    add   |                          sub_fu_158                          |    0    |    12   |
|          |                          i_2_fu_172                          |    0    |    12   |
|----------|--------------------------------------------------------------|---------|---------|
|   icmp   |                       icmp_ln617_fu_167                      |    0    |    11   |
|----------|--------------------------------------------------------------|---------|---------|
|          |                    Height_read_read_fu_84                    |    0    |    0    |
|   read   |                   WidthOut_read_read_fu_90                   |    0    |    0    |
|          |                     p_read_56_read_fu_96                     |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|
|   Total  |                                                              |   153   |    69   |
|----------|--------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|   cols_reg_200  |   11   |
|    i_reg_183    |   11   |
|p_read_56_reg_190|    8   |
|   rows_reg_195  |   11   |
|   sof_reg_102   |    1   |
|   sub_reg_205   |   11   |
+-----------------+--------+
|      Total      |   53   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| sof_reg_102 |  p0  |   3  |   1  |    3   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    3   ||  1.7073 ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   153  |   69   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   53   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   206  |   78   |
+-----------+--------+--------+--------+
