 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : carry_select_adder
Version: U-2022.12-SP7
Date   : Tue Dec 12 18:06:11 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: b[0] (input port)
  Endpoint: overflow (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U43/Q (MUX21X1)                                         0.40       7.04 f
  U42/Q (AND2X1)                                          0.16       7.20 f
  U40/Q (MUX21X1)                                         0.19       7.39 f
  overflow (out)                                          0.22       7.61 f
  data arrival time                                                  7.61
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[31] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U43/Q (MUX21X1)                                         0.40       7.05 r
  sum[31] (out)                                           0.27       7.32 r
  data arrival time                                                  7.32
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[30] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U25/Q (MUX21X1)                                         0.39       7.04 r
  sum[30] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[29] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U26/Q (MUX21X1)                                         0.39       7.04 r
  sum[29] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[28] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U27/Q (MUX21X1)                                         0.39       7.04 r
  sum[28] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[27] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U28/Q (MUX21X1)                                         0.39       7.04 r
  sum[27] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[26] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U29/Q (MUX21X1)                                         0.39       7.04 r
  sum[26] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[25] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U30/Q (MUX21X1)                                         0.39       7.04 r
  sum[25] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[24] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U31/Q (MUX21X1)                                         0.39       7.04 r
  sum[24] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: b[0] (input port)
  Endpoint: sum[23] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  carry_select_adder 8000                  saed90nm_typ_ht
  FullAdder_16bit_0_DW01_add_0_DW01_add_2
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    1.00       1.00 f
  b[0] (in)                                               0.00       1.00 f
  u1/b[0] (FullAdder_16bit_0)                             0.00       1.00 f
  u1/add_1_root_add_59_2/B[0] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       1.00 f
  u1/add_1_root_add_59_2/U1_0/CO (FADDX1)                 0.40       1.40 f
  u1/add_1_root_add_59_2/U1_1/CO (FADDX1)                 0.34       1.75 f
  u1/add_1_root_add_59_2/U1_2/CO (FADDX1)                 0.34       2.09 f
  u1/add_1_root_add_59_2/U1_3/CO (FADDX1)                 0.34       2.43 f
  u1/add_1_root_add_59_2/U1_4/CO (FADDX1)                 0.34       2.77 f
  u1/add_1_root_add_59_2/U1_5/CO (FADDX1)                 0.34       3.11 f
  u1/add_1_root_add_59_2/U1_6/CO (FADDX1)                 0.34       3.45 f
  u1/add_1_root_add_59_2/U1_7/CO (FADDX1)                 0.34       3.79 f
  u1/add_1_root_add_59_2/U1_8/CO (FADDX1)                 0.34       4.13 f
  u1/add_1_root_add_59_2/U1_9/CO (FADDX1)                 0.34       4.47 f
  u1/add_1_root_add_59_2/U1_10/CO (FADDX1)                0.34       4.81 f
  u1/add_1_root_add_59_2/U1_11/CO (FADDX1)                0.34       5.15 f
  u1/add_1_root_add_59_2/U1_12/CO (FADDX1)                0.34       5.49 f
  u1/add_1_root_add_59_2/U1_13/CO (FADDX1)                0.34       5.83 f
  u1/add_1_root_add_59_2/U1_14/CO (FADDX1)                0.34       6.17 f
  u1/add_1_root_add_59_2/U1_15/CO (FADDX1)                0.47       6.64 f
  u1/add_1_root_add_59_2/SUM[16] (FullAdder_16bit_0_DW01_add_0_DW01_add_2)
                                                          0.00       6.64 f
  u1/cout (FullAdder_16bit_0)                             0.00       6.64 f
  U32/Q (MUX21X1)                                         0.39       7.04 r
  sum[23] (out)                                           0.22       7.26 r
  data arrival time                                                  7.26
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
