Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun May 25 21:32:11 2025
| Host         : AKSHAYA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_sub_timing_summary_routed.rpt -pb adder_sub_timing_summary_routed.pb -rpx adder_sub_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_sub
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.461ns  (logic 5.322ns (56.254%)  route 4.139ns (43.746%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.544     3.066    a_IBUF[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I0_O)        0.124     3.190 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.743     3.934    c_1
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124     4.058 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.851     5.909    cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         3.552     9.461 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     9.461    cout
    V17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.330ns  (logic 5.331ns (57.135%)  route 3.999ns (42.865%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.544     3.066    a_IBUF[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I0_O)        0.124     3.190 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.732     3.922    c_1
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124     4.046 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.770    out_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.330 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.330    out[3]
    T11                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 5.335ns (57.987%)  route 3.865ns (42.013%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.544     3.066    a_IBUF[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I0_O)        0.124     3.190 r  out_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.457     3.648    c_1
    SLICE_X0Y57          LUT4 (Prop_lut4_I3_O)        0.124     3.772 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.864     5.636    out_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         3.565     9.200 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.200    out[2]
    U11                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.866ns  (logic 5.454ns (61.519%)  route 3.412ns (38.481%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         1.522     1.522 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.544     3.066    a_IBUF[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I1_O)        0.152     3.218 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.868     5.086    out_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         3.780     8.866 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.866    out[1]
    U12                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 5.196ns (63.104%)  route 3.038ns (36.896%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  b1[0] (IN)
                         net (fo=0)                   0.000     0.000    b1[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  b1_IBUF[0]_inst/O
                         net (fo=3, routed)           1.214     2.716    b1_IBUF[0]
    SLICE_X0Y56          LUT2 (Prop_lut2_I0_O)        0.124     2.840 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.825     4.664    out_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.235 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.235    out[0]
    V12                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.598ns (68.751%)  route 0.726ns (31.249%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sub_IBUF_inst/O
                         net (fo=5, routed)           0.376     0.667    sub_IBUF
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.712 r  out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.063    out_OBUF[3]
    T11                  OBUF (Prop_obuf_I_O)         1.261     2.324 r  out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.324    out[3]
    T11                                                               r  out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.579ns (67.547%)  route 0.759ns (32.453%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  b1[3] (IN)
                         net (fo=0)                   0.000     0.000    b1[3]
    V11                  IBUF (Prop_ibuf_I_O)         0.282     0.282 r  b1_IBUF[3]_inst/O
                         net (fo=2, routed)           0.347     0.629    b1_IBUF[3]
    SLICE_X0Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.674 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.411     1.085    cout_OBUF
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.338 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.338    cout
    V17                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.584ns (65.823%)  route 0.823ns (34.177%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           0.431     0.699    a_IBUF[0]
    SLICE_X0Y56          LUT2 (Prop_lut2_I1_O)        0.045     0.744 r  out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.136    out_OBUF[0]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.407 r  out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.407    out[0]
    V12                                                               r  out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.602ns (64.785%)  route 0.871ns (35.215%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  sub_IBUF_inst/O
                         net (fo=5, routed)           0.462     0.753    sub_IBUF
    SLICE_X0Y57          LUT4 (Prop_lut4_I1_O)        0.045     0.798 r  out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.207    out_OBUF[2]
    U11                  OBUF (Prop_obuf_I_O)         1.265     2.472 r  out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.472    out[2]
    U11                                                               r  out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b1[1]
                            (input port)
  Destination:            out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.654ns (66.427%)  route 0.836ns (33.573%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  b1[1] (IN)
                         net (fo=0)                   0.000     0.000    b1[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.267     0.267 r  b1_IBUF[1]_inst/O
                         net (fo=2, routed)           0.423     0.690    b1_IBUF[1]
    SLICE_X0Y56          LUT5 (Prop_lut5_I0_O)        0.046     0.736 r  out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.413     1.149    out_OBUF[1]
    U12                  OBUF (Prop_obuf_I_O)         1.341     2.489 r  out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.489    out[1]
    U12                                                               r  out[1] (OUT)
  -------------------------------------------------------------------    -------------------





