Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 28 10:01:48 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mx_rcvr_timing_summary_routed.rpt -rpx mx_rcvr_timing_summary_routed.rpx
| Design       : mx_rcvr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.573        0.000                      0                  917        0.115        0.000                      0                  917        4.500        0.000                       0                   443  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.573        0.000                      0                  917        0.115        0.000                      0                  917        4.500        0.000                       0                   443  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 2.895ns (30.915%)  route 6.469ns (69.085%))
  Logic Levels:           10  (CARRY4=2 LUT3=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.900     5.503    U_SFD_CORR/CLK
    SLICE_X3Y47          FDRE                                         r  U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.286     7.245    U_SFD_CORR/shreg_reg[125][46]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  U_SFD_CORR/g0_b0__47/O
                         net (fo=2, routed)           0.663     8.032    U_SFD_CORR/g0_b0__47_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.148     8.180 r  U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.076     9.256    U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.328     9.584 r  U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.069    10.653    U_SFD_CORR/shreg_reg[53]_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.124    10.777 r  U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.891    11.668    U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.149    11.817 r  U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.455    12.273    U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.328    12.601 r  U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.698    13.299    U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.327    13.626 r  U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.330    13.956    U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.124    14.080 r  U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    14.080    U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.613 r  U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.613    U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X8Y46          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.867 r  U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.867    U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X8Y46          FDRE                                         r  U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y46          FDRE                                         r  U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y46          FDRE (Setup_fdre_C_D)        0.094    15.440    U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.440    
                         arrival time                         -14.867    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.220ns  (logic 2.751ns (29.836%)  route 6.469ns (70.164%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.900     5.503    U_SFD_CORR/CLK
    SLICE_X3Y47          FDRE                                         r  U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.286     7.245    U_SFD_CORR/shreg_reg[125][46]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  U_SFD_CORR/g0_b0__47/O
                         net (fo=2, routed)           0.663     8.032    U_SFD_CORR/g0_b0__47_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.148     8.180 r  U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.076     9.256    U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.328     9.584 r  U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.069    10.653    U_SFD_CORR/shreg_reg[53]_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.124    10.777 r  U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.891    11.668    U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.149    11.817 r  U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.455    12.273    U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.328    12.601 r  U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.698    13.299    U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.327    13.626 r  U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.330    13.956    U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.124    14.080 r  U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    14.080    U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    14.723 r  U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.723    U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.455    U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -14.723    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.155ns  (logic 2.686ns (29.338%)  route 6.469ns (70.662%))
  Logic Levels:           9  (CARRY4=1 LUT3=4 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.900     5.503    U_SFD_CORR/CLK
    SLICE_X3Y47          FDRE                                         r  U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.286     7.245    U_SFD_CORR/shreg_reg[125][46]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  U_SFD_CORR/g0_b0__47/O
                         net (fo=2, routed)           0.663     8.032    U_SFD_CORR/g0_b0__47_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.148     8.180 r  U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.076     9.256    U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.328     9.584 r  U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.069    10.653    U_SFD_CORR/shreg_reg[53]_2
    SLICE_X9Y45          LUT3 (Prop_lut3_I0_O)        0.124    10.777 r  U_SFD_CORR/csum[7]_i_27__0/O
                         net (fo=4, routed)           0.891    11.668    U_SFD_CORR/csum[7]_i_27__0_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.149    11.817 r  U_SFD_CORR/csum[7]_i_30__0/O
                         net (fo=2, routed)           0.455    12.273    U_SFD_CORR/csum[7]_i_30__0_n_0
    SLICE_X7Y46          LUT3 (Prop_lut3_I2_O)        0.328    12.601 r  U_SFD_CORR/csum[7]_i_15/O
                         net (fo=3, routed)           0.698    13.299    U_SFD_CORR/csum[7]_i_15_n_0
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.327    13.626 r  U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.330    13.956    U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X8Y45          LUT5 (Prop_lut5_I2_O)        0.124    14.080 r  U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    14.080    U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    14.658 r  U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.658    U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.455    U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.038ns  (logic 2.737ns (30.283%)  route 6.301ns (69.717%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.900     5.503    U_SFD_CORR/CLK
    SLICE_X3Y47          FDRE                                         r  U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.286     7.245    U_SFD_CORR/shreg_reg[125][46]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  U_SFD_CORR/g0_b0__47/O
                         net (fo=2, routed)           0.663     8.032    U_SFD_CORR/g0_b0__47_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.148     8.180 r  U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.076     9.256    U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.328     9.584 r  U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.237    10.821    U_SFD_CORR/shreg_reg[53]_2
    SLICE_X9Y46          LUT5 (Prop_lut5_I1_O)        0.124    10.945 r  U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           0.667    11.612    U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.152    11.764 r  U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.669    12.433    U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.360    12.793 r  U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.513    13.306    U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.326    13.632 r  U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.190    13.822    U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.218 r  U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.218    U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.541 r  U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.541    U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.455    U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 2.633ns (29.472%)  route 6.301ns (70.528%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.900     5.503    U_SFD_CORR/CLK
    SLICE_X3Y47          FDRE                                         r  U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.286     7.245    U_SFD_CORR/shreg_reg[125][46]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  U_SFD_CORR/g0_b0__47/O
                         net (fo=2, routed)           0.663     8.032    U_SFD_CORR/g0_b0__47_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.148     8.180 r  U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.076     9.256    U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.328     9.584 r  U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.237    10.821    U_SFD_CORR/shreg_reg[53]_2
    SLICE_X9Y46          LUT5 (Prop_lut5_I1_O)        0.124    10.945 r  U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           0.667    11.612    U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.152    11.764 r  U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.669    12.433    U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.360    12.793 r  U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.513    13.306    U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X9Y44          LUT3 (Prop_lut3_I0_O)        0.326    13.632 r  U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.190    13.822    U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    14.218 r  U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.218    U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X8Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.437 r  U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.437    U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y45          FDRE                                         r  U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.109    15.455    U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.429ns  (logic 2.598ns (30.822%)  route 5.831ns (69.178%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.898     5.501    U_PREAMBLE_CORR/CLK
    SLICE_X6Y43          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.039     7.057    U_SFD_CORR/sel[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.181 r  U_SFD_CORR/g0_b2__1/O
                         net (fo=2, routed)           0.936     8.117    U_SFD_CORR/g0_b2__1_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.451     8.692    U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.118     8.810 r  U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           1.016     9.825    U_PREAMBLE_CORR/shreg_reg[111]_2
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.352    10.177 r  U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.824    11.001    U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.361    11.362 r  U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.675    12.037    U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I3_O)        0.327    12.364 r  U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.323    12.688    U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.124    12.812 r  U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.568    13.380    U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.930 r  U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.930    U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X2Y45          FDRE                                         r  U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.771    15.193    U_PREAMBLE_CORR/CLK
    SLICE_X2Y45          FDRE                                         r  U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)       -0.150    15.275    U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.507ns  (logic 2.273ns (26.720%)  route 6.234ns (73.280%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.900     5.503    U_SFD_CORR/CLK
    SLICE_X3Y47          FDRE                                         r  U_SFD_CORR/shreg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  U_SFD_CORR/shreg_reg[95]/Q
                         net (fo=7, routed)           1.286     7.245    U_SFD_CORR/shreg_reg[125][46]
    SLICE_X3Y47          LUT6 (Prop_lut6_I0_O)        0.124     7.369 r  U_SFD_CORR/g0_b0__47/O
                         net (fo=2, routed)           0.663     8.032    U_SFD_CORR/g0_b0__47_n_0
    SLICE_X2Y47          LUT3 (Prop_lut3_I0_O)        0.148     8.180 r  U_SFD_CORR/csum[3]_i_77/O
                         net (fo=2, routed)           1.076     9.256    U_PREAMBLE_CORR/shreg_reg[95]_0
    SLICE_X2Y43          LUT5 (Prop_lut5_I3_O)        0.328     9.584 r  U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.237    10.821    U_SFD_CORR/shreg_reg[53]_2
    SLICE_X9Y46          LUT5 (Prop_lut5_I1_O)        0.124    10.945 r  U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           0.667    11.612    U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.152    11.764 r  U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.669    12.433    U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X9Y46          LUT5 (Prop_lut5_I0_O)        0.360    12.793 r  U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.636    13.428    U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I2_O)        0.326    13.754 r  U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    13.754    U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    14.009 r  U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.009    U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X8Y44          FDRE                                         r  U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y44          FDRE                                         r  U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    15.455    U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.627ns (31.059%)  route 5.831ns (68.941%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.898     5.501    U_PREAMBLE_CORR/CLK
    SLICE_X6Y43          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.039     7.057    U_SFD_CORR/sel[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.181 r  U_SFD_CORR/g0_b2__1/O
                         net (fo=2, routed)           0.936     8.117    U_SFD_CORR/g0_b2__1_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.451     8.692    U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.118     8.810 r  U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           1.016     9.825    U_PREAMBLE_CORR/shreg_reg[111]_2
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.352    10.177 r  U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.824    11.001    U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.361    11.362 r  U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.675    12.037    U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I3_O)        0.327    12.364 r  U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.323    12.688    U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.124    12.812 r  U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.568    13.380    U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.959 r  U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.959    U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X2Y45          FDRE                                         r  U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.771    15.193    U_PREAMBLE_CORR/CLK
    SLICE_X2Y45          FDRE                                         r  U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.109    15.534    U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 U_PREAMBLE_CORR/shreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.301ns  (logic 2.470ns (29.755%)  route 5.831ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.193ns = ( 15.193 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.898     5.501    U_PREAMBLE_CORR/CLK
    SLICE_X6Y43          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  U_PREAMBLE_CORR/shreg_reg[1]/Q
                         net (fo=7, routed)           1.039     7.057    U_SFD_CORR/sel[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I1_O)        0.124     7.181 r  U_SFD_CORR/g0_b2__1/O
                         net (fo=2, routed)           0.936     8.117    U_SFD_CORR/g0_b2__1_n_0
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.124     8.241 r  U_SFD_CORR/csum[7]_i_36/O
                         net (fo=2, routed)           0.451     8.692    U_SFD_CORR/csum[7]_i_36_n_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I1_O)        0.118     8.810 r  U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           1.016     9.825    U_PREAMBLE_CORR/shreg_reg[111]_2
    SLICE_X4Y44          LUT5 (Prop_lut5_I0_O)        0.352    10.177 r  U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.824    11.001    U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.361    11.362 r  U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.675    12.037    U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y45          LUT5 (Prop_lut5_I3_O)        0.327    12.364 r  U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.323    12.688    U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.124    12.812 r  U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.568    13.380    U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X2Y45          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    13.802 r  U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.802    U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X2Y45          FDRE                                         r  U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.771    15.193    U_PREAMBLE_CORR/CLK
    SLICE_X2Y45          FDRE                                         r  U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.267    15.461    
                         clock uncertainty           -0.035    15.425    
    SLICE_X2Y45          FDRE (Setup_fdre_C_D)        0.109    15.534    U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.534    
                         arrival time                         -13.802    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 U_SFD_CORR/shreg_reg[162]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/csum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.134ns (27.058%)  route 5.753ns (72.942%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 15.114 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.821     5.424    U_SFD_CORR/CLK
    SLICE_X11Y48         FDRE                                         r  U_SFD_CORR/shreg_reg[162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.456     5.880 r  U_SFD_CORR/shreg_reg[162]/Q
                         net (fo=4, routed)           1.275     7.154    U_SFD_CORR/shreg[162]
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.124     7.278 r  U_SFD_CORR/g0_b1__4/O
                         net (fo=4, routed)           0.957     8.235    U_SFD_CORR/g0_b1__4_n_0
    SLICE_X11Y46         LUT3 (Prop_lut3_I0_O)        0.124     8.359 r  U_SFD_CORR/csum[3]_i_58/O
                         net (fo=2, routed)           0.969     9.328    U_SFD_CORR/csum[3]_i_58_n_0
    SLICE_X7Y48          LUT5 (Prop_lut5_I3_O)        0.150     9.478 r  U_SFD_CORR/csum[3]_i_33__0/O
                         net (fo=2, routed)           0.855    10.333    U_SFD_CORR/csum[3]_i_33__0_n_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.350    10.683 r  U_SFD_CORR/csum[3]_i_18__0/O
                         net (fo=2, routed)           1.024    11.708    U_SFD_CORR/csum[3]_i_18__0_n_0
    SLICE_X9Y44          LUT5 (Prop_lut5_I3_O)        0.354    12.062 r  U_SFD_CORR/csum[3]_i_23__0/O
                         net (fo=2, routed)           0.673    12.734    U_SFD_CORR/csum[3]_i_23__0_n_0
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.326    13.060 r  U_SFD_CORR/csum[3]_i_7/O
                         net (fo=1, routed)           0.000    13.060    U_SFD_CORR/csum[3]_i_7_n_0
    SLICE_X8Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    13.310 r  U_SFD_CORR/csum_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.310    U_SFD_CORR/csum_reg[3]_i_1_n_5
    SLICE_X8Y44          FDRE                                         r  U_SFD_CORR/csum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         1.692    15.114    U_SFD_CORR/CLK
    SLICE_X8Y44          FDRE                                         r  U_SFD_CORR/csum_reg[2]/C
                         clock pessimism              0.267    15.382    
                         clock uncertainty           -0.035    15.346    
    SLICE_X8Y44          FDRE (Setup_fdre_C_D)        0.109    15.455    U_SFD_CORR/csum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.455    
                         arrival time                         -13.310    
  -------------------------------------------------------------------
                         slack                                  2.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 U_SYNC/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.141ns (26.837%)  route 0.384ns (73.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.601     1.520    U_SYNC/CLK
    SLICE_X3Y62          FDRE                                         r  U_SYNC/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_SYNC/sync_out_reg/Q
                         net (fo=2, routed)           0.384     2.046    U_SFD_CORR/sync_out
    SLICE_X5Y43          FDRE                                         r  U_SFD_CORR/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.946     2.111    U_SFD_CORR/CLK
    SLICE_X5Y43          FDRE                                         r  U_SFD_CORR/shreg_reg[0]/C
                         clock pessimism             -0.250     1.860    
    SLICE_X5Y43          FDRE (Hold_fdre_C_D)         0.070     1.930    U_SFD_CORR/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 U_PREAMBLE_CORR/shreg_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/shreg_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.671     1.591    U_PREAMBLE_CORR/CLK
    SLICE_X3Y48          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  U_PREAMBLE_CORR/shreg_reg[105]/Q
                         net (fo=4, routed)           0.068     1.800    U_SFD_CORR/shreg_reg[105]
    SLICE_X3Y48          FDRE                                         r  U_SFD_CORR/shreg_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.948     2.113    U_SFD_CORR/CLK
    SLICE_X3Y48          FDRE                                         r  U_SFD_CORR/shreg_reg[106]/C
                         clock pessimism             -0.522     1.591    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.075     1.666    U_SFD_CORR/shreg_reg[106]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_FSM/U_PLL/max_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/U_PLL/final_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.601     1.520    U_FSM/U_PLL/CLK
    SLICE_X7Y60          FDRE                                         r  U_FSM/U_PLL/max_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_FSM/U_PLL/max_time_reg[1]/Q
                         net (fo=1, routed)           0.087     1.748    U_FSM/U_PLL/max_time[1]
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.793 r  U_FSM/U_PLL/final_time[1]_i_1/O
                         net (fo=1, routed)           0.000     1.793    U_FSM/U_PLL/next_final_time[1]
    SLICE_X6Y60          FDRE                                         r  U_FSM/U_PLL/final_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.872     2.037    U_FSM/U_PLL/CLK
    SLICE_X6Y60          FDRE                                         r  U_FSM/U_PLL/final_time_reg[1]/C
                         clock pessimism             -0.503     1.533    
    SLICE_X6Y60          FDRE (Hold_fdre_C_D)         0.120     1.653    U_FSM/U_PLL/final_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ONE_N_ZERO_CORR/shreg_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.597     1.516    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X0Y68          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_IDLE_N_ERROR_CORR/shreg_reg[49]/Q
                         net (fo=4, routed)           0.076     1.734    U_ONE_N_ZERO_CORR/shreg_reg[49]_0
    SLICE_X0Y68          FDRE                                         r  U_ONE_N_ZERO_CORR/shreg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.868     2.033    U_ONE_N_ZERO_CORR/CLK
    SLICE_X0Y68          FDRE                                         r  U_ONE_N_ZERO_CORR/shreg_reg[50]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.075     1.591    U_ONE_N_ZERO_CORR/shreg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 U_PREAMBLE_CORR/shreg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/shreg_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.887%)  route 0.131ns (48.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.670     1.590    U_PREAMBLE_CORR/CLK
    SLICE_X4Y48          FDRE                                         r  U_PREAMBLE_CORR/shreg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  U_PREAMBLE_CORR/shreg_reg[103]/Q
                         net (fo=4, routed)           0.131     1.862    U_SFD_CORR/shreg_reg[103]
    SLICE_X3Y48          FDRE                                         r  U_SFD_CORR/shreg_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.948     2.113    U_SFD_CORR/CLK
    SLICE_X3Y48          FDRE                                         r  U_SFD_CORR/shreg_reg[104]/C
                         clock pessimism             -0.483     1.630    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.072     1.702    U_SFD_CORR/shreg_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 U_IDLE_N_ERROR_CORR/shreg_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ONE_N_ZERO_CORR/shreg_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.767%)  route 0.091ns (39.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.597     1.516    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X0Y68          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_IDLE_N_ERROR_CORR/shreg_reg[51]/Q
                         net (fo=4, routed)           0.091     1.748    U_ONE_N_ZERO_CORR/shreg_reg[51]_0
    SLICE_X0Y68          FDRE                                         r  U_ONE_N_ZERO_CORR/shreg_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.868     2.033    U_ONE_N_ZERO_CORR/CLK
    SLICE_X0Y68          FDRE                                         r  U_ONE_N_ZERO_CORR/shreg_reg[52]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.071     1.587    U_ONE_N_ZERO_CORR/shreg_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_SYNC/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_IDLE_N_ERROR_CORR/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.311%)  route 0.129ns (47.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.601     1.520    U_SYNC/CLK
    SLICE_X3Y62          FDRE                                         r  U_SYNC/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_SYNC/sync_out_reg/Q
                         net (fo=2, routed)           0.129     1.790    U_IDLE_N_ERROR_CORR/sync_out
    SLICE_X5Y63          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.869     2.034    U_IDLE_N_ERROR_CORR/CLK
    SLICE_X5Y63          FDRE                                         r  U_IDLE_N_ERROR_CORR/shreg_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.070     1.624    U_IDLE_N_ERROR_CORR/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/shreg_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.053%)  route 0.299ns (67.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.670     1.590    U_SFD_CORR/CLK
    SLICE_X4Y49          FDRE                                         r  U_SFD_CORR/shreg_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  U_SFD_CORR/shreg_reg[126]/Q
                         net (fo=4, routed)           0.299     2.030    U_SFD_CORR/shreg[126]
    SLICE_X5Y50          FDRE                                         r  U_SFD_CORR/shreg_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.875     2.040    U_SFD_CORR/CLK
    SLICE_X5Y50          FDRE                                         r  U_SFD_CORR/shreg_reg[127]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.070     1.859    U_SFD_CORR/shreg_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U_SFD_CORR/shreg_reg[168]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SFD_CORR/shreg_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.461%)  route 0.144ns (50.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.640     1.560    U_SFD_CORR/CLK
    SLICE_X11Y41         FDRE                                         r  U_SFD_CORR/shreg_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.141     1.701 r  U_SFD_CORR/shreg_reg[168]/Q
                         net (fo=4, routed)           0.144     1.845    U_SFD_CORR/shreg[168]
    SLICE_X13Y41         FDRE                                         r  U_SFD_CORR/shreg_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.915     2.080    U_SFD_CORR/CLK
    SLICE_X13Y41         FDRE                                         r  U_SFD_CORR/shreg_reg[169]/C
                         clock pessimism             -0.483     1.597    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.070     1.667    U_SFD_CORR/shreg_reg[169]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_FAST_COUNT/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/U_PLL/min_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.366%)  route 0.133ns (41.634%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.601     1.520    U_FAST_COUNT/CLK
    SLICE_X4Y60          FDRE                                         r  U_FAST_COUNT/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  U_FAST_COUNT/q_reg[5]/Q
                         net (fo=9, routed)           0.133     1.794    U_FSM/U_PLL/Q[5]
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  U_FSM/U_PLL/min_time[5]_i_2/O
                         net (fo=1, routed)           0.000     1.839    U_FSM/U_PLL/next_min_time[5]
    SLICE_X6Y59          FDRE                                         r  U_FSM/U_PLL/min_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=442, routed)         0.873     2.038    U_FSM/U_PLL/CLK
    SLICE_X6Y59          FDRE                                         r  U_FSM/U_PLL/min_time_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y59          FDRE (Hold_fdre_C_D)         0.121     1.658    U_FSM/U_PLL/min_time_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     U_BIT_COUNT/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     U_BIT_COUNT/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     U_BIT_COUNT/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     U_DATA/buffer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     U_DATA/buffer_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     U_DATA/buffer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     U_DATA/buffer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     U_DATA/buffer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y53     U_DATA/buffer_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    U_SLOW_SAMPLE/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    U_SLOW_SAMPLE/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    U_SLOW_SAMPLE/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    U_SLOW_SAMPLE/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    U_SLOW_SAMPLE/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y56    U_SLOW_SAMPLE/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    U_SLOW_SAMPLE/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y56    U_SLOW_SAMPLE/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     U_DATA/buffer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y53     U_DATA/buffer_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     U_IDLE_N_ERROR_CORR/csum_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y65     U_IDLE_N_ERROR_CORR/csum_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     U_IDLE_N_ERROR_CORR/csum_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     U_IDLE_N_ERROR_CORR/csum_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     U_IDLE_N_ERROR_CORR/csum_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y66     U_ONE_N_ZERO_CORR/shreg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     U_ONE_N_ZERO_CORR/shreg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     U_ONE_N_ZERO_CORR/shreg_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y65     U_ONE_N_ZERO_CORR/shreg_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     U_ONE_N_ZERO_CORR/shreg_reg[31]/C



