<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P5-Lab.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instr_Memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instr_Memory_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testbench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testbench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testbench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testbench.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testbench_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1575485240" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1575485240">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577314992" xil_pn:in_ck="8069834947958370519" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1577314992">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../P5-2019-Summer/ALU.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/Controller.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/DM_8bit.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/GRF.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/IM.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/PC.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/compare.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/conflict.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/ext.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/mips.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/pipelineregs.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1577314996" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1577314996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577314996" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5558365987384360765" xil_pn:start_ts="1577314996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1575485805" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6013256537773672785" xil_pn:start_ts="1575485805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577314996" xil_pn:in_ck="8069834947958370519" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1577314996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../P5-2019-Summer/ALU.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/Controller.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/DM_8bit.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/GRF.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/IM.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/PC.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/compare.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/conflict.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/ext.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/mips.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/pipelineregs.v"/>
      <outfile xil_pn:name="../P5-2019-Summer/testbench.v"/>
    </transform>
    <transform xil_pn:end_ts="1577314999" xil_pn:in_ck="8069834947958370519" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4687116895570122126" xil_pn:start_ts="1577314996">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1577314999" xil_pn:in_ck="5130740870405816590" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-6135673076640466575" xil_pn:start_ts="1577314999">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5563635371948896707" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6013256537773672785" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="6075245583379680512" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313821" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2772709038632875257" xil_pn:start_ts="1577313821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1577313828" xil_pn:in_ck="8069834947958370519" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="12067613416052107" xil_pn:start_ts="1577313821">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="testbench.lso"/>
      <outfile xil_pn:name="testbench.prj"/>
      <outfile xil_pn:name="testbench.syr"/>
      <outfile xil_pn:name="testbench.xst"/>
      <outfile xil_pn:name="testbench_stx_beh.prj"/>
      <outfile xil_pn:name="testbench_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1577313828" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119187416925170846" xil_pn:start_ts="1577313828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
