
---------- Begin Simulation Statistics ----------
host_inst_rate                                 620128                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402252                       # Number of bytes of host memory used
host_seconds                                    32.25                       # Real time elapsed on the host
host_tick_rate                              572358209                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.018460                       # Number of seconds simulated
sim_ticks                                 18460425000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 46885.061557                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 43096.620794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4229395                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1252909500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.006279                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                26723                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             12844                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    598138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 80662.517530                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 88387.664408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799814                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    4177995758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51796                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25529                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2321678781                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26267                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21358.434420                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 59082.964259                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.136897                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            9317                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     89726783                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    550475978                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7107728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 69166.765471                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 72729.955189                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7029209                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5430905258                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.011047                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 78519                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              38373                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2919816781                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965785                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.963748                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7107728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 69166.765471                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 72729.955189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7029209                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5430905258                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.011047                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                78519                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             38373                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2919816781                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28100                       # number of replacements
system.cpu.dcache.sampled_refs                  29124                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.963748                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7051995                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505753800000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25299                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11276403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14184.603393                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11366.028840                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11200711                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1073661000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006712                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75692                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2943                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    826844500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        65000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 153.963780                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       195000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11276403                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14184.603393                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11366.028840                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11200711                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1073661000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006712                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75692                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2943                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    826844500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809837                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.636328                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11276403                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14184.603393                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11366.028840                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11200711                       # number of overall hits
system.cpu.icache.overall_miss_latency     1073661000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006712                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75692                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2943                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    826844500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.636328                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11200711                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 71963.388552                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1067360979                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 14832                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15245                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     114625.718296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 99337.315481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1067                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1625163434                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.930010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      14178                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1407808435                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.929616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 14172                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       79946.253810                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64438.466495                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          80395                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              498305000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.071951                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         6233                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         400034000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.071663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    6208                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56966.983578                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41033.307204                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           627890093                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      452269112                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25299                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.351423                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101873                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        104035.492333                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   88706.694553                       # average overall mshr miss latency
system.l2.demand_hits                           81462                       # number of demand (read+write) hits
system.l2.demand_miss_latency              2123468434                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.200357                       # miss rate for demand accesses
system.l2.demand_misses                         20411                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1807842435                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.200053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    20380                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.256270                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.074877                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4198.722760                       # Average occupied blocks per context
system.l2.occ_blocks::1                   1226.789799                       # Average occupied blocks per context
system.l2.overall_accesses                     101873                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       104035.492333                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  81654.078553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          81462                       # number of overall hits
system.l2.overall_miss_latency             2123468434                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.200357                       # miss rate for overall accesses
system.l2.overall_misses                        20411                       # number of overall misses
system.l2.overall_mshr_hits                        29                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2875203414                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.345646                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   35212                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.896980                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         13304                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        15426                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        30823                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            14832                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          565                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9745                       # number of replacements
system.l2.sampled_refs                          17782                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5425.512560                       # Cycle average of tags in use
system.l2.total_refs                            95159                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8782                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 30150835                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         267070                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       434923                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40324                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       496902                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         514228                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5850                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       373086                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6327205                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.606639                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.376961                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3375236     53.34%     53.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       906689     14.33%     67.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416742      6.59%     74.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       401741      6.35%     80.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       404146      6.39%     87.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192004      3.03%     90.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       144083      2.28%     92.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113478      1.79%     94.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       373086      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6327205                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40295                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1346971                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.677001                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.677001                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       997025                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           42                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11443                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13466919                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3391750                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1926030                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       254206                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12399                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4076427                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4074828                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1599                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2485228                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2485013                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              215                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1591199                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1589815                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1384                       # DTB write misses
system.switch_cpus_1.fetch.Branches            514228                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1276306                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3240197                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        58854                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13641424                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        166970                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.075957                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1276306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       272920                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.014977                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6581411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.072720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.355624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4617539     70.16%     70.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          37733      0.57%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76762      1.17%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          65504      1.00%     72.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         172669      2.62%     75.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          60665      0.92%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          52339      0.80%     77.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39980      0.61%     77.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1458220     22.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6581411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                188603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         381026                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179165                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.611054                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4298143                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1640885                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7590655                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10578536                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753341                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5718351                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.562557                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10583927                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42382                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67540                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2736736                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       460786                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1841504                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11514904                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2657258                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       128137                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10906857                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1523                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          332                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       254206                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4726                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       315981                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        38663                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3539                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       423683                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       371608                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3539                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.477103                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.477103                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      4093828     37.10%     37.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388829      3.52%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331374     12.07%     52.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.69% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18065      0.16%     52.85% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851296      7.71%     60.57% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     60.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     60.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2686144     24.34%     84.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1659297     15.04%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11034995                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       389041                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.035255                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51353     13.20%     13.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52969     13.62%     26.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     26.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16474      4.23%     31.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     31.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     31.05% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        98271     25.26%     56.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     56.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     56.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       119222     30.65%     86.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        50752     13.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6581411                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.676691                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.005970                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2916304     44.31%     44.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1011084     15.36%     59.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       671800     10.21%     69.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       590660      8.97%     78.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       634441      9.64%     88.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       358900      5.45%     93.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       253488      3.85%     97.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       102733      1.56%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        42001      0.64%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6581411                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.629981                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11335739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11034995                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1335536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        36913                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       895903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1276328                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1276306                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       660294                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       495994                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2736736                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1841504                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6770014                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       501602                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        57429                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3515589                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       435861                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1161                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19711273                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13027397                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9890282                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1810756                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       254206                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       499257                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1877745                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       963197                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28641                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
