// Seed: 3884707945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_7;
  assign id_7[1] = 1;
  wire id_8;
  wire id_9;
  wire id_10, id_11;
  assign id_11 = id_11;
  assign id_5  = id_11;
endmodule
module module_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  specify
    (id_3 *> id_4) = (id_3, id_4 != 1, id_1, 1'b0 == id_3, id_2);
  endspecify
  tri id_5;
  assign id_5 = id_4;
endmodule
