5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd int1.vcd -o int1.cdd -v int1.v
3 0 $root $root NA 0 0
3 0 main main int1.v 1 14
2 1 3 110011 1 0 20004 0 0 32 64 f00 f00 f00 f00 f00 f00 f00 f00
2 2 3 d000d 0 1 400 0 0 a
2 3 3 d0011 1 48 7006 1 2
2 4 4 110011 1 0 20004 0 0 32 64 f00 f00 f00 f00 f00 f00 f00 f00
2 5 4 d000d 0 1 400 0 0 b
2 6 4 d0011 1 48 7006 4 5
2 7 5 110011 1 0 20004 0 0 32 64 f00 f00 f00 f00 f00 f00 f00 f00
2 8 5 d000d 0 1 400 0 0 c
2 9 5 d0011 1 48 7006 7 8
1 a 0 3 83000d 32 65 aa aa aa aa aa aa aa aa
1 b 0 4 83000d 32 65 aa aa aa aa aa aa aa aa
1 c 0 5 83000d 32 1 aa aa aa aa aa aa aa aa
4 3 0 0
4 6 0 0
4 9 0 0
