---
title: Logic Circuits Project
date: "2021-04-01"
description: Description and syntesis in VHDL of a component that implements histogram equalization of a grey scale image with 256 levels.
---

lorem