C:/lscc/diamond/3.14/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 344352 work.sum_correction_tf -quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc -allow_unnamed -o _opt -id 1-ac675dfda9e9-681be836-1c0-4194 +__design_bin_path+D:/RTL_FPGA/VERILOG/aula21_bcd3bits/sim_sum_correction_1bit +__betafsm