{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734075044445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734075044454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 13 02:30:44 2024 " "Processing started: Fri Dec 13 02:30:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734075044454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075044454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_driver_to_frame_buf -c vga_driver_to_frame_buf " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_driver_to_frame_buf -c vga_driver_to_frame_buf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075044455 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734075045636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_frame_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_frame_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame_driver " "Found entity 1: vga_frame_driver" {  } { { "vga_frame_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075049968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075049968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_frame.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_frame.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_frame " "Found entity 1: vga_frame" {  } { { "vga_frame.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075050010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075050010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_switches " "Found entity 1: debounce_switches" {  } { { "debounce.v" "" { Text "M:/Project/New Approach/Project Folder/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075050046 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "debounce.v" "" { Text "M:/Project/New Approach/Project Folder/debounce.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075050046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075050046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver_to_frame_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver_to_frame_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver_to_frame_buf " "Found entity 1: vga_driver_to_frame_buf" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075050106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075050106 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_driver.v(60) " "Verilog HDL information at vga_driver.v(60): always construct contains both blocking and non-blocking assignments" {  } { { "vga_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver.v" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1734075050149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075050158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075050158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_driver_to_frame_buf " "Elaborating entity \"vga_driver_to_frame_buf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734075051511 ""}
{ "Warning" "WSGN_SEARCH_FILE" "three_decimal_vals_w_neg.v 1 1 " "Using design file three_decimal_vals_w_neg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 three_decimal_vals_w_neg " "Found entity 1: three_decimal_vals_w_neg" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075052200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734075052200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_decimal_vals_w_neg three_decimal_vals_w_neg:ship_locator " "Elaborating entity \"three_decimal_vals_w_neg\" for hierarchy \"three_decimal_vals_w_neg:ship_locator\"" {  } { { "vga_driver_to_frame_buf.v" "ship_locator" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(30) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(30): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734075052220 "|vga_driver_to_frame_buf|three_decimal_vals_w_neg:ship_locator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(31) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(31): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734075052220 "|vga_driver_to_frame_buf|three_decimal_vals_w_neg:ship_locator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(32) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(32): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734075052220 "|vga_driver_to_frame_buf|three_decimal_vals_w_neg:ship_locator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(33) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(33): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734075052223 "|vga_driver_to_frame_buf|three_decimal_vals_w_neg:ship_locator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 three_decimal_vals_w_neg.v(34) " "Verilog HDL assignment warning at three_decimal_vals_w_neg.v(34): truncated value with size 32 to match size of target (4)" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734075052223 "|vga_driver_to_frame_buf|three_decimal_vals_w_neg:ship_locator"}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment.v 1 1 " "Using design file seven_segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "M:/Project/New Approach/Project Folder/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075052385 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734075052385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment three_decimal_vals_w_neg:ship_locator\|seven_segment:dig0 " "Elaborating entity \"seven_segment\" for hierarchy \"three_decimal_vals_w_neg:ship_locator\|seven_segment:dig0\"" {  } { { "three_decimal_vals_w_neg.v" "dig0" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052385 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment_negative.v 1 1 " "Using design file seven_segment_negative.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_negative " "Found entity 1: seven_segment_negative" {  } { { "seven_segment_negative.v" "" { Text "M:/Project/New Approach/Project Folder/seven_segment_negative.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075052450 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734075052450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_negative three_decimal_vals_w_neg:ship_locator\|seven_segment_negative:neg_sign " "Elaborating entity \"seven_segment_negative\" for hierarchy \"three_decimal_vals_w_neg:ship_locator\|seven_segment_negative:neg_sign\"" {  } { { "three_decimal_vals_w_neg.v" "neg_sign" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_switches debounce_switches:db " "Elaborating entity \"debounce_switches\" for hierarchy \"debounce_switches:db\"" {  } { { "vga_driver_to_frame_buf.v" "db" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce_switches:db\|debounce:db0 " "Elaborating entity \"debounce\" for hierarchy \"debounce_switches:db\|debounce:db0\"" {  } { { "debounce.v" "db0" { Text "M:/Project/New Approach/Project Folder/debounce.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052511 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debounce.v(59) " "Verilog HDL Case Statement information at debounce.v(59): all case item expressions in this case statement are onehot" {  } { { "debounce.v" "" { Text "M:/Project/New Approach/Project Folder/debounce.v" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734075052536 "|vga_driver_to_frame_buf|debounce_switches:db|debounce:db0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debounce.v(95) " "Verilog HDL Case Statement information at debounce.v(95): all case item expressions in this case statement are onehot" {  } { { "debounce.v" "" { Text "M:/Project/New Approach/Project Folder/debounce.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734075052536 "|vga_driver_to_frame_buf|debounce_switches:db|debounce:db0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame_driver vga_frame_driver:my_frame_driver " "Elaborating entity \"vga_frame_driver\" for hierarchy \"vga_frame_driver:my_frame_driver\"" {  } { { "vga_driver_to_frame_buf.v" "my_frame_driver" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052542 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_driver.v(157) " "Verilog HDL Case Statement information at vga_frame_driver.v(157): all case item expressions in this case statement are onehot" {  } { { "vga_frame_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame_driver.v" 157 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734075052577 "|vga_driver_to_frame_buf|vga_frame_driver:my_frame_driver"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_frame_driver.v(214) " "Verilog HDL Case Statement information at vga_frame_driver.v(214): all case item expressions in this case statement are onehot" {  } { { "vga_frame_driver.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame_driver.v" 214 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734075052578 "|vga_driver_to_frame_buf|vga_frame_driver:my_frame_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_frame vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0 " "Elaborating entity \"vga_frame\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\"" {  } { { "vga_frame_driver.v" "vga_memory0" { Text "M:/Project/New Approach/Project Folder/vga_frame_driver.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\"" {  } { { "vga_frame.v" "altsyncram_component" { Text "M:/Project/New Approach/Project Folder/vga_frame.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\"" {  } { { "vga_frame.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075052835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image.mif " "Parameter \"init_file\" = \"image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075052836 ""}  } { { "vga_frame.v" "" { Text "M:/Project/New Approach/Project Folder/vga_frame.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734075052836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1go1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1go1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1go1 " "Found entity 1: altsyncram_1go1" {  } { { "db/altsyncram_1go1.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/altsyncram_1go1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075053014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075053014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1go1 vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated " "Elaborating entity \"altsyncram_1go1\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075053018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075053235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075053235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_1go1.tdf" "decode3" { Text "M:/Project/New Approach/Project Folder/db/altsyncram_1go1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075053236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075053308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075053308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_1go1.tdf" "rden_decode" { Text "M:/Project/New Approach/Project Folder/db/altsyncram_1go1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075053308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/mux_6hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075053382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075053382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|mux_6hb:mux2 " "Elaborating entity \"mux_6hb\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_frame:vga_memory0\|altsyncram:altsyncram_component\|altsyncram_1go1:auto_generated\|mux_6hb:mux2\"" {  } { { "db/altsyncram_1go1.tdf" "mux2" { Text "M:/Project/New Approach/Project Folder/db/altsyncram_1go1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075053385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_frame_driver:my_frame_driver\|vga_driver:the_vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_frame_driver:my_frame_driver\|vga_driver:the_vga\"" {  } { { "vga_frame_driver.v" "the_vga" { Text "M:/Project/New Approach/Project Folder/vga_frame_driver.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075053440 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Mod4\"" {  } { { "three_decimal_vals_w_neg.v" "Mod4" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Div3\"" {  } { { "three_decimal_vals_w_neg.v" "Div3" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Mod3\"" {  } { { "three_decimal_vals_w_neg.v" "Mod3" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Div2\"" {  } { { "three_decimal_vals_w_neg.v" "Div2" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Mod2\"" {  } { { "three_decimal_vals_w_neg.v" "Mod2" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Div1\"" {  } { { "three_decimal_vals_w_neg.v" "Div1" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Mod1\"" {  } { { "three_decimal_vals_w_neg.v" "Mod1" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Div0\"" {  } { { "three_decimal_vals_w_neg.v" "Div0" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "three_decimal_vals_w_neg:ship_locator\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"three_decimal_vals_w_neg:ship_locator\|Mod0\"" {  } { { "three_decimal_vals_w_neg.v" "Mod0" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075054721 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734075054721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Mod4\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075054907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Mod4 " "Instantiated megafunction \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075054907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075054907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075054907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075054907 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734075054907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/lpm_divide_m3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075054954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075054954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div3\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075055275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div3 " "Instantiated megafunction \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055275 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734075055275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div2\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075055383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div2 " "Instantiated megafunction \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055383 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734075055383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/lpm_divide_mbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div1\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075055755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div1 " "Instantiated megafunction \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075055755 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734075055755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/lpm_divide_0dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/sign_div_unsign_6nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075055977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075055977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075056041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075056041 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div0\"" {  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075056123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div0 " "Instantiated megafunction \"three_decimal_vals_w_neg:ship_locator\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075056123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075056123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075056123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734075056123 ""}  } { { "three_decimal_vals_w_neg.v" "" { Text "M:/Project/New Approach/Project Folder/three_decimal_vals_w_neg.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734075056123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075056169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075056169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075056348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075056348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "M:/Project/New Approach/Project Folder/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734075056415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075056415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734075056971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734075057169 "|vga_driver_to_frame_buf|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734075057169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734075057235 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "319 " "319 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734075057519 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/Project/New Approach/Project Folder/output_files/vga_driver_to_frame_buf.map.smsg " "Generated suppressed messages file M:/Project/New Approach/Project Folder/output_files/vga_driver_to_frame_buf.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075057875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734075059500 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734075059500 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "vga_driver_to_frame_buf.v" "" { Text "M:/Project/New Approach/Project Folder/vga_driver_to_frame_buf.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734075061492 "|vga_driver_to_frame_buf|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734075061492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1648 " "Implemented 1648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734075061501 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734075061501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1264 " "Implemented 1264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734075061501 ""} { "Info" "ICUT_CUT_TM_RAMS" "288 " "Implemented 288 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1734075061501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734075061501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734075061931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 13 02:31:01 2024 " "Processing ended: Fri Dec 13 02:31:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734075061931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734075061931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734075061931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734075061931 ""}
