<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Rstc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Rstc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_l21___r_s_t_c.html">Reset Controller</a><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo;  &#124; <a class="el" href="group___s_a_m3_x_a___r_s_t_c.html">Reset Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RSTC hardware registers.  
 <a href="struct_rstc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abf1b2c196870b6a435f217d5167f754e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_r_s_t_c___r_c_a_u_s_e___type.html">RSTC_RCAUSE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#abf1b2c196870b6a435f217d5167f754e">RCAUSE</a></td></tr>
<tr class="memdesc:abf1b2c196870b6a435f217d5167f754e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/ 8) Reset Cause.  <a href="#abf1b2c196870b6a435f217d5167f754e">More...</a><br /></td></tr>
<tr class="separator:abf1b2c196870b6a435f217d5167f754e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a090acd0ea687f5a1b4f3e109c9133e77">Reserved1</a> [0x1]</td></tr>
<tr class="separator:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f70cbafa0959a77ea6fdb3c239f6326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html">RSTC_BKUPEXIT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a1f70cbafa0959a77ea6fdb3c239f6326">BKUPEXIT</a></td></tr>
<tr class="memdesc:a1f70cbafa0959a77ea6fdb3c239f6326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/ 8) Backup Exit Source.  <a href="#a1f70cbafa0959a77ea6fdb3c239f6326">More...</a><br /></td></tr>
<tr class="separator:a1f70cbafa0959a77ea6fdb3c239f6326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70509878de99cbc7d329ec34ed4dd15e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a70509878de99cbc7d329ec34ed4dd15e">Reserved2</a> [0x1]</td></tr>
<tr class="separator:a70509878de99cbc7d329ec34ed4dd15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861917b82c3c22bdaaa25ade7dacba3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html">RSTC_WKDBCONF_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a861917b82c3c22bdaaa25ade7dacba3d">WKDBCONF</a></td></tr>
<tr class="memdesc:a861917b82c3c22bdaaa25ade7dacba3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 8) Wakeup Debounce Configuration.  <a href="#a861917b82c3c22bdaaa25ade7dacba3d">More...</a><br /></td></tr>
<tr class="separator:a861917b82c3c22bdaaa25ade7dacba3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad587b0d2659c96b844f8cc1b3fc70de5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#ad587b0d2659c96b844f8cc1b3fc70de5">Reserved3</a> [0x3]</td></tr>
<tr class="separator:ad587b0d2659c96b844f8cc1b3fc70de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d54f9d0efd580dc4405ddb2212e45b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_p_o_l___type.html">RSTC_WKPOL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#af0d54f9d0efd580dc4405ddb2212e45b">WKPOL</a></td></tr>
<tr class="memdesc:af0d54f9d0efd580dc4405ddb2212e45b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 16) Wakeup Polarity.  <a href="#af0d54f9d0efd580dc4405ddb2212e45b">More...</a><br /></td></tr>
<tr class="separator:af0d54f9d0efd580dc4405ddb2212e45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb8a8dce919f0c98e4427301fb81799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#afdb8a8dce919f0c98e4427301fb81799">Reserved4</a> [0x2]</td></tr>
<tr class="separator:afdb8a8dce919f0c98e4427301fb81799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fd6c206db23652eb62af796e278ea9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_e_n___type.html">RSTC_WKEN_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a12fd6c206db23652eb62af796e278ea9">WKEN</a></td></tr>
<tr class="memdesc:a12fd6c206db23652eb62af796e278ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 16) Wakeup Enable.  <a href="#a12fd6c206db23652eb62af796e278ea9">More...</a><br /></td></tr>
<tr class="separator:a12fd6c206db23652eb62af796e278ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eac33fb2a199f00fcf52a63a268b5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a7eac33fb2a199f00fcf52a63a268b5a7">Reserved5</a> [0x2]</td></tr>
<tr class="separator:a7eac33fb2a199f00fcf52a63a268b5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f67a7f34c1d5bd3b326c90626934905"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html">RSTC_WKCAUSE_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a2f67a7f34c1d5bd3b326c90626934905">WKCAUSE</a></td></tr>
<tr class="memdesc:a2f67a7f34c1d5bd3b326c90626934905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 16) Wakeup Cause.  <a href="#a2f67a7f34c1d5bd3b326c90626934905">More...</a><br /></td></tr>
<tr class="separator:a2f67a7f34c1d5bd3b326c90626934905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec1afa0b82a52026edc3d409fb8c47d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#a1ec1afa0b82a52026edc3d409fb8c47d">RSTC_CR</a></td></tr>
<tr class="memdesc:a1ec1afa0b82a52026edc3d409fb8c47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> Offset: 0x00) Control Register  <a href="#a1ec1afa0b82a52026edc3d409fb8c47d">More...</a><br /></td></tr>
<tr class="separator:a1ec1afa0b82a52026edc3d409fb8c47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b9db58a865961db7f38ef999005504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#aa2b9db58a865961db7f38ef999005504">RSTC_SR</a></td></tr>
<tr class="memdesc:aa2b9db58a865961db7f38ef999005504"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> Offset: 0x04) Status Register  <a href="#aa2b9db58a865961db7f38ef999005504">More...</a><br /></td></tr>
<tr class="separator:aa2b9db58a865961db7f38ef999005504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae70d15a52bae03451d78237d3dc6da4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rstc.html#aae70d15a52bae03451d78237d3dc6da4">RSTC_MR</a></td></tr>
<tr class="memdesc:aae70d15a52bae03451d78237d3dc6da4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> Offset: 0x08) Mode Register  <a href="#aae70d15a52bae03451d78237d3dc6da4">More...</a><br /></td></tr>
<tr class="separator:aae70d15a52bae03451d78237d3dc6da4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RSTC hardware registers. </p>
<p><a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00203">203</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1f70cbafa0959a77ea6fdb3c239f6326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f70cbafa0959a77ea6fdb3c239f6326">&#9670;&nbsp;</a></span>BKUPEXIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_r_s_t_c___b_k_u_p_e_x_i_t___type.html">RSTC_BKUPEXIT_Type</a> BKUPEXIT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/ 8) Backup Exit Source. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00206">206</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="abf1b2c196870b6a435f217d5167f754e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1b2c196870b6a435f217d5167f754e">&#9670;&nbsp;</a></span>RCAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_r_s_t_c___r_c_a_u_s_e___type.html">RSTC_RCAUSE_Type</a> RCAUSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/ 8) Reset Cause. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00204">204</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="a090acd0ea687f5a1b4f3e109c9133e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090acd0ea687f5a1b4f3e109c9133e77">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00205">205</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="a70509878de99cbc7d329ec34ed4dd15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70509878de99cbc7d329ec34ed4dd15e">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00207">207</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="ad587b0d2659c96b844f8cc1b3fc70de5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad587b0d2659c96b844f8cc1b3fc70de5">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00209">209</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="afdb8a8dce919f0c98e4427301fb81799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb8a8dce919f0c98e4427301fb81799">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00211">211</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="a7eac33fb2a199f00fcf52a63a268b5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eac33fb2a199f00fcf52a63a268b5a7">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00213">213</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="a1ec1afa0b82a52026edc3d409fb8c47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec1afa0b82a52026edc3d409fb8c47d">&#9670;&nbsp;</a></span>RSTC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> RSTC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component__rstc_8h_source.html#l00047">47</a> of file <a class="el" href="component__rstc_8h_source.html">component_rstc.h</a>.</p>

</div>
</div>
<a id="aae70d15a52bae03451d78237d3dc6da4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae70d15a52bae03451d78237d3dc6da4">&#9670;&nbsp;</a></span>RSTC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> RSTC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> Offset: 0x08) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__rstc_8h_source.html#l00049">49</a> of file <a class="el" href="component__rstc_8h_source.html">component_rstc.h</a>.</p>

</div>
</div>
<a id="aa2b9db58a865961db7f38ef999005504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2b9db58a865961db7f38ef999005504">&#9670;&nbsp;</a></span>RSTC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> RSTC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_rstc.html" title="RSTC hardware registers. ">Rstc</a> Offset: 0x04) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__rstc_8h_source.html#l00048">48</a> of file <a class="el" href="component__rstc_8h_source.html">component_rstc.h</a>.</p>

</div>
</div>
<a id="a2f67a7f34c1d5bd3b326c90626934905"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f67a7f34c1d5bd3b326c90626934905">&#9670;&nbsp;</a></span>WKCAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_c_a_u_s_e___type.html">RSTC_WKCAUSE_Type</a> WKCAUSE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 16) Wakeup Cause. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00214">214</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="a861917b82c3c22bdaaa25ade7dacba3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861917b82c3c22bdaaa25ade7dacba3d">&#9670;&nbsp;</a></span>WKDBCONF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_d_b_c_o_n_f___type.html">RSTC_WKDBCONF_Type</a> WKDBCONF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 8) Wakeup Debounce Configuration. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00208">208</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="a12fd6c206db23652eb62af796e278ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fd6c206db23652eb62af796e278ea9">&#9670;&nbsp;</a></span>WKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_e_n___type.html">RSTC_WKEN_Type</a> WKEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 16) Wakeup Enable. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00212">212</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<a id="af0d54f9d0efd580dc4405ddb2212e45b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d54f9d0efd580dc4405ddb2212e45b">&#9670;&nbsp;</a></span>WKPOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_s_t_c___w_k_p_o_l___type.html">RSTC_WKPOL_Type</a> WKPOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 16) Wakeup Polarity. </p>

<p class="definition">Definition at line <a class="el" href="component_2rstc__100_8h_source.html#l00210">210</a> of file <a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2rstc__100_8h_source.html">rstc_100.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include_b/component/<a class="el" href="component_2rstc_8h_source.html">rstc.h</a></li>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__rstc_8h_source.html">component_rstc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
