Diego Andrade , Basilio B. Fraguela , RamóN Doallo, Accurate prediction of the behavior of multithreaded applications in shared caches, Parallel Computing, v.39 n.1, p.36-57, January, 2013
Andhi Janapsatya , Aleksandar Ignjatović , Sri Parameswaran, Finding optimal L1 cache configuration for embedded systems, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Matthias Korch , Thomas Rauber, Simulation-based analysis of parallel runge-kutta solvers, Proceedings of the 7th international conference on Applied Parallel Computing: state of the Art in Scientific Computing, June 20-23, 2004, Lyngby, Denmark
Jingtong Hu , Yi He , Qingfeng Zhuge , Edwin H. -M. Sha , Chun Jason Xue , Yingchao Zhao, Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.7, p.389-399, August, 2013
M. Kandemir , G. Chen , F. Li, Maximizing data reuse for minimizing memory space requirements and execution cycles, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Mohammad Shihabul Haque , Andhi Janapsatya , Sri Parameswaran, SuSeSim: a fast simulation strategy to find optimal L1 cache configuration for embedded systems, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France
Mohammad Shihabul Haque , Jorgen Peddersen , Andhi Janapsatya , Sri Parameswaran, DEW: a fast level 1 cache simulation approach for embedded processors with FIFO replacement policy, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Mohammad Shihabul Haque , Jorgen Peddersen , Andhi Janapsatya , Sri Parameswaran, SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Florian Schneider , Thomas R. Gross, Using platform-specific performance counters for dynamic compilation, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.334-346, October 20-22, 2005, Hawthorne, NY
Yu-Ting Chen , Jason Cong , Glenn Reinman, HC-Sim: a fast and exact l1 cache simulator with scratchpad memory co-simulation support, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan
Yutao Zhong , Steven G. Dropsho , Xipeng Shen , Ahren Studer , Chen Ding, Miss Rate Prediction Across Program Inputs and Cache Configurations, IEEE Transactions on Computers, v.56 n.3, p.328-343, March 2007
Xavier Vera , Jaume Abella , Josep Llosa , Antonio González, An accurate cost model for guiding data locality transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.27 n.5, p.946-987, September 2005
Xavier Vera , Björn Lisper , Jingling Xue, Data Caches in Multitasking Hard Real-Time Systems, Proceedings of the 24th IEEE International Real-Time Systems Symposium, p.154, December 03-05, 2003
Xavier Vera , Björn Lisper , Jingling Xue, Data cache locking for tight timing calculations, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.1, p.1-38, December 2007
Mahmut Kandemir , Sai Prashanth Muralidhara , Sri Hari Krishna Narayanan , Yuanrui Zhang , Ozcan Ozturk, Optimizing shared cache behavior of chip multiprocessors, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York
Matthias Korch , Thomas Rauber, Optimizing locality and scalability of embedded Runge--Kutta solvers using block-based pipelining, Journal of Parallel and Distributed Computing, v.66 n.3, p.444-468, March 2006
Wei Zang , Ann Gordon-Ross, A survey on cache tuning from a power/energy perspective, ACM Computing Surveys (CSUR), v.45 n.3, p.1-49, June 2013
