spice

.load d_branchvs.so

.verilog
vsource #(1.3) v1(1,0);
spice

v2 2 0 dc 1.6
v3 3 0 1.9
v4 4 0 sin amplitude=2
.list

.print dc v(nodes)
.dc
.dc v1 0 1 1
.dc v2 0 1 1

.print tran v(nodes)
.tran 0 1 1 trace=a
.end
