<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="FPGA_boot_controller_testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="FPGA_boot_controller_testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="164" />
   <wvobject type="divider" fp_name="divider2162">
      <obj_property name="label">TB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/go" type="logic">
      <obj_property name="ElementShortName">go</obj_property>
      <obj_property name="ObjectShortName">go</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/abort" type="logic">
      <obj_property name="ElementShortName">abort</obj_property>
      <obj_property name="ObjectShortName">abort</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/running" type="logic">
      <obj_property name="ElementShortName">running</obj_property>
      <obj_property name="ObjectShortName">running</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/error" type="logic">
      <obj_property name="ElementShortName">error</obj_property>
      <obj_property name="ObjectShortName">error</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/aborted" type="logic">
      <obj_property name="ElementShortName">aborted</obj_property>
      <obj_property name="ObjectShortName">aborted</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/abort_status" type="array">
      <obj_property name="ElementShortName">abort_status[31:0]</obj_property>
      <obj_property name="ObjectShortName">abort_status[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/chain_ID_to_configure" type="array">
      <obj_property name="ElementShortName">chain_ID_to_configure[4:0]</obj_property>
      <obj_property name="ObjectShortName">chain_ID_to_configure[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/bitstream_length_bits" type="array">
      <obj_property name="ElementShortName">bitstream_length_bits[31:0]</obj_property>
      <obj_property name="ObjectShortName">bitstream_length_bits[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/data_in" type="array">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/data_in_valid" type="logic">
      <obj_property name="ElementShortName">data_in_valid</obj_property>
      <obj_property name="ObjectShortName">data_in_valid</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/data_fifo_full" type="logic">
      <obj_property name="ElementShortName">data_fifo_full</obj_property>
      <obj_property name="ObjectShortName">data_fifo_full</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/data_fifo_almost_full" type="logic">
      <obj_property name="ElementShortName">data_fifo_almost_full</obj_property>
      <obj_property name="ObjectShortName">data_fifo_almost_full</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/total_bits_sent" type="array">
      <obj_property name="ElementShortName">total_bits_sent[31:0]</obj_property>
      <obj_property name="ObjectShortName">total_bits_sent[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_CCLK" type="logic">
      <obj_property name="ElementShortName">CONFIG_CCLK</obj_property>
      <obj_property name="ObjectShortName">CONFIG_CCLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_DATA" type="array">
      <obj_property name="ElementShortName">CONFIG_DATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DATA[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_CSI_B" type="array">
      <obj_property name="ElementShortName">CONFIG_CSI_B[0:0]</obj_property>
      <obj_property name="ObjectShortName">CONFIG_CSI_B[0:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_RDWR_B" type="logic">
      <obj_property name="ElementShortName">CONFIG_RDWR_B</obj_property>
      <obj_property name="ObjectShortName">CONFIG_RDWR_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_PROGB" type="logic">
      <obj_property name="ElementShortName">CONFIG_PROGB</obj_property>
      <obj_property name="ObjectShortName">CONFIG_PROGB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_INITB" type="logic">
      <obj_property name="ElementShortName">CONFIG_INITB</obj_property>
      <obj_property name="ObjectShortName">CONFIG_INITB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_DONE" type="logic">
      <obj_property name="ElementShortName">CONFIG_DONE</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DONE</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_PUDC_B" type="logic">
      <obj_property name="ElementShortName">CONFIG_PUDC_B</obj_property>
      <obj_property name="ObjectShortName">CONFIG_PUDC_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/PCB_CSI_B" type="array">
      <obj_property name="ElementShortName">PCB_CSI_B[0:0]</obj_property>
      <obj_property name="ObjectShortName">PCB_CSI_B[0:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/PCB_CSO_B" type="array">
      <obj_property name="ElementShortName">PCB_CSO_B[0:0]</obj_property>
      <obj_property name="ObjectShortName">PCB_CSO_B[0:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/PCB_DOUT" type="array">
      <obj_property name="ElementShortName">PCB_DOUT[0:0]</obj_property>
      <obj_property name="ObjectShortName">PCB_DOUT[0:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/PCB_DIN" type="array">
      <obj_property name="ElementShortName">PCB_DIN[0:0]</obj_property>
      <obj_property name="ObjectShortName">PCB_DIN[0:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/PCB_MODE_PINS" type="array">
      <obj_property name="ElementShortName">PCB_MODE_PINS[0:0][2:0]</obj_property>
      <obj_property name="ObjectShortName">PCB_MODE_PINS[0:0][2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/sim_end" type="other">
      <obj_property name="ElementShortName">sim_end</obj_property>
      <obj_property name="ObjectShortName">sim_end</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/cycle_count" type="other">
      <obj_property name="ElementShortName">cycle_count</obj_property>
      <obj_property name="ObjectShortName">cycle_count</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/MASTER_SERIAL_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_SERIAL_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_SERIAL_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/MASTER_SPI_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_SPI_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_SPI_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/MASTER_BPI_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_BPI_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_BPI_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/MASTER_SELECT_MAP_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_SELECT_MAP_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_SELECT_MAP_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/JTAG_MODE" type="array">
      <obj_property name="ElementShortName">JTAG_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">JTAG_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/SLAVE_SELECT_MAP_MODE" type="array">
      <obj_property name="ElementShortName">SLAVE_SELECT_MAP_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">SLAVE_SELECT_MAP_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/SLAVE_SERIAL_MODE" type="array">
      <obj_property name="ElementShortName">SLAVE_SERIAL_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">SLAVE_SERIAL_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/simulation_interval" type="other">
      <obj_property name="ElementShortName">simulation_interval</obj_property>
      <obj_property name="ObjectShortName">simulation_interval</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CLK_FREQ_HZ" type="other">
      <obj_property name="ElementShortName">CLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">CLK_FREQ_HZ</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CLK_period_NS" type="other">
      <obj_property name="ElementShortName">CLK_period_NS</obj_property>
      <obj_property name="ObjectShortName">CLK_period_NS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CLK_period_PS" type="other">
      <obj_property name="ElementShortName">CLK_period_PS</obj_property>
      <obj_property name="ObjectShortName">CLK_period_PS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CLK_period_time" type="other">
      <obj_property name="ElementShortName">CLK_period_time</obj_property>
      <obj_property name="ObjectShortName">CLK_period_time</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_DATA_WIDTH" type="other">
      <obj_property name="ElementShortName">CONFIG_DATA_WIDTH</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DATA_WIDTH</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/AES_SECURE_CONFIG" type="other">
      <obj_property name="ElementShortName">AES_SECURE_CONFIG</obj_property>
      <obj_property name="ObjectShortName">AES_SECURE_CONFIG</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_DATA_IS_BIT_SWAPPED" type="other">
      <obj_property name="ElementShortName">CONFIG_DATA_IS_BIT_SWAPPED</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DATA_IS_BIT_SWAPPED</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/NUMBER_OF_DOWNSTREAM_FPGAS" type="other">
      <obj_property name="ElementShortName">NUMBER_OF_DOWNSTREAM_FPGAS</obj_property>
      <obj_property name="ObjectShortName">NUMBER_OF_DOWNSTREAM_FPGAS</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/CONFIG_CLK_FREQ_HZ" type="other">
      <obj_property name="ElementShortName">CONFIG_CLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">CONFIG_CLK_FREQ_HZ</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/FPGA_PART_NUMBER" type="array">
      <obj_property name="ElementShortName">FPGA_PART_NUMBER[1:8]</obj_property>
      <obj_property name="ObjectShortName">FPGA_PART_NUMBER[1:8]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/PCB_LAYOUT" type="other">
      <obj_property name="ElementShortName">PCB_LAYOUT</obj_property>
      <obj_property name="ObjectShortName">PCB_LAYOUT</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider2211">
      <obj_property name="label">UUT</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/configuration_clk" type="logic">
      <obj_property name="ElementShortName">configuration_clk</obj_property>
      <obj_property name="ObjectShortName">configuration_clk</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/configuration_rst" type="logic">
      <obj_property name="ElementShortName">configuration_rst</obj_property>
      <obj_property name="ObjectShortName">configuration_rst</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/go" type="logic">
      <obj_property name="ElementShortName">go</obj_property>
      <obj_property name="ObjectShortName">go</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/abort" type="logic">
      <obj_property name="ElementShortName">abort</obj_property>
      <obj_property name="ObjectShortName">abort</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/done" type="logic">
      <obj_property name="ElementShortName">done</obj_property>
      <obj_property name="ObjectShortName">done</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/error" type="logic">
      <obj_property name="ElementShortName">error</obj_property>
      <obj_property name="ObjectShortName">error</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/aborted" type="logic">
      <obj_property name="ElementShortName">aborted</obj_property>
      <obj_property name="ObjectShortName">aborted</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/abort_status" type="array">
      <obj_property name="ElementShortName">abort_status[31:0]</obj_property>
      <obj_property name="ObjectShortName">abort_status[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/chain_ID_to_configure" type="array">
      <obj_property name="ElementShortName">chain_ID_to_configure[4:0]</obj_property>
      <obj_property name="ObjectShortName">chain_ID_to_configure[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/bitstream_length_bits" type="array">
      <obj_property name="ElementShortName">bitstream_length_bits[31:0]</obj_property>
      <obj_property name="ObjectShortName">bitstream_length_bits[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/data_in" type="array">
      <obj_property name="ElementShortName">data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_in[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/data_in_valid" type="logic">
      <obj_property name="ElementShortName">data_in_valid</obj_property>
      <obj_property name="ObjectShortName">data_in_valid</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/data_fifo_full" type="logic">
      <obj_property name="ElementShortName">data_fifo_full</obj_property>
      <obj_property name="ObjectShortName">data_fifo_full</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/data_fifo_almost_full" type="logic">
      <obj_property name="ElementShortName">data_fifo_almost_full</obj_property>
      <obj_property name="ObjectShortName">data_fifo_almost_full</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/total_bits_sent" type="array">
      <obj_property name="ElementShortName">total_bits_sent[31:0]</obj_property>
      <obj_property name="ObjectShortName">total_bits_sent[31:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_CCLK" type="logic">
      <obj_property name="ElementShortName">CONFIG_CCLK</obj_property>
      <obj_property name="ObjectShortName">CONFIG_CCLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_DATA" type="array">
      <obj_property name="ElementShortName">CONFIG_DATA[31:0]</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DATA[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_CSI_B" type="array">
      <obj_property name="ElementShortName">CONFIG_CSI_B[0:0]</obj_property>
      <obj_property name="ObjectShortName">CONFIG_CSI_B[0:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_RDWR_B" type="logic">
      <obj_property name="ElementShortName">CONFIG_RDWR_B</obj_property>
      <obj_property name="ObjectShortName">CONFIG_RDWR_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_PROGB" type="logic">
      <obj_property name="ElementShortName">CONFIG_PROGB</obj_property>
      <obj_property name="ObjectShortName">CONFIG_PROGB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_INITB" type="logic">
      <obj_property name="ElementShortName">CONFIG_INITB</obj_property>
      <obj_property name="ObjectShortName">CONFIG_INITB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_DONE" type="logic">
      <obj_property name="ElementShortName">CONFIG_DONE</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DONE</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/configuration_clk" type="logic">
      <obj_property name="ElementShortName">configuration_clk</obj_property>
      <obj_property name="ObjectShortName">configuration_clk</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/configuration_rst" type="logic">
      <obj_property name="ElementShortName">configuration_rst</obj_property>
      <obj_property name="ObjectShortName">configuration_rst</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/counter" type="other">
      <obj_property name="ElementShortName">counter</obj_property>
      <obj_property name="ObjectShortName">counter</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/reset_counter" type="logic">
      <obj_property name="ElementShortName">reset_counter</obj_property>
      <obj_property name="ObjectShortName">reset_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/enable_counter" type="logic">
      <obj_property name="ElementShortName">enable_counter</obj_property>
      <obj_property name="ObjectShortName">enable_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/bitstream_size_counter" type="other">
      <obj_property name="ElementShortName">bitstream_size_counter</obj_property>
      <obj_property name="ObjectShortName">bitstream_size_counter</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/reset_bitstream_size_counter" type="logic">
      <obj_property name="ElementShortName">reset_bitstream_size_counter</obj_property>
      <obj_property name="ObjectShortName">reset_bitstream_size_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/enable_bitstream_size_counter" type="logic">
      <obj_property name="ElementShortName">enable_bitstream_size_counter</obj_property>
      <obj_property name="ObjectShortName">enable_bitstream_size_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/capture_abort_status_word" type="logic">
      <obj_property name="ElementShortName">capture_abort_status_word</obj_property>
      <obj_property name="ObjectShortName">capture_abort_status_word</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/width_check_OK" type="other">
      <obj_property name="ElementShortName">width_check_OK</obj_property>
      <obj_property name="ObjectShortName">width_check_OK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/data_from_fifo" type="array">
      <obj_property name="ElementShortName">data_from_fifo[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_from_fifo[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/fifo_data_register" type="array">
      <obj_property name="ElementShortName">fifo_data_register[31:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_data_register[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/fifo_data_register_bitswapped" type="array">
      <obj_property name="ElementShortName">fifo_data_register_bitswapped[31:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_data_register_bitswapped[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/fifo_read_enable" type="logic">
      <obj_property name="ElementShortName">fifo_read_enable</obj_property>
      <obj_property name="ObjectShortName">fifo_read_enable</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/data_fifo_empty" type="logic">
      <obj_property name="ElementShortName">data_fifo_empty</obj_property>
      <obj_property name="ObjectShortName">data_fifo_empty</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/current_state" type="other">
      <obj_property name="ElementShortName">current_state</obj_property>
      <obj_property name="ObjectShortName">current_state</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/next_state" type="other">
      <obj_property name="ElementShortName">next_state</obj_property>
      <obj_property name="ObjectShortName">next_state</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/clock_period_ns" type="other">
      <obj_property name="ElementShortName">clock_period_ns</obj_property>
      <obj_property name="ObjectShortName">clock_period_ns</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_CLK_FREQ_HZ" type="other">
      <obj_property name="ElementShortName">CONFIG_CLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">CONFIG_CLK_FREQ_HZ</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_DATA_WIDTH" type="other">
      <obj_property name="ElementShortName">CONFIG_DATA_WIDTH</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DATA_WIDTH</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/AES_SECURE_CONFIG" type="other">
      <obj_property name="ElementShortName">AES_SECURE_CONFIG</obj_property>
      <obj_property name="ObjectShortName">AES_SECURE_CONFIG</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/CONFIG_DATA_IS_BIT_SWAPPED" type="other">
      <obj_property name="ElementShortName">CONFIG_DATA_IS_BIT_SWAPPED</obj_property>
      <obj_property name="ObjectShortName">CONFIG_DATA_IS_BIT_SWAPPED</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/NUMBER_OF_FPGAS_IN_CHAIN" type="other">
      <obj_property name="ElementShortName">NUMBER_OF_FPGAS_IN_CHAIN</obj_property>
      <obj_property name="ObjectShortName">NUMBER_OF_FPGAS_IN_CHAIN</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/clock_period_ps" type="other">
      <obj_property name="ElementShortName">clock_period_ps</obj_property>
      <obj_property name="ObjectShortName">clock_period_ps</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/configuration_clock_period_PS" type="other">
      <obj_property name="ElementShortName">configuration_clock_period_PS</obj_property>
      <obj_property name="ObjectShortName">configuration_clock_period_PS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/UUT/configuration_clock_period_NS" type="other">
      <obj_property name="ElementShortName">configuration_clock_period_NS</obj_property>
      <obj_property name="ObjectShortName">configuration_clock_period_NS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject type="divider" fp_name="divider1852">
      <obj_property name="label">Downstream_FPGA</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/M" type="array">
      <obj_property name="ElementShortName">M[2:0]</obj_property>
      <obj_property name="ObjectShortName">M[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/PROGRAM_B" type="logic">
      <obj_property name="ElementShortName">PROGRAM_B</obj_property>
      <obj_property name="ObjectShortName">PROGRAM_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INIT_B" type="logic">
      <obj_property name="ElementShortName">INIT_B</obj_property>
      <obj_property name="ObjectShortName">INIT_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/DONE" type="logic">
      <obj_property name="ElementShortName">DONE</obj_property>
      <obj_property name="ObjectShortName">DONE</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/CCLK" type="logic">
      <obj_property name="ElementShortName">CCLK</obj_property>
      <obj_property name="ObjectShortName">CCLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/PUDC_B" type="logic">
      <obj_property name="ElementShortName">PUDC_B</obj_property>
      <obj_property name="ObjectShortName">PUDC_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/EMCCLK" type="logic">
      <obj_property name="ElementShortName">EMCCLK</obj_property>
      <obj_property name="ObjectShortName">EMCCLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/CSI_B" type="logic">
      <obj_property name="ElementShortName">CSI_B</obj_property>
      <obj_property name="ObjectShortName">CSI_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/CSO_B" type="logic">
      <obj_property name="ElementShortName">CSO_B</obj_property>
      <obj_property name="ObjectShortName">CSO_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/DOUT" type="logic">
      <obj_property name="ElementShortName">DOUT</obj_property>
      <obj_property name="ObjectShortName">DOUT</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/RDWR_B" type="logic">
      <obj_property name="ElementShortName">RDWR_B</obj_property>
      <obj_property name="ObjectShortName">RDWR_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/D00_MOSI" type="logic">
      <obj_property name="ElementShortName">D00_MOSI</obj_property>
      <obj_property name="ObjectShortName">D00_MOSI</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/D01_DIN" type="logic">
      <obj_property name="ElementShortName">D01_DIN</obj_property>
      <obj_property name="ObjectShortName">D01_DIN</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/D" type="array">
      <obj_property name="ElementShortName">D[31:0]</obj_property>
      <obj_property name="ObjectShortName">D[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/A" type="array">
      <obj_property name="ElementShortName">A[28:0]</obj_property>
      <obj_property name="ObjectShortName">A[28:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/FCS_B" type="logic">
      <obj_property name="ElementShortName">FCS_B</obj_property>
      <obj_property name="ObjectShortName">FCS_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/FOE_B" type="logic">
      <obj_property name="ElementShortName">FOE_B</obj_property>
      <obj_property name="ObjectShortName">FOE_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/FWE_B" type="logic">
      <obj_property name="ElementShortName">FWE_B</obj_property>
      <obj_property name="ObjectShortName">FWE_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/ADV_B" type="logic">
      <obj_property name="ElementShortName">ADV_B</obj_property>
      <obj_property name="ObjectShortName">ADV_B</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/RS" type="array">
      <obj_property name="ElementShortName">RS[1:0]</obj_property>
      <obj_property name="ObjectShortName">RS[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/current_state" type="other">
      <obj_property name="ElementShortName">current_state</obj_property>
      <obj_property name="ObjectShortName">current_state</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/next_state" type="other">
      <obj_property name="ElementShortName">next_state</obj_property>
      <obj_property name="ObjectShortName">next_state</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/counter" type="other">
      <obj_property name="ElementShortName">counter</obj_property>
      <obj_property name="ObjectShortName">counter</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/reset_counter" type="logic">
      <obj_property name="ElementShortName">reset_counter</obj_property>
      <obj_property name="ObjectShortName">reset_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/enable_counter" type="logic">
      <obj_property name="ElementShortName">enable_counter</obj_property>
      <obj_property name="ObjectShortName">enable_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/startup_counter" type="other">
      <obj_property name="ElementShortName">startup_counter</obj_property>
      <obj_property name="ObjectShortName">startup_counter</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/reset_startup_counter" type="logic">
      <obj_property name="ElementShortName">reset_startup_counter</obj_property>
      <obj_property name="ObjectShortName">reset_startup_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/enable_startup_counter" type="logic">
      <obj_property name="ElementShortName">enable_startup_counter</obj_property>
      <obj_property name="ObjectShortName">enable_startup_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/bitstream_size_counter" type="other">
      <obj_property name="ElementShortName">bitstream_size_counter</obj_property>
      <obj_property name="ObjectShortName">bitstream_size_counter</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/reset_bitstream_size_counter" type="logic">
      <obj_property name="ElementShortName">reset_bitstream_size_counter</obj_property>
      <obj_property name="ObjectShortName">reset_bitstream_size_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/enable_bitstream_size_counter" type="logic">
      <obj_property name="ElementShortName">enable_bitstream_size_counter</obj_property>
      <obj_property name="ObjectShortName">enable_bitstream_size_counter</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/expected_bitstream_length" type="other">
      <obj_property name="ElementShortName">expected_bitstream_length</obj_property>
      <obj_property name="ObjectShortName">expected_bitstream_length</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/enable_bus_width_detection_unit" type="logic">
      <obj_property name="ElementShortName">enable_bus_width_detection_unit</obj_property>
      <obj_property name="ObjectShortName">enable_bus_width_detection_unit</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/width_detection_complete" type="logic">
      <obj_property name="ElementShortName">width_detection_complete</obj_property>
      <obj_property name="ObjectShortName">width_detection_complete</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/reset_width_detection" type="logic">
      <obj_property name="ElementShortName">reset_width_detection</obj_property>
      <obj_property name="ObjectShortName">reset_width_detection</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/enable_sync_word_detection_unit" type="logic">
      <obj_property name="ElementShortName">enable_sync_word_detection_unit</obj_property>
      <obj_property name="ObjectShortName">enable_sync_word_detection_unit</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/sync_word_detected" type="logic">
      <obj_property name="ElementShortName">sync_word_detected</obj_property>
      <obj_property name="ObjectShortName">sync_word_detected</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/detected_bus_width" type="other">
      <obj_property name="ElementShortName">detected_bus_width</obj_property>
      <obj_property name="ObjectShortName">detected_bus_width</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/parallel_data_shift_reg" type="array">
      <obj_property name="ElementShortName">parallel_data_shift_reg[1:0][7:0]</obj_property>
      <obj_property name="ObjectShortName">parallel_data_shift_reg[1:0][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/parallel_data_shift_reg_concatenated" type="array">
      <obj_property name="ElementShortName">parallel_data_shift_reg_concatenated[15:0]</obj_property>
      <obj_property name="ObjectShortName">parallel_data_shift_reg_concatenated[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/enable_clock_generation" type="logic">
      <obj_property name="ElementShortName">enable_clock_generation</obj_property>
      <obj_property name="ObjectShortName">enable_clock_generation</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/serial_data_shift_reg" type="array">
      <obj_property name="ElementShortName">serial_data_shift_reg[31:0]</obj_property>
      <obj_property name="ObjectShortName">serial_data_shift_reg[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/serial_data_shift_reg_counter" type="other">
      <obj_property name="ElementShortName">serial_data_shift_reg_counter</obj_property>
      <obj_property name="ObjectShortName">serial_data_shift_reg_counter</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CLK" type="logic">
      <obj_property name="ElementShortName">INTERNAL_CLK</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CCLK" type="logic">
      <obj_property name="ElementShortName">INTERNAL_CCLK</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CCLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/FPGA_PART_NUMBER" type="array">
      <obj_property name="ElementShortName">FPGA_PART_NUMBER[1:8]</obj_property>
      <obj_property name="ObjectShortName">FPGA_PART_NUMBER[1:8]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/MASTER_SERIAL_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_SERIAL_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_SERIAL_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/MASTER_SPI_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_SPI_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_SPI_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/MASTER_BPI_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_BPI_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_BPI_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/MASTER_SELECT_MAP_MODE" type="array">
      <obj_property name="ElementShortName">MASTER_SELECT_MAP_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">MASTER_SELECT_MAP_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/JTAG_MODE" type="array">
      <obj_property name="ElementShortName">JTAG_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">JTAG_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/SLAVE_SELECT_MAP_MODE" type="array">
      <obj_property name="ElementShortName">SLAVE_SELECT_MAP_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">SLAVE_SELECT_MAP_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/SLAVE_SERIAL_MODE" type="array">
      <obj_property name="ElementShortName">SLAVE_SERIAL_MODE[2:0]</obj_property>
      <obj_property name="ObjectShortName">SLAVE_SERIAL_MODE[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CCLK_FREQ_HZ" type="other">
      <obj_property name="ElementShortName">INTERNAL_CCLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CCLK_FREQ_HZ</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CCLK_period_NS" type="other">
      <obj_property name="ElementShortName">INTERNAL_CCLK_period_NS</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CCLK_period_NS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CCLK_period_PS" type="other">
      <obj_property name="ElementShortName">INTERNAL_CCLK_period_PS</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CCLK_period_PS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CCLK_period_time" type="other">
      <obj_property name="ElementShortName">INTERNAL_CCLK_period_time</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CCLK_period_time</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CLK_FREQ_HZ" type="other">
      <obj_property name="ElementShortName">INTERNAL_CLK_FREQ_HZ</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CLK_FREQ_HZ</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CLK_period_NS" type="other">
      <obj_property name="ElementShortName">INTERNAL_CLK_period_NS</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CLK_period_NS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CLK_period_PS" type="other">
      <obj_property name="ElementShortName">INTERNAL_CLK_period_PS</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CLK_period_PS</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/FPGA_boot_controller_testbench/\downsteam_FPGAs(0)\/downstream_FPGA/INTERNAL_CLK_period_time" type="other">
      <obj_property name="ElementShortName">INTERNAL_CLK_period_time</obj_property>
      <obj_property name="ObjectShortName">INTERNAL_CLK_period_time</obj_property>
   </wvobject>
</wave_config>
