state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_0.state = 0;
byte User_0.cmd = 0;
byte[1] User_0.edit = {0};
byte[1] User_0.registered = {0};
byte User_0.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_1.state = 0;
byte User_1.cmd = 0;
byte[1] User_1.edit = {0};
byte[1] User_1.registered = {0};
byte User_1.waitingForCheckedOut = 0;
state {ready(0), doneGet(1), getCmdReceived(2), doneRegister(3), doneUnRegister(4), editing(5), cmdReceived(6)} User_2.state = 0;
byte User_2.cmd = 0;
byte[1] User_2.edit = {0};
byte[1] User_2.registered = {0};
byte User_2.waitingForCheckedOut = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_0.state = 0;
byte UserAdmin_0.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_1.state = 0;
byte UserAdmin_1.cmd = 0;
state {ready(0), cmdReceived(1), doneNotify(2), doneUpdate(3)} UserAdmin_2.state = 0;
byte UserAdmin_2.cmd = 0;
state {ready(0), cmdReceived(1), doneGet0(2), doneRegister0(3), doneUnRegister0(4), doneCheckedOut0(5), doneNotify0(6), notifyCmdSent0(7), updateCmdSent0(8), doneUnCheckOut0(9), doneCheckIn0(10), doneCheckInOut0(11), doneUpdate0(12), doneGet1(13), doneRegister1(14), doneUnRegister1(15), doneCheckedOut1(16), doneNotify1(17), notifyCmdSent1(18), updateCmdSent1(19), doneUnCheckOut1(20), doneCheckIn1(21), doneCheckInOut1(22), doneUpdate1(23), doneGet2(24), doneRegister2(25), doneUnRegister2(26), doneCheckedOut2(27), doneNotify2(28), notifyCmdSent2(29), updateCmdSent2(30), doneUnCheckOut2(31), doneCheckIn2(32), doneCheckInOut2(33), doneUpdate2(34), get_step1(35), get_step2(36), get_step3(37), doneCheckOut(38), checkOut_step1(39), checkOut_step2(40), checkOut_step3(41), checkOut_step4(42), checkOut_step5(43), doneNotAvailable(44), doneCheckedOut(45), doneUnCheckOut(46), doneCheckIn(47), checkIn_step1(48), checkIn_step2(49), doneCheckInOut(50), checkInOut_step1(51), checkInOut_step2(52), Update(53), checkWriteLockTrue(54), checkWriteLockFalse(55), update_cycle(56), update_step1(57)} CC.state = 0;
byte CC.cmd = 0;
byte CC.ID = 0;
byte[3] CC.registered = {0, 0, 0};
byte CC.writeLock = 0;
state {ready(0), cmdReceived(1)} Vault.state = 0;
byte Vault.cmd = 0;
state {ready(0), tr(1)} channel_ccToUser_0.state = 0;
byte channel_ccToUser_0.v = 0;
state {ready(0), tr(1)} channel_ccToUser_1.state = 0;
byte channel_ccToUser_1.v = 0;
state {ready(0), tr(1)} channel_ccToUser_2.state = 0;
byte channel_ccToUser_2.v = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
temp bool t_0 = false;
temp bool t_1 = false;
temp bool t_2 = false;
temp bool t_3 = false;
temp bool t_4 = false;
temp bool t_5 = false;
temp byte t_6 = 0;
temp bool t_7 = false;
temp bool t_8 = false;
temp bool t_9 = false;
temp bool t_10 = false;
temp bool t_11 = false;
temp bool t_12 = false;
temp bool t_13 = false;
temp bool t_14 = false;
temp bool t_15 = false;
temp bool t_16 = false;
temp bool t_17 = false;
temp bool t_18 = false;
temp bool t_19 = false;
temp bool t_20 = false;
temp byte t_21 = 0;
temp bool t_22 = false;
temp bool t_23 = false;
temp bool t_24 = false;
temp bool t_25 = false;
temp bool t_26 = false;
temp bool t_27 = false;
temp bool t_28 = false;
temp bool t_29 = false;
temp bool t_30 = false;
temp bool t_31 = false;
temp bool t_32 = false;
temp bool t_33 = false;
temp bool t_34 = false;
temp bool t_35 = false;
temp byte t_36 = 0;
temp bool t_37 = false;
temp bool t_38 = false;
temp bool t_39 = false;
temp bool t_40 = false;
temp bool t_41 = false;
temp bool t_42 = false;
temp bool t_43 = false;
temp bool t_44 = false;
temp bool t_45 = false;
temp bool t_46 = false;
temp bool t_47 = false;
temp bool t_48 = false;
temp bool t_49 = false;
temp bool t_50 = false;
temp bool t_51 = false;
temp int t_52 = 0;
temp bool t_53 = false;
temp int t_54 = 0;
temp bool t_55 = false;
temp bool t_56 = false;
temp bool t_57 = false;
temp bool t_58 = false;
temp int t_59 = 0;
temp bool t_60 = false;
temp int t_61 = 0;
temp bool t_62 = false;
temp int t_63 = 0;
temp bool t_64 = false;
temp bool t_65 = false;
temp bool t_66 = false;
temp bool t_67 = false;
temp int t_68 = 0;
temp bool t_69 = false;
temp int t_70 = 0;
temp bool t_71 = false;
temp int t_72 = 0;
temp bool t_73 = false;
temp bool t_74 = false;
temp bool t_75 = false;
temp bool t_76 = false;
temp int t_77 = 0;
temp bool t_78 = false;
temp int t_79 = 0;
temp bool t_80 = false;
temp int t_81 = 0;
temp bool t_82 = false;
temp bool t_83 = false;
temp bool t_84 = false;
temp bool t_85 = false;
temp bool t_86 = false;
temp int t_87 = 0;
temp bool t_88 = false;
temp int t_89 = 0;
temp bool t_90 = false;
temp bool t_91 = false;
temp bool t_92 = false;
temp bool t_93 = false;
temp bool t_94 = false;
temp int t_95 = 0;
temp bool t_96 = false;
temp int t_97 = 0;
temp bool t_98 = false;
temp bool t_99 = false;
temp bool t_100 = false;
temp bool t_101 = false;
temp bool t_102 = false;
temp int t_103 = 0;
temp bool t_104 = false;
temp int t_105 = 0;
temp bool t_106 = false;
temp bool t_107 = false;
temp bool t_108 = false;
temp bool t_109 = false;
temp bool t_110 = false;
temp int t_111 = 0;
temp bool t_112 = false;
temp int t_113 = 0;
temp bool t_114 = false;
temp bool t_115 = false;
temp bool t_116 = false;
temp bool t_117 = false;
temp bool t_118 = false;
temp int t_119 = 0;
temp bool t_120 = false;
temp int t_121 = 0;
temp bool t_122 = false;
temp bool t_123 = false;
temp bool t_124 = false;
temp bool t_125 = false;
temp bool t_126 = false;
temp int t_127 = 0;
temp bool t_128 = false;
temp bool t_129 = false;
temp bool t_130 = false;
temp bool t_131 = false;
temp bool t_132 = false;
temp bool t_133 = false;
temp int t_134 = 0;
temp bool t_135 = false;
temp bool t_136 = false;
temp bool t_137 = false;
temp bool t_138 = false;
temp int t_139 = 0;
temp bool t_140 = false;
temp bool t_141 = false;
temp bool t_142 = false;
temp bool t_143 = false;
temp int t_144 = 0;
temp bool t_145 = false;
temp bool t_146 = false;
temp bool t_147 = false;
temp bool t_148 = false;
temp bool t_149 = false;
temp bool t_150 = false;
temp bool t_151 = false;
temp int t_152 = 0;
temp bool t_153 = false;
temp int t_154 = 0;
temp bool t_155 = false;
temp int t_156 = 0;
temp bool t_157 = false;
temp int t_158 = 0;
temp bool t_159 = false;
temp byte t_160 = 0;
temp bool t_161 = false;
temp bool t_162 = false;
temp bool t_163 = false;
temp int t_164 = 0;
temp bool t_165 = false;
temp bool t_166 = false;
temp bool t_167 = false;
temp bool t_168 = false;
temp bool t_169 = false;
temp int t_170 = 0;
temp bool t_171 = false;
temp bool t_172 = false;
temp bool t_173 = false;
temp int t_174 = 0;
temp bool t_175 = false;
temp bool t_176 = false;
temp bool t_177 = false;
temp bool t_178 = false;
temp int t_179 = 0;
temp bool t_180 = false;
temp bool t_181 = false;
temp bool t_182 = false;
temp bool t_183 = false;
temp int t_184 = 0;
temp bool t_185 = false;
temp bool t_186 = false;
temp bool t_187 = false;
temp bool t_188 = false;
temp int t_189 = 0;
temp bool t_190 = false;
temp bool t_191 = false;
temp bool t_192 = false;
temp int t_193 = 0;
temp bool t_194 = false;
temp bool t_195 = false;
temp bool t_196 = false;
temp bool t_197 = false;
temp int t_198 = 0;
temp bool t_199 = false;
temp bool t_200 = false;
temp bool t_201 = false;
temp bool t_202 = false;
temp int t_203 = 0;
temp bool t_204 = false;
temp bool t_205 = false;
temp bool t_206 = false;
temp bool t_207 = false;
temp int t_208 = 0;
temp bool t_209 = false;
temp bool t_210 = false;
temp bool t_211 = false;
temp int t_212 = 0;
temp bool t_213 = false;
temp int t_214 = 0;
temp bool t_215 = false;
temp bool t_216 = false;
temp bool t_217 = false;
temp bool t_218 = false;
temp bool t_219 = false;
temp bool t_220 = false;
temp bool t_221 = false;
temp bool t_222 = false;
temp bool t_223 = false;
temp bool t_224 = false;
temp bool t_225 = false;
temp bool t_226 = false;
temp int t_227 = 0;
temp bool t_228 = false;
temp int t_229 = 0;
temp bool t_230 = false;
temp bool t_231 = false;
temp bool t_232 = false;
temp bool t_233 = false;
temp bool t_234 = false;
temp bool t_235 = false;
temp bool t_236 = false;
temp bool t_237 = false;
temp bool t_238 = false;
temp bool t_239 = false;
temp bool t_240 = false;
temp bool t_241 = false;
temp int t_242 = 0;
temp bool t_243 = false;
temp int t_244 = 0;
temp bool t_245 = false;
temp bool t_246 = false;
temp bool t_247 = false;
temp bool t_248 = false;
temp bool t_249 = false;
temp bool t_250 = false;
temp bool t_251 = false;
temp bool t_252 = false;
temp bool t_253 = false;
temp bool t_254 = false;
temp bool t_255 = false;
temp bool t_256 = false;
temp bool t_257 = false;
temp bool t_258 = false;
temp bool t_259 = false;
temp bool t_260 = false;
temp int t_261 = 0;
temp bool t_262 = false;
temp int t_263 = 0;
temp bool t_264 = false;
temp int t_265 = 0;
temp bool t_266 = false;
temp int t_267 = 0;
temp bool t_268 = false;
temp byte t_269 = 0;
temp bool t_270 = false;
temp bool t_271 = false;
temp bool t_272 = false;
temp int t_273 = 0;
temp bool t_274 = false;
temp bool t_275 = false;
temp bool t_276 = false;
temp bool t_277 = false;
temp bool t_278 = false;
temp bool t_279 = false;
temp bool t_280 = false;
temp bool t_281 = false;
temp bool t_282 = false;
temp bool t_283 = false;
temp bool t_284 = false;
temp bool t_285 = false;
temp bool t_286 = false;
temp bool t_287 = false;
temp bool t_288 = false;
temp bool t_289 = false;
temp bool t_290 = false;
temp bool t_291 = false;
temp bool t_292 = false;
temp bool t_293 = false;
temp bool t_294 = false;
temp bool t_295 = false;
temp int t_296 = 0;
temp bool t_297 = false;
temp bool t_298 = false;
temp byte t_299 = 0;
temp bool t_300 = false;
temp bool t_301 = false;
temp bool t_302 = false;
temp bool t_303 = false;
temp bool t_304 = false;
temp bool t_305 = false;
temp bool t_306 = false;
temp int t_307 = 0;
temp bool t_308 = false;
temp bool t_309 = false;
temp byte t_310 = 0;
temp bool t_311 = false;
temp bool t_312 = false;
temp bool t_313 = false;
temp bool t_314 = false;
temp bool t_315 = false;
temp bool t_316 = false;
temp int t_317 = 0;
temp bool t_318 = false;
temp bool t_319 = false;
temp bool t_320 = false;
temp bool t_321 = false;
temp int t_322 = 0;
temp int t_323 = 0;
temp bool t_324 = false;
temp int t_325 = 0;
temp bool t_326 = false;
temp bool t_327 = false;
temp bool t_328 = false;
temp bool t_329 = false;
temp int t_330 = 0;
temp int t_331 = 0;
temp bool t_332 = false;
temp int t_333 = 0;
temp bool t_334 = false;
temp bool t_335 = false;
temp bool t_336 = false;
temp bool t_337 = false;
temp int t_338 = 0;
temp int t_339 = 0;
temp bool t_340 = false;
temp int t_341 = 0;
temp bool t_342 = false;
temp bool t_343 = false;
temp bool t_344 = false;
temp bool t_345 = false;
temp int t_346 = 0;
temp int t_347 = 0;
temp bool t_348 = false;
temp int t_349 = 0;
temp bool t_350 = false;
temp bool t_351 = false;
temp bool t_352 = false;
temp bool t_353 = false;
temp int t_354 = 0;
temp int t_355 = 0;
temp bool t_356 = false;
temp int t_357 = 0;
temp bool t_358 = false;
temp bool t_359 = false;
temp bool t_360 = false;
temp bool t_361 = false;
temp int t_362 = 0;
temp int t_363 = 0;
temp bool t_364 = false;
temp int t_365 = 0;
temp bool t_366 = false;
temp bool t_367 = false;
temp bool t_368 = false;
temp bool t_369 = false;
temp int t_370 = 0;
temp int t_371 = 0;
temp bool t_372 = false;
temp int t_373 = 0;
temp bool t_374 = false;
temp bool t_375 = false;
temp bool t_376 = false;
temp bool t_377 = false;
temp int t_378 = 0;
temp int t_379 = 0;
temp bool t_380 = false;
temp int t_381 = 0;
temp bool t_382 = false;
temp bool t_383 = false;
temp bool t_384 = false;
temp bool t_385 = false;
temp int t_386 = 0;
temp int t_387 = 0;
temp bool t_388 = false;
temp bool t_389 = false;
temp bool t_390 = false;
temp bool t_391 = false;
temp bool t_392 = false;
temp bool t_393 = false;
temp byte t_394 = 0;
temp bool t_395 = false;
temp byte t_396 = 0;
temp bool t_397 = false;
temp bool t_398 = false;
temp bool t_399 = false;
temp bool t_400 = false;
temp bool t_401 = false;
temp bool t_402 = false;
temp byte t_403 = 0;
temp bool t_404 = false;
temp byte t_405 = 0;
temp bool t_406 = false;
temp bool t_407 = false;
temp bool t_408 = false;
temp bool t_409 = false;
temp bool t_410 = false;
temp bool t_411 = false;
temp byte t_412 = 0;
temp bool t_413 = false;
temp bool t_414 = false;
temp bool t_415 = false;
temp bool t_416 = false;
temp bool t_417 = false;
temp bool t_418 = false;
temp bool t_419 = false;
temp bool t_420 = false;
temp bool t_421 = false;
temp bool t_422 = false;
temp bool t_423 = false;
temp bool t_424 = false;
temp bool t_425 = false;
temp bool t_426 = false;
temp bool t_427 = false;
temp bool t_428 = false;
temp bool t_429 = false;
temp bool t_430 = false;
temp bool t_431 = false;
temp bool t_432 = false;
temp bool t_433 = false;
temp byte t_434 = 0;
temp bool t_435 = false;
temp byte t_436 = 0;
temp bool t_437 = false;
temp bool t_438 = false;
temp bool t_439 = false;
temp bool t_440 = false;
temp bool t_441 = false;
temp bool t_442 = false;
temp byte t_443 = 0;
temp bool t_444 = false;
temp byte t_445 = 0;
temp bool t_446 = false;
temp bool t_447 = false;
temp bool t_448 = false;
temp bool t_449 = false;
temp bool t_450 = false;
temp bool t_451 = false;
temp byte t_452 = 0;
temp bool t_453 = false;
temp bool t_454 = false;
temp bool t_455 = false;
temp bool t_456 = false;
temp bool t_457 = false;
temp bool t_458 = false;
temp bool t_459 = false;
temp bool t_460 = false;
temp bool t_461 = false;
temp bool t_462 = false;
temp bool t_463 = false;
temp bool t_464 = false;
temp bool t_465 = false;
temp bool t_466 = false;
temp bool t_467 = false;
temp bool t_468 = false;
temp bool t_469 = false;
temp bool t_470 = false;
temp bool t_471 = false;
temp bool t_472 = false;
temp bool t_473 = false;
temp byte t_474 = 0;
temp bool t_475 = false;
temp byte t_476 = 0;
temp bool t_477 = false;
temp bool t_478 = false;
temp bool t_479 = false;
temp bool t_480 = false;
temp bool t_481 = false;
temp bool t_482 = false;
temp byte t_483 = 0;
temp bool t_484 = false;
temp byte t_485 = 0;
temp bool t_486 = false;
temp bool t_487 = false;
temp bool t_488 = false;
temp bool t_489 = false;
temp bool t_490 = false;
temp bool t_491 = false;
temp byte t_492 = 0;
temp bool t_493 = false;
temp bool t_494 = false;
temp bool t_495 = false;
temp bool t_496 = false;
temp bool t_497 = false;
temp bool t_498 = false;
temp bool t_499 = false;
temp bool t_500 = false;
temp bool t_501 = false;
temp bool t_502 = false;
temp bool t_503 = false;
temp bool t_504 = false;
temp bool t_505 = false;
temp bool t_506 = false;
temp bool t_507 = false;
temp bool t_508 = false;
temp bool t_509 = false;
temp bool t_510 = false;
temp bool t_511 = false;
temp bool t_512 = false;
temp bool t_513 = false;
temp bool t_514 = false;
temp bool t_515 = false;
temp bool t_516 = false;
temp bool t_517 = false;
temp bool t_518 = false;
temp bool t_519 = false;
temp bool t_520 = false;
temp bool t_521 = false;
temp bool t_522 = false;
temp bool t_523 = false;
temp bool t_524 = false;
temp bool t_525 = false;
temp bool t_526 = false;
temp bool t_527 = false;
temp bool t_528 = false;
temp bool t_529 = false;
temp bool t_530 = false;
temp bool t_531 = false;
temp bool t_532 = false;
temp bool t_533 = false;
temp bool t_534 = false;
temp bool t_535 = false;
temp bool t_536 = false;
temp bool t_537 = false;
temp bool t_538 = false;
temp bool t_539 = false;
temp bool t_540 = false;
temp bool t_541 = false;
temp bool t_542 = false;
temp bool t_543 = false;
temp bool t_544 = false;
temp bool t_545 = false;
temp bool t_546 = false;
temp bool t_547 = false;
temp bool t_548 = false;
temp bool t_549 = false;
temp bool t_550 = false;
temp bool t_551 = false;
temp bool t_552 = false;
temp bool t_553 = false;
temp bool t_554 = false;
temp bool t_555 = false;
temp bool t_556 = false;
temp bool t_557 = false;
temp bool t_558 = false;
temp bool t_559 = false;
temp bool t_560 = false;
temp bool t_561 = false;
temp bool t_562 = false;
temp bool t_563 = false;
temp bool t_564 = false;
temp bool t_565 = false;
temp bool t_566 = false;
temp bool t_567 = false;
temp bool t_568 = false;
temp bool t_569 = false;
temp bool t_570 = false;
temp bool t_571 = false;
temp bool t_572 = false;
temp bool t_573 = false;
temp bool t_574 = false;
temp bool t_575 = false;
temp bool t_576 = false;
temp bool t_577 = false;
temp bool t_578 = false;
temp bool t_579 = false;
temp bool t_580 = false;
temp bool t_581 = false;
temp bool t_582 = false;
temp bool t_583 = false;
temp bool t_584 = false;
temp bool t_585 = false;
temp bool t_586 = false;
temp bool t_587 = false;
temp bool t_588 = false;
temp bool t_589 = false;
temp bool t_590 = false;
temp bool t_591 = false;
temp bool t_592 = false;
temp bool t_593 = false;
temp bool t_594 = false;
temp bool t_595 = false;
temp bool t_596 = false;
temp bool t_597 = false;
temp bool t_598 = false;
temp bool t_599 = false;
temp bool t_600 = false;
temp bool t_601 = false;
temp bool t_602 = false;
temp bool t_603 = false;
temp bool t_604 = false;
temp bool t_605 = false;
temp bool t_606 = false;
temp bool t_607 = false;
temp bool t_608 = false;
temp bool t_609 = false;
temp bool t_610 = false;
temp bool t_611 = false;
temp bool t_612 = false;
temp bool t_613 = false;
temp bool t_614 = false;
temp bool t_615 = false;
temp bool t_616 = false;
temp bool t_617 = false;
temp bool t_618 = false;
temp bool t_619 = false;
temp bool t_620 = false;
temp bool t_621 = false;
temp bool t_622 = false;
temp bool t_623 = false;
temp bool t_624 = false;
temp bool t_625 = false;
temp bool t_626 = false;
temp bool t_627 = false;
temp bool t_628 = false;
temp bool t_629 = false;
temp bool t_630 = false;
temp bool t_631 = false;
temp bool t_632 = false;
temp bool t_633 = false;
temp bool t_634 = false;
temp bool t_635 = false;
temp bool t_636 = false;
temp bool t_637 = false;
temp bool t_638 = false;
temp bool t_639 = false;
temp bool t_640 = false;
temp bool t_641 = false;
temp bool t_642 = false;
temp bool t_643 = false;
temp bool t_644 = false;
temp bool t_645 = false;
temp bool t_646 = false;
temp bool t_647 = false;
temp bool t_648 = false;
temp bool t_649 = false;
temp bool t_650 = false;
temp bool t_651 = false;
temp bool t_652 = false;
temp bool t_653 = false;
temp bool t_654 = false;
temp bool t_655 = false;
temp bool t_656 = false;
temp bool t_657 = false;
temp bool t_658 = false;
temp bool t_659 = false;
temp bool t_660 = false;
temp bool t_661 = false;
temp bool t_662 = false;
temp bool t_663 = false;
temp bool t_664 = false;
temp bool t_665 = false;
temp bool t_666 = false;
temp bool t_667 = false;
temp bool t_668 = false;
temp bool t_669 = false;
temp bool t_670 = false;
temp bool t_671 = false;
temp bool t_672 = false;
temp bool t_673 = false;
temp bool t_674 = false;
temp bool t_675 = false;
temp bool t_676 = false;
temp bool t_677 = false;
temp bool t_678 = false;
temp bool t_679 = false;
temp bool t_680 = false;
temp bool t_681 = false;
temp bool t_682 = false;
temp bool t_683 = false;
temp bool t_684 = false;
temp bool t_685 = false;
temp bool t_686 = false;
temp bool t_687 = false;
temp bool t_688 = false;
temp bool t_689 = false;
temp int t_690 = 0;
temp bool t_691 = false;
temp bool t_692 = false;
temp byte t_693 = 0;
temp bool t_694 = false;
temp bool t_695 = false;
temp bool t_696 = false;
temp bool t_697 = false;
temp bool t_698 = false;
temp bool t_699 = false;
temp bool t_700 = false;
temp int t_701 = 0;
temp bool t_702 = false;
temp bool t_703 = false;
temp byte t_704 = 0;
temp bool t_705 = false;
temp bool t_706 = false;
temp bool t_707 = false;
temp bool t_708 = false;
temp bool t_709 = false;
temp bool t_710 = false;
temp bool t_711 = false;
temp bool t_712 = false;
temp bool t_713 = false;
temp bool t_714 = false;
temp bool t_715 = false;
temp bool t_716 = false;
temp bool t_717 = false;
temp int t_718 = 0;
temp bool t_719 = false;
temp bool t_720 = false;
temp byte t_721 = 0;
temp bool t_722 = false;
temp bool t_723 = false;
temp bool t_724 = false;
temp bool t_725 = false;
temp bool t_726 = false;
temp bool t_727 = false;
temp bool t_728 = false;
temp int t_729 = 0;
temp bool t_730 = false;
temp bool t_731 = false;
temp byte t_732 = 0;
temp bool t_733 = false;
temp bool t_734 = false;
temp bool t_735 = false;
temp bool t_736 = false;
temp bool t_737 = false;
temp bool t_738 = false;
temp int t_739 = 0;
temp bool t_740 = false;
temp int t_741 = 0;
temp bool t_742 = false;
temp bool t_743 = false;
temp bool t_744 = false;
temp bool t_745 = false;
temp bool t_746 = false;
temp bool t_747 = false;
temp int t_748 = 0;
temp bool t_749 = false;
temp int t_750 = 0;
temp bool t_751 = false;
temp bool t_752 = false;
temp bool t_753 = false;
temp bool t_754 = false;
temp bool t_755 = false;
temp bool t_756 = false;
temp bool t_757 = false;
temp int t_758 = 0;
temp bool t_759 = false;
temp bool t_760 = false;
temp bool t_761 = false;
temp bool t_762 = false;
temp bool t_763 = false;
temp bool t_764 = false;
temp bool t_765 = false;
temp bool t_766 = false;
temp bool t_767 = false;
temp bool t_768 = false;
temp bool t_769 = false;
temp bool t_770 = false;
temp bool t_771 = false;
temp bool t_772 = false;
temp bool t_773 = false;
temp bool t_774 = false;
temp bool t_775 = false;
temp bool t_776 = false;
temp bool t_777 = false;
temp bool t_778 = false;
temp bool t_779 = false;
temp bool t_780 = false;
temp bool t_781 = false;
temp int t_782 = 0;
temp int t_783 = 0;
temp bool t_784 = false;
temp int t_785 = 0;
temp bool t_786 = false;
temp int t_787 = 0;
temp bool t_788 = false;
temp bool t_789 = false;
temp bool t_790 = false;
temp bool t_791 = false;
temp bool t_792 = false;
temp bool t_793 = false;
temp int t_794 = 0;
temp bool t_795 = false;
temp int t_796 = 0;
temp bool t_797 = false;
temp bool t_798 = false;
temp bool t_799 = false;
temp bool t_800 = false;
temp bool t_801 = false;
temp bool t_802 = false;
temp bool t_803 = false;
temp int t_804 = 0;
temp bool t_805 = false;
temp bool t_806 = false;
temp bool t_807 = false;
temp bool t_808 = false;
temp bool t_809 = false;
temp bool t_810 = false;
temp int t_811 = 0;
temp bool t_812 = false;
temp int t_813 = 0;
temp bool t_814 = false;
temp bool t_815 = false;
temp bool t_816 = false;
temp bool t_817 = false;
temp bool t_818 = false;
temp bool t_819 = false;
temp int t_820 = 0;
temp bool t_821 = false;
temp int t_822 = 0;
temp bool t_823 = false;
temp bool t_824 = false;
temp bool t_825 = false;
temp bool t_826 = false;
temp bool t_827 = false;
temp bool t_828 = false;
temp bool t_829 = false;
temp int t_830 = 0;
temp bool t_831 = false;
temp bool t_832 = false;
temp bool t_833 = false;
temp bool t_834 = false;
temp bool t_835 = false;
temp bool t_836 = false;
temp bool t_837 = false;
temp bool t_838 = false;
temp bool t_839 = false;
temp bool t_840 = false;
temp bool t_841 = false;
	process User_0 
		guardBlock
			t_0 = User_0.state == 2,
			t_1 = User_0.cmd == 1,
			t_2 = t_0 and t_1;

		guardCondition t_2;
		effect
			User_0.state = 0,
			User_0.registered[0] = 1;

	process User_0 
		guardBlock
			t_3 = User_0.state == 3;

		guardCondition t_3;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_4 = User_0.state == 4;

		guardCondition t_4;
		effect
			User_0.state = 0;

	process User_0 
		guardBlock
			t_5 = User_0.state == 0,
			t_6 = User_0.edit[0],
			t_7 = t_6 == 1,
			t_8 = t_5 and t_7;

		guardCondition t_8;
		effect
			User_0.state = 5;

	process User_0 
		guardBlock
			t_9 = User_0.state == 6,
			t_10 = User_0.cmd == 3,
			t_11 = t_9 and t_10;

		guardCondition t_11;
		effect
			User_0.state = 0,
			User_0.edit[0] = 1,
			User_0.waitingForCheckedOut = 0;

	process User_0 
		guardBlock
			t_12 = User_0.state == 6,
			t_13 = User_0.cmd == 4,
			t_14 = t_12 and t_13;

		guardCondition t_14;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_15 = User_1.state == 2,
			t_16 = User_1.cmd == 1,
			t_17 = t_15 and t_16;

		guardCondition t_17;
		effect
			User_1.state = 0,
			User_1.registered[0] = 1;

	process User_1 
		guardBlock
			t_18 = User_1.state == 3;

		guardCondition t_18;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_19 = User_1.state == 4;

		guardCondition t_19;
		effect
			User_1.state = 0;

	process User_1 
		guardBlock
			t_20 = User_1.state == 0,
			t_21 = User_1.edit[0],
			t_22 = t_21 == 1,
			t_23 = t_20 and t_22;

		guardCondition t_23;
		effect
			User_1.state = 5;

	process User_1 
		guardBlock
			t_24 = User_1.state == 6,
			t_25 = User_1.cmd == 3,
			t_26 = t_24 and t_25;

		guardCondition t_26;
		effect
			User_1.state = 0,
			User_1.edit[0] = 1,
			User_1.waitingForCheckedOut = 0;

	process User_1 
		guardBlock
			t_27 = User_1.state == 6,
			t_28 = User_1.cmd == 4,
			t_29 = t_27 and t_28;

		guardCondition t_29;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 0;

	process User_2 
		guardBlock
			t_30 = User_2.state == 2,
			t_31 = User_2.cmd == 1,
			t_32 = t_30 and t_31;

		guardCondition t_32;
		effect
			User_2.state = 0,
			User_2.registered[0] = 1;

	process User_2 
		guardBlock
			t_33 = User_2.state == 3;

		guardCondition t_33;
		effect
			User_2.state = 0;

	process User_2 
		guardBlock
			t_34 = User_2.state == 4;

		guardCondition t_34;
		effect
			User_2.state = 0;

	process User_2 
		guardBlock
			t_35 = User_2.state == 0,
			t_36 = User_2.edit[0],
			t_37 = t_36 == 1,
			t_38 = t_35 and t_37;

		guardCondition t_38;
		effect
			User_2.state = 5;

	process User_2 
		guardBlock
			t_39 = User_2.state == 6,
			t_40 = User_2.cmd == 3,
			t_41 = t_39 and t_40;

		guardCondition t_41;
		effect
			User_2.state = 0,
			User_2.edit[0] = 1,
			User_2.waitingForCheckedOut = 0;

	process User_2 
		guardBlock
			t_42 = User_2.state == 6,
			t_43 = User_2.cmd == 4,
			t_44 = t_42 and t_43;

		guardCondition t_44;
		effect
			User_2.state = 0,
			User_2.waitingForCheckedOut = 0;

	process UserAdmin_0 
		guardBlock
			t_45 = UserAdmin_0.state == 2;

		guardCondition t_45;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_0 
		guardBlock
			t_46 = UserAdmin_0.state == 3;

		guardCondition t_46;
		effect
			UserAdmin_0.state = 0;

	process UserAdmin_1 
		guardBlock
			t_47 = UserAdmin_1.state == 2;

		guardCondition t_47;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_1 
		guardBlock
			t_48 = UserAdmin_1.state == 3;

		guardCondition t_48;
		effect
			UserAdmin_1.state = 0;

	process UserAdmin_2 
		guardBlock
			t_49 = UserAdmin_2.state == 2;

		guardCondition t_49;
		effect
			UserAdmin_2.state = 0;

	process UserAdmin_2 
		guardBlock
			t_50 = UserAdmin_2.state == 3;

		guardCondition t_50;
		effect
			UserAdmin_2.state = 0;

	process CC 
		guardBlock
			t_51 = CC.state == 1,
			t_52 = CC.cmd / 16,
			t_53 = t_52 == 0,
			t_54 = CC.cmd % 16,
			t_55 = t_54 == 0,
			t_56 = t_53 and t_55,
			t_57 = t_51 and t_56;

		guardCondition t_57;
		effect
			CC.state = 2;

	process CC 
		guardBlock
			t_58 = CC.state == 2;

		guardCondition t_58;
		effect
			CC.state = 35,
			t_59 = CC.cmd % 16,
			CC.registered[t_59] = 1;

	process CC 
		guardBlock
			t_60 = CC.state == 1,
			t_61 = CC.cmd / 16,
			t_62 = t_61 == 0,
			t_63 = CC.cmd % 16,
			t_64 = t_63 == 1,
			t_65 = t_62 and t_64,
			t_66 = t_60 and t_65;

		guardCondition t_66;
		effect
			CC.state = 13;

	process CC 
		guardBlock
			t_67 = CC.state == 13;

		guardCondition t_67;
		effect
			CC.state = 35,
			t_68 = CC.cmd % 16,
			CC.registered[t_68] = 1;

	process CC 
		guardBlock
			t_69 = CC.state == 1,
			t_70 = CC.cmd / 16,
			t_71 = t_70 == 0,
			t_72 = CC.cmd % 16,
			t_73 = t_72 == 2,
			t_74 = t_71 and t_73,
			t_75 = t_69 and t_74;

		guardCondition t_75;
		effect
			CC.state = 24;

	process CC 
		guardBlock
			t_76 = CC.state == 24;

		guardCondition t_76;
		effect
			CC.state = 35,
			t_77 = CC.cmd % 16,
			CC.registered[t_77] = 1;

	process CC 
		guardBlock
			t_78 = CC.state == 1,
			t_79 = CC.cmd / 16,
			t_80 = t_79 == 9,
			t_81 = CC.cmd % 16,
			t_82 = t_81 == 0,
			t_83 = t_80 and t_82,
			t_84 = t_78 and t_83;

		guardCondition t_84;
		effect
			CC.state = 3;

	process CC 
		guardBlock
			t_85 = CC.state == 3;

		guardCondition t_85;
		effect
			CC.state = 0,
			CC.registered[0] = 1;

	process CC 
		guardBlock
			t_86 = CC.state == 1,
			t_87 = CC.cmd / 16,
			t_88 = t_87 == 9,
			t_89 = CC.cmd % 16,
			t_90 = t_89 == 1,
			t_91 = t_88 and t_90,
			t_92 = t_86 and t_91;

		guardCondition t_92;
		effect
			CC.state = 14;

	process CC 
		guardBlock
			t_93 = CC.state == 14;

		guardCondition t_93;
		effect
			CC.state = 0,
			CC.registered[1] = 1;

	process CC 
		guardBlock
			t_94 = CC.state == 1,
			t_95 = CC.cmd / 16,
			t_96 = t_95 == 9,
			t_97 = CC.cmd % 16,
			t_98 = t_97 == 2,
			t_99 = t_96 and t_98,
			t_100 = t_94 and t_99;

		guardCondition t_100;
		effect
			CC.state = 25;

	process CC 
		guardBlock
			t_101 = CC.state == 25;

		guardCondition t_101;
		effect
			CC.state = 0,
			CC.registered[2] = 1;

	process CC 
		guardBlock
			t_102 = CC.state == 1,
			t_103 = CC.cmd / 16,
			t_104 = t_103 == 10,
			t_105 = CC.cmd % 16,
			t_106 = t_105 == 0,
			t_107 = t_104 and t_106,
			t_108 = t_102 and t_107;

		guardCondition t_108;
		effect
			CC.state = 4;

	process CC 
		guardBlock
			t_109 = CC.state == 4;

		guardCondition t_109;
		effect
			CC.state = 0,
			CC.registered[0] = 0;

	process CC 
		guardBlock
			t_110 = CC.state == 1,
			t_111 = CC.cmd / 16,
			t_112 = t_111 == 10,
			t_113 = CC.cmd % 16,
			t_114 = t_113 == 1,
			t_115 = t_112 and t_114,
			t_116 = t_110 and t_115;

		guardCondition t_116;
		effect
			CC.state = 15;

	process CC 
		guardBlock
			t_117 = CC.state == 15;

		guardCondition t_117;
		effect
			CC.state = 0,
			CC.registered[1] = 0;

	process CC 
		guardBlock
			t_118 = CC.state == 1,
			t_119 = CC.cmd / 16,
			t_120 = t_119 == 10,
			t_121 = CC.cmd % 16,
			t_122 = t_121 == 2,
			t_123 = t_120 and t_122,
			t_124 = t_118 and t_123;

		guardCondition t_124;
		effect
			CC.state = 26;

	process CC 
		guardBlock
			t_125 = CC.state == 26;

		guardCondition t_125;
		effect
			CC.state = 0,
			CC.registered[2] = 0;

	process CC 
		guardBlock
			t_126 = CC.state == 1,
			t_127 = CC.cmd / 16,
			t_128 = t_127 == 2,
			t_129 = t_126 and t_128;

		guardCondition t_129;
		effect
			CC.state = 38;

	process CC 
		guardBlock
			t_130 = CC.state == 38,
			t_131 = CC.writeLock == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			CC.state = 39;

	process CC 
		guardBlock
			t_133 = CC.state == 45,
			t_134 = CC.cmd % 16,
			t_135 = t_134 == 0,
			t_136 = t_133 and t_135;

		guardCondition t_136;
		effect
			CC.state = 5;

	process CC 
		guardBlock
			t_137 = CC.state == 5;

		guardCondition t_137;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_138 = CC.state == 45,
			t_139 = CC.cmd % 16,
			t_140 = t_139 == 1,
			t_141 = t_138 and t_140;

		guardCondition t_141;
		effect
			CC.state = 16;

	process CC 
		guardBlock
			t_142 = CC.state == 16;

		guardCondition t_142;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_143 = CC.state == 45,
			t_144 = CC.cmd % 16,
			t_145 = t_144 == 2,
			t_146 = t_143 and t_145;

		guardCondition t_146;
		effect
			CC.state = 27;

	process CC 
		guardBlock
			t_147 = CC.state == 27;

		guardCondition t_147;
		effect
			CC.state = 42,
			CC.ID = 0;

	process CC 
		guardBlock
			t_148 = CC.state == 42,
			t_149 = CC.ID < 3,
			t_150 = t_148 and t_149;

		guardCondition t_150;
		effect
			CC.state = 43;

	process CC 
		guardBlock
			t_151 = CC.state == 6;

		guardCondition t_151;
		effect
			CC.state = 42,
			t_152 = CC.ID + 1,
			CC.ID = t_152;

	process CC 
		guardBlock
			t_153 = CC.state == 17;

		guardCondition t_153;
		effect
			CC.state = 42,
			t_154 = CC.ID + 1,
			CC.ID = t_154;

	process CC 
		guardBlock
			t_155 = CC.state == 28;

		guardCondition t_155;
		effect
			CC.state = 42,
			t_156 = CC.ID + 1,
			CC.ID = t_156;

	process CC 
		guardBlock
			t_157 = CC.state == 43,
			t_158 = CC.cmd % 16,
			t_159 = CC.ID == t_158,
			t_160 = CC.registered[CC.ID],
			t_161 = t_160 == 0,
			t_162 = t_159 or t_161,
			t_163 = t_157 and t_162;

		guardCondition t_163;
		effect
			CC.state = 42,
			t_164 = CC.ID + 1,
			CC.ID = t_164;

	process CC 
		guardBlock
			t_165 = CC.state == 42,
			t_166 = CC.ID >= 3,
			t_167 = t_165 and t_166;

		guardCondition t_167;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_168 = CC.state == 44;

		guardCondition t_168;
		effect
			CC.state = 0;

	process CC 
		guardBlock
			t_169 = CC.state == 1,
			t_170 = CC.cmd / 16,
			t_171 = t_170 == 5,
			t_172 = t_169 and t_171;

		guardCondition t_172;
		effect
			CC.state = 46;

	process CC 
		guardBlock
			t_173 = CC.state == 46,
			t_174 = CC.cmd % 16,
			t_175 = t_174 == 0,
			t_176 = t_173 and t_175;

		guardCondition t_176;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_177 = CC.state == 9;

		guardCondition t_177;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_178 = CC.state == 46,
			t_179 = CC.cmd % 16,
			t_180 = t_179 == 1,
			t_181 = t_178 and t_180;

		guardCondition t_181;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_182 = CC.state == 20;

		guardCondition t_182;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_183 = CC.state == 46,
			t_184 = CC.cmd % 16,
			t_185 = t_184 == 2,
			t_186 = t_183 and t_185;

		guardCondition t_186;
		effect
			CC.state = 31;

	process CC 
		guardBlock
			t_187 = CC.state == 31;

		guardCondition t_187;
		effect
			CC.state = 53,
			CC.writeLock = 0;

	process CC 
		guardBlock
			t_188 = CC.state == 1,
			t_189 = CC.cmd / 16,
			t_190 = t_189 == 7,
			t_191 = t_188 and t_190;

		guardCondition t_191;
		effect
			CC.state = 47;

	process CC 
		guardBlock
			t_192 = CC.state == 49,
			t_193 = CC.cmd % 16,
			t_194 = t_193 == 0,
			t_195 = t_192 and t_194;

		guardCondition t_195;
		effect
			CC.state = 9;

	process CC 
		guardBlock
			t_196 = CC.state == 9;

		guardCondition t_196;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_197 = CC.state == 49,
			t_198 = CC.cmd % 16,
			t_199 = t_198 == 1,
			t_200 = t_197 and t_199;

		guardCondition t_200;
		effect
			CC.state = 20;

	process CC 
		guardBlock
			t_201 = CC.state == 20;

		guardCondition t_201;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_202 = CC.state == 49,
			t_203 = CC.cmd % 16,
			t_204 = t_203 == 2,
			t_205 = t_202 and t_204;

		guardCondition t_205;
		effect
			CC.state = 31;

	process CC 
		guardBlock
			t_206 = CC.state == 31;

		guardCondition t_206;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_207 = CC.state == 1,
			t_208 = CC.cmd / 16,
			t_209 = t_208 == 8,
			t_210 = t_207 and t_209;

		guardCondition t_210;
		effect
			CC.state = 50;

	process CC 
		guardBlock
			t_211 = CC.state == 52,
			t_212 = CC.cmd / 16,
			t_213 = t_212 == 11,
			t_214 = CC.cmd % 16,
			t_215 = t_214 == 0,
			t_216 = t_213 and t_215,
			t_217 = t_211 and t_216;

		guardCondition t_217;
		effect
			CC.state = 11;

	process CC 
		guardBlock
			t_218 = CC.state == 11,
			t_219 = CC.writeLock == 1,
			t_220 = t_218 and t_219;

		guardCondition t_220;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_221 = CC.state == 11,
			t_222 = CC.writeLock == 0,
			t_223 = t_221 and t_222;

		guardCondition t_223;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_224 = CC.state == 54;

		guardCondition t_224;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_225 = CC.state == 55;

		guardCondition t_225;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_226 = CC.state == 52,
			t_227 = CC.cmd / 16,
			t_228 = t_227 == 11,
			t_229 = CC.cmd % 16,
			t_230 = t_229 == 1,
			t_231 = t_228 and t_230,
			t_232 = t_226 and t_231;

		guardCondition t_232;
		effect
			CC.state = 22;

	process CC 
		guardBlock
			t_233 = CC.state == 22,
			t_234 = CC.writeLock == 1,
			t_235 = t_233 and t_234;

		guardCondition t_235;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_236 = CC.state == 22,
			t_237 = CC.writeLock == 0,
			t_238 = t_236 and t_237;

		guardCondition t_238;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_239 = CC.state == 54;

		guardCondition t_239;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_240 = CC.state == 55;

		guardCondition t_240;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_241 = CC.state == 52,
			t_242 = CC.cmd / 16,
			t_243 = t_242 == 11,
			t_244 = CC.cmd % 16,
			t_245 = t_244 == 2,
			t_246 = t_243 and t_245,
			t_247 = t_241 and t_246;

		guardCondition t_247;
		effect
			CC.state = 33;

	process CC 
		guardBlock
			t_248 = CC.state == 33,
			t_249 = CC.writeLock == 1,
			t_250 = t_248 and t_249;

		guardCondition t_250;
		effect
			CC.state = 54;

	process CC 
		guardBlock
			t_251 = CC.state == 33,
			t_252 = CC.writeLock == 0,
			t_253 = t_251 and t_252;

		guardCondition t_253;
		effect
			CC.state = 55;

	process CC 
		guardBlock
			t_254 = CC.state == 54;

		guardCondition t_254;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_255 = CC.state == 55;

		guardCondition t_255;
		effect
			CC.state = 53;

	process CC 
		guardBlock
			t_256 = CC.state == 53;

		guardCondition t_256;
		effect
			CC.state = 56,
			CC.ID = 0;

	process CC 
		guardBlock
			t_257 = CC.state == 56,
			t_258 = CC.ID < 3,
			t_259 = t_257 and t_258;

		guardCondition t_259;
		effect
			CC.state = 57;

	process CC 
		guardBlock
			t_260 = CC.state == 12;

		guardCondition t_260;
		effect
			CC.state = 56,
			t_261 = CC.ID + 1,
			CC.ID = t_261;

	process CC 
		guardBlock
			t_262 = CC.state == 23;

		guardCondition t_262;
		effect
			CC.state = 56,
			t_263 = CC.ID + 1,
			CC.ID = t_263;

	process CC 
		guardBlock
			t_264 = CC.state == 34;

		guardCondition t_264;
		effect
			CC.state = 56,
			t_265 = CC.ID + 1,
			CC.ID = t_265;

	process CC 
		guardBlock
			t_266 = CC.state == 57,
			t_267 = CC.cmd % 16,
			t_268 = CC.ID == t_267,
			t_269 = CC.registered[CC.ID],
			t_270 = t_269 == 0,
			t_271 = t_268 or t_270,
			t_272 = t_266 and t_271;

		guardCondition t_272;
		effect
			CC.state = 56,
			t_273 = CC.ID + 1,
			CC.ID = t_273;

	process CC 
		guardBlock
			t_274 = CC.state == 56,
			t_275 = CC.ID >= 3,
			t_276 = t_274 and t_275;

		guardCondition t_276;
		effect
			CC.state = 0;

	process LTL_property 
		guardBlock
			t_277 = LTL_property.state == 0;

		guardCondition t_277;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_278 = LTL_property.state == 0,
			t_279 = CC.state == 38,
			t_280 = CC.state == 45,
			t_281 = not t_280,
			t_282 = t_279 and t_281,
			t_283 = CC.state == 44,
			t_284 = not t_283,
			t_285 = t_282 and t_284,
			t_286 = t_278 and t_285;

		guardCondition t_286;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_287 = LTL_property.state == 1,
			t_288 = CC.state == 45,
			t_289 = not t_288,
			t_290 = CC.state == 44,
			t_291 = not t_290,
			t_292 = t_289 and t_291,
			t_293 = t_287 and t_292;

		guardCondition t_293;
		effect
			LTL_property.state = 1;

	process CC_UserAdmin_2 
		guardBlock
			t_294 = CC.state == 43,
			t_295 = CC.ID == 2,
			t_296 = CC.cmd % 16,
			t_297 = CC.ID != t_296,
			t_298 = t_295 and t_297,
			t_299 = CC.registered[CC.ID],
			t_300 = t_299 == 1,
			t_301 = t_298 and t_300,
			t_302 = t_294 and t_301,
			t_303 = UserAdmin_2.state == 0,
			t_304 = t_302 and t_303;

		guardCondition t_304;
		effect
			CC.state = 29,
			UserAdmin_2.cmd = 12,
			UserAdmin_2.state = 1;

	process CC_UserAdmin_2 
		guardBlock
			t_305 = CC.state == 57,
			t_306 = CC.ID == 2,
			t_307 = CC.cmd % 16,
			t_308 = CC.ID != t_307,
			t_309 = t_306 and t_308,
			t_310 = CC.registered[CC.ID],
			t_311 = t_310 == 1,
			t_312 = t_309 and t_311,
			t_313 = t_305 and t_312,
			t_314 = UserAdmin_2.state == 0,
			t_315 = t_313 and t_314;

		guardCondition t_315;
		effect
			CC.state = 30,
			UserAdmin_2.cmd = 11,
			UserAdmin_2.state = 1;

	process Vault_CC 
		guardBlock
			t_316 = Vault.state == 1,
			t_317 = Vault.cmd / 16,
			t_318 = t_317 == 0,
			t_319 = t_316 and t_318,
			t_320 = CC.state == 36,
			t_321 = t_319 and t_320;

		guardCondition t_321;
		effect
			Vault.state = 0,
			t_322 = Vault.cmd % 16,
			t_323 = 16 + t_322,
			CC.cmd = t_323,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_324 = Vault.state == 1,
			t_325 = Vault.cmd / 16,
			t_326 = t_325 == 0,
			t_327 = t_324 and t_326,
			t_328 = CC.state == 40,
			t_329 = t_327 and t_328;

		guardCondition t_329;
		effect
			Vault.state = 0,
			t_330 = Vault.cmd % 16,
			t_331 = 16 + t_330,
			CC.cmd = t_331,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_332 = Vault.state == 1,
			t_333 = Vault.cmd / 16,
			t_334 = t_333 == 0,
			t_335 = t_332 and t_334,
			t_336 = CC.state == 51,
			t_337 = t_335 and t_336;

		guardCondition t_337;
		effect
			Vault.state = 0,
			t_338 = Vault.cmd % 16,
			t_339 = 16 + t_338,
			CC.cmd = t_339,
			CC.state = 52;

	process Vault_CC 
		guardBlock
			t_340 = Vault.state == 1,
			t_341 = Vault.cmd / 16,
			t_342 = t_341 == 2,
			t_343 = t_340 and t_342,
			t_344 = CC.state == 36,
			t_345 = t_343 and t_344;

		guardCondition t_345;
		effect
			Vault.state = 0,
			t_346 = Vault.cmd % 16,
			t_347 = 48 + t_346,
			CC.cmd = t_347,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_348 = Vault.state == 1,
			t_349 = Vault.cmd / 16,
			t_350 = t_349 == 2,
			t_351 = t_348 and t_350,
			t_352 = CC.state == 40,
			t_353 = t_351 and t_352;

		guardCondition t_353;
		effect
			Vault.state = 0,
			t_354 = Vault.cmd % 16,
			t_355 = 48 + t_354,
			CC.cmd = t_355,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_356 = Vault.state == 1,
			t_357 = Vault.cmd / 16,
			t_358 = t_357 == 2,
			t_359 = t_356 and t_358,
			t_360 = CC.state == 51,
			t_361 = t_359 and t_360;

		guardCondition t_361;
		effect
			Vault.state = 0,
			t_362 = Vault.cmd % 16,
			t_363 = 48 + t_362,
			CC.cmd = t_363,
			CC.state = 52;

	process Vault_CC 
		guardBlock
			t_364 = Vault.state == 1,
			t_365 = Vault.cmd / 16,
			t_366 = t_365 == 7,
			t_367 = t_364 and t_366,
			t_368 = CC.state == 36,
			t_369 = t_367 and t_368;

		guardCondition t_369;
		effect
			Vault.state = 0,
			t_370 = Vault.cmd % 16,
			t_371 = 112 + t_370,
			CC.cmd = t_371,
			CC.state = 37;

	process Vault_CC 
		guardBlock
			t_372 = Vault.state == 1,
			t_373 = Vault.cmd / 16,
			t_374 = t_373 == 7,
			t_375 = t_372 and t_374,
			t_376 = CC.state == 40,
			t_377 = t_375 and t_376;

		guardCondition t_377;
		effect
			Vault.state = 0,
			t_378 = Vault.cmd % 16,
			t_379 = 112 + t_378,
			CC.cmd = t_379,
			CC.state = 41;

	process Vault_CC 
		guardBlock
			t_380 = Vault.state == 1,
			t_381 = Vault.cmd / 16,
			t_382 = t_381 == 7,
			t_383 = t_380 and t_382,
			t_384 = CC.state == 51,
			t_385 = t_383 and t_384;

		guardCondition t_385;
		effect
			Vault.state = 0,
			t_386 = Vault.cmd % 16,
			t_387 = 112 + t_386,
			CC.cmd = t_387,
			CC.state = 52;

	process User_0_CC 
		guardBlock
			t_388 = User_0.state == 0,
			t_389 = User_0.waitingForCheckedOut == 0,
			t_390 = t_388 and t_389,
			t_391 = CC.state == 0,
			t_392 = t_390 and t_391;

		guardCondition t_392;
		effect
			User_0.state = 1,
			CC.cmd = 0,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_393 = User_0.state == 0,
			t_394 = User_0.registered[0],
			t_395 = t_394 == 0,
			t_396 = User_0.edit[0],
			t_397 = t_396 == 0,
			t_398 = t_395 and t_397,
			t_399 = t_393 and t_398,
			t_400 = CC.state == 0,
			t_401 = t_399 and t_400;

		guardCondition t_401;
		effect
			User_0.state = 3,
			User_0.registered[0] = 1,
			CC.cmd = 144,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_402 = User_0.state == 0,
			t_403 = User_0.registered[0],
			t_404 = t_403 == 1,
			t_405 = User_0.edit[0],
			t_406 = t_405 == 0,
			t_407 = t_404 and t_406,
			t_408 = t_402 and t_407,
			t_409 = CC.state == 0,
			t_410 = t_408 and t_409;

		guardCondition t_410;
		effect
			User_0.state = 4,
			User_0.registered[0] = 0,
			CC.cmd = 160,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_411 = User_0.state == 0,
			t_412 = User_0.edit[0],
			t_413 = t_412 == 0,
			t_414 = User_0.waitingForCheckedOut == 0,
			t_415 = t_413 and t_414,
			t_416 = t_411 and t_415,
			t_417 = CC.state == 0,
			t_418 = t_416 and t_417;

		guardCondition t_418;
		effect
			User_0.state = 0,
			User_0.waitingForCheckedOut = 1,
			CC.cmd = 32,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_419 = User_0.state == 5,
			t_420 = CC.state == 0,
			t_421 = t_419 and t_420;

		guardCondition t_421;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 80,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_422 = User_0.state == 5,
			t_423 = CC.state == 0,
			t_424 = t_422 and t_423;

		guardCondition t_424;
		effect
			User_0.state = 0,
			User_0.edit[0] = 0,
			CC.cmd = 112,
			CC.state = 1;

	process User_0_CC 
		guardBlock
			t_425 = User_0.state == 5,
			t_426 = CC.state == 0,
			t_427 = t_425 and t_426;

		guardCondition t_427;
		effect
			User_0.state = 0,
			CC.cmd = 128,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_428 = User_1.state == 0,
			t_429 = User_1.waitingForCheckedOut == 0,
			t_430 = t_428 and t_429,
			t_431 = CC.state == 0,
			t_432 = t_430 and t_431;

		guardCondition t_432;
		effect
			User_1.state = 1,
			CC.cmd = 1,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_433 = User_1.state == 0,
			t_434 = User_1.registered[0],
			t_435 = t_434 == 0,
			t_436 = User_1.edit[0],
			t_437 = t_436 == 0,
			t_438 = t_435 and t_437,
			t_439 = t_433 and t_438,
			t_440 = CC.state == 0,
			t_441 = t_439 and t_440;

		guardCondition t_441;
		effect
			User_1.state = 3,
			User_1.registered[0] = 1,
			CC.cmd = 145,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_442 = User_1.state == 0,
			t_443 = User_1.registered[0],
			t_444 = t_443 == 1,
			t_445 = User_1.edit[0],
			t_446 = t_445 == 0,
			t_447 = t_444 and t_446,
			t_448 = t_442 and t_447,
			t_449 = CC.state == 0,
			t_450 = t_448 and t_449;

		guardCondition t_450;
		effect
			User_1.state = 4,
			User_1.registered[0] = 0,
			CC.cmd = 161,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_451 = User_1.state == 0,
			t_452 = User_1.edit[0],
			t_453 = t_452 == 0,
			t_454 = User_1.waitingForCheckedOut == 0,
			t_455 = t_453 and t_454,
			t_456 = t_451 and t_455,
			t_457 = CC.state == 0,
			t_458 = t_456 and t_457;

		guardCondition t_458;
		effect
			User_1.state = 0,
			User_1.waitingForCheckedOut = 1,
			CC.cmd = 33,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_459 = User_1.state == 5,
			t_460 = CC.state == 0,
			t_461 = t_459 and t_460;

		guardCondition t_461;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 81,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_462 = User_1.state == 5,
			t_463 = CC.state == 0,
			t_464 = t_462 and t_463;

		guardCondition t_464;
		effect
			User_1.state = 0,
			User_1.edit[0] = 0,
			CC.cmd = 113,
			CC.state = 1;

	process User_1_CC 
		guardBlock
			t_465 = User_1.state == 5,
			t_466 = CC.state == 0,
			t_467 = t_465 and t_466;

		guardCondition t_467;
		effect
			User_1.state = 0,
			CC.cmd = 129,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_468 = User_2.state == 0,
			t_469 = User_2.waitingForCheckedOut == 0,
			t_470 = t_468 and t_469,
			t_471 = CC.state == 0,
			t_472 = t_470 and t_471;

		guardCondition t_472;
		effect
			User_2.state = 1,
			CC.cmd = 2,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_473 = User_2.state == 0,
			t_474 = User_2.registered[0],
			t_475 = t_474 == 0,
			t_476 = User_2.edit[0],
			t_477 = t_476 == 0,
			t_478 = t_475 and t_477,
			t_479 = t_473 and t_478,
			t_480 = CC.state == 0,
			t_481 = t_479 and t_480;

		guardCondition t_481;
		effect
			User_2.state = 3,
			User_2.registered[0] = 1,
			CC.cmd = 146,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_482 = User_2.state == 0,
			t_483 = User_2.registered[0],
			t_484 = t_483 == 1,
			t_485 = User_2.edit[0],
			t_486 = t_485 == 0,
			t_487 = t_484 and t_486,
			t_488 = t_482 and t_487,
			t_489 = CC.state == 0,
			t_490 = t_488 and t_489;

		guardCondition t_490;
		effect
			User_2.state = 4,
			User_2.registered[0] = 0,
			CC.cmd = 162,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_491 = User_2.state == 0,
			t_492 = User_2.edit[0],
			t_493 = t_492 == 0,
			t_494 = User_2.waitingForCheckedOut == 0,
			t_495 = t_493 and t_494,
			t_496 = t_491 and t_495,
			t_497 = CC.state == 0,
			t_498 = t_496 and t_497;

		guardCondition t_498;
		effect
			User_2.state = 0,
			User_2.waitingForCheckedOut = 1,
			CC.cmd = 34,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_499 = User_2.state == 5,
			t_500 = CC.state == 0,
			t_501 = t_499 and t_500;

		guardCondition t_501;
		effect
			User_2.state = 0,
			User_2.edit[0] = 0,
			CC.cmd = 82,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_502 = User_2.state == 5,
			t_503 = CC.state == 0,
			t_504 = t_502 and t_503;

		guardCondition t_504;
		effect
			User_2.state = 0,
			User_2.edit[0] = 0,
			CC.cmd = 114,
			CC.state = 1;

	process User_2_CC 
		guardBlock
			t_505 = User_2.state == 5,
			t_506 = CC.state == 0,
			t_507 = t_505 and t_506;

		guardCondition t_507;
		effect
			User_2.state = 0,
			CC.cmd = 130,
			CC.state = 1;

	process UserAdmin_0_CC 
		guardBlock
			t_508 = UserAdmin_0.state == 1,
			t_509 = UserAdmin_0.cmd == 12,
			t_510 = t_508 and t_509,
			t_511 = CC.state == 7,
			t_512 = t_510 and t_511;

		guardCondition t_512;
		effect
			UserAdmin_0.state = 2,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_513 = UserAdmin_0.state == 1,
			t_514 = UserAdmin_0.cmd == 12,
			t_515 = t_513 and t_514,
			t_516 = CC.state == 18,
			t_517 = t_515 and t_516;

		guardCondition t_517;
		effect
			UserAdmin_0.state = 2,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_518 = UserAdmin_0.state == 1,
			t_519 = UserAdmin_0.cmd == 12,
			t_520 = t_518 and t_519,
			t_521 = CC.state == 29,
			t_522 = t_520 and t_521;

		guardCondition t_522;
		effect
			UserAdmin_0.state = 2,
			CC.state = 28;

	process UserAdmin_0_CC 
		guardBlock
			t_523 = UserAdmin_0.state == 1,
			t_524 = UserAdmin_0.cmd == 12,
			t_525 = t_523 and t_524,
			t_526 = CC.state == 8,
			t_527 = t_525 and t_526;

		guardCondition t_527;
		effect
			UserAdmin_0.state = 2,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_528 = UserAdmin_0.state == 1,
			t_529 = UserAdmin_0.cmd == 12,
			t_530 = t_528 and t_529,
			t_531 = CC.state == 19,
			t_532 = t_530 and t_531;

		guardCondition t_532;
		effect
			UserAdmin_0.state = 2,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_533 = UserAdmin_0.state == 1,
			t_534 = UserAdmin_0.cmd == 12,
			t_535 = t_533 and t_534,
			t_536 = CC.state == 30,
			t_537 = t_535 and t_536;

		guardCondition t_537;
		effect
			UserAdmin_0.state = 2,
			CC.state = 34;

	process UserAdmin_0_CC 
		guardBlock
			t_538 = UserAdmin_0.state == 1,
			t_539 = UserAdmin_0.cmd == 11,
			t_540 = t_538 and t_539,
			t_541 = CC.state == 7,
			t_542 = t_540 and t_541;

		guardCondition t_542;
		effect
			UserAdmin_0.state = 3,
			CC.state = 6;

	process UserAdmin_0_CC 
		guardBlock
			t_543 = UserAdmin_0.state == 1,
			t_544 = UserAdmin_0.cmd == 11,
			t_545 = t_543 and t_544,
			t_546 = CC.state == 18,
			t_547 = t_545 and t_546;

		guardCondition t_547;
		effect
			UserAdmin_0.state = 3,
			CC.state = 17;

	process UserAdmin_0_CC 
		guardBlock
			t_548 = UserAdmin_0.state == 1,
			t_549 = UserAdmin_0.cmd == 11,
			t_550 = t_548 and t_549,
			t_551 = CC.state == 29,
			t_552 = t_550 and t_551;

		guardCondition t_552;
		effect
			UserAdmin_0.state = 3,
			CC.state = 28;

	process UserAdmin_0_CC 
		guardBlock
			t_553 = UserAdmin_0.state == 1,
			t_554 = UserAdmin_0.cmd == 11,
			t_555 = t_553 and t_554,
			t_556 = CC.state == 8,
			t_557 = t_555 and t_556;

		guardCondition t_557;
		effect
			UserAdmin_0.state = 3,
			CC.state = 12;

	process UserAdmin_0_CC 
		guardBlock
			t_558 = UserAdmin_0.state == 1,
			t_559 = UserAdmin_0.cmd == 11,
			t_560 = t_558 and t_559,
			t_561 = CC.state == 19,
			t_562 = t_560 and t_561;

		guardCondition t_562;
		effect
			UserAdmin_0.state = 3,
			CC.state = 23;

	process UserAdmin_0_CC 
		guardBlock
			t_563 = UserAdmin_0.state == 1,
			t_564 = UserAdmin_0.cmd == 11,
			t_565 = t_563 and t_564,
			t_566 = CC.state == 30,
			t_567 = t_565 and t_566;

		guardCondition t_567;
		effect
			UserAdmin_0.state = 3,
			CC.state = 34;

	process UserAdmin_1_CC 
		guardBlock
			t_568 = UserAdmin_1.state == 1,
			t_569 = UserAdmin_1.cmd == 12,
			t_570 = t_568 and t_569,
			t_571 = CC.state == 7,
			t_572 = t_570 and t_571;

		guardCondition t_572;
		effect
			UserAdmin_1.state = 2,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_573 = UserAdmin_1.state == 1,
			t_574 = UserAdmin_1.cmd == 12,
			t_575 = t_573 and t_574,
			t_576 = CC.state == 18,
			t_577 = t_575 and t_576;

		guardCondition t_577;
		effect
			UserAdmin_1.state = 2,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_578 = UserAdmin_1.state == 1,
			t_579 = UserAdmin_1.cmd == 12,
			t_580 = t_578 and t_579,
			t_581 = CC.state == 29,
			t_582 = t_580 and t_581;

		guardCondition t_582;
		effect
			UserAdmin_1.state = 2,
			CC.state = 28;

	process UserAdmin_1_CC 
		guardBlock
			t_583 = UserAdmin_1.state == 1,
			t_584 = UserAdmin_1.cmd == 12,
			t_585 = t_583 and t_584,
			t_586 = CC.state == 8,
			t_587 = t_585 and t_586;

		guardCondition t_587;
		effect
			UserAdmin_1.state = 2,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_588 = UserAdmin_1.state == 1,
			t_589 = UserAdmin_1.cmd == 12,
			t_590 = t_588 and t_589,
			t_591 = CC.state == 19,
			t_592 = t_590 and t_591;

		guardCondition t_592;
		effect
			UserAdmin_1.state = 2,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_593 = UserAdmin_1.state == 1,
			t_594 = UserAdmin_1.cmd == 12,
			t_595 = t_593 and t_594,
			t_596 = CC.state == 30,
			t_597 = t_595 and t_596;

		guardCondition t_597;
		effect
			UserAdmin_1.state = 2,
			CC.state = 34;

	process UserAdmin_1_CC 
		guardBlock
			t_598 = UserAdmin_1.state == 1,
			t_599 = UserAdmin_1.cmd == 11,
			t_600 = t_598 and t_599,
			t_601 = CC.state == 7,
			t_602 = t_600 and t_601;

		guardCondition t_602;
		effect
			UserAdmin_1.state = 3,
			CC.state = 6;

	process UserAdmin_1_CC 
		guardBlock
			t_603 = UserAdmin_1.state == 1,
			t_604 = UserAdmin_1.cmd == 11,
			t_605 = t_603 and t_604,
			t_606 = CC.state == 18,
			t_607 = t_605 and t_606;

		guardCondition t_607;
		effect
			UserAdmin_1.state = 3,
			CC.state = 17;

	process UserAdmin_1_CC 
		guardBlock
			t_608 = UserAdmin_1.state == 1,
			t_609 = UserAdmin_1.cmd == 11,
			t_610 = t_608 and t_609,
			t_611 = CC.state == 29,
			t_612 = t_610 and t_611;

		guardCondition t_612;
		effect
			UserAdmin_1.state = 3,
			CC.state = 28;

	process UserAdmin_1_CC 
		guardBlock
			t_613 = UserAdmin_1.state == 1,
			t_614 = UserAdmin_1.cmd == 11,
			t_615 = t_613 and t_614,
			t_616 = CC.state == 8,
			t_617 = t_615 and t_616;

		guardCondition t_617;
		effect
			UserAdmin_1.state = 3,
			CC.state = 12;

	process UserAdmin_1_CC 
		guardBlock
			t_618 = UserAdmin_1.state == 1,
			t_619 = UserAdmin_1.cmd == 11,
			t_620 = t_618 and t_619,
			t_621 = CC.state == 19,
			t_622 = t_620 and t_621;

		guardCondition t_622;
		effect
			UserAdmin_1.state = 3,
			CC.state = 23;

	process UserAdmin_1_CC 
		guardBlock
			t_623 = UserAdmin_1.state == 1,
			t_624 = UserAdmin_1.cmd == 11,
			t_625 = t_623 and t_624,
			t_626 = CC.state == 30,
			t_627 = t_625 and t_626;

		guardCondition t_627;
		effect
			UserAdmin_1.state = 3,
			CC.state = 34;

	process UserAdmin_2_CC 
		guardBlock
			t_628 = UserAdmin_2.state == 1,
			t_629 = UserAdmin_2.cmd == 12,
			t_630 = t_628 and t_629,
			t_631 = CC.state == 7,
			t_632 = t_630 and t_631;

		guardCondition t_632;
		effect
			UserAdmin_2.state = 2,
			CC.state = 6;

	process UserAdmin_2_CC 
		guardBlock
			t_633 = UserAdmin_2.state == 1,
			t_634 = UserAdmin_2.cmd == 12,
			t_635 = t_633 and t_634,
			t_636 = CC.state == 18,
			t_637 = t_635 and t_636;

		guardCondition t_637;
		effect
			UserAdmin_2.state = 2,
			CC.state = 17;

	process UserAdmin_2_CC 
		guardBlock
			t_638 = UserAdmin_2.state == 1,
			t_639 = UserAdmin_2.cmd == 12,
			t_640 = t_638 and t_639,
			t_641 = CC.state == 29,
			t_642 = t_640 and t_641;

		guardCondition t_642;
		effect
			UserAdmin_2.state = 2,
			CC.state = 28;

	process UserAdmin_2_CC 
		guardBlock
			t_643 = UserAdmin_2.state == 1,
			t_644 = UserAdmin_2.cmd == 12,
			t_645 = t_643 and t_644,
			t_646 = CC.state == 8,
			t_647 = t_645 and t_646;

		guardCondition t_647;
		effect
			UserAdmin_2.state = 2,
			CC.state = 12;

	process UserAdmin_2_CC 
		guardBlock
			t_648 = UserAdmin_2.state == 1,
			t_649 = UserAdmin_2.cmd == 12,
			t_650 = t_648 and t_649,
			t_651 = CC.state == 19,
			t_652 = t_650 and t_651;

		guardCondition t_652;
		effect
			UserAdmin_2.state = 2,
			CC.state = 23;

	process UserAdmin_2_CC 
		guardBlock
			t_653 = UserAdmin_2.state == 1,
			t_654 = UserAdmin_2.cmd == 12,
			t_655 = t_653 and t_654,
			t_656 = CC.state == 30,
			t_657 = t_655 and t_656;

		guardCondition t_657;
		effect
			UserAdmin_2.state = 2,
			CC.state = 34;

	process UserAdmin_2_CC 
		guardBlock
			t_658 = UserAdmin_2.state == 1,
			t_659 = UserAdmin_2.cmd == 11,
			t_660 = t_658 and t_659,
			t_661 = CC.state == 7,
			t_662 = t_660 and t_661;

		guardCondition t_662;
		effect
			UserAdmin_2.state = 3,
			CC.state = 6;

	process UserAdmin_2_CC 
		guardBlock
			t_663 = UserAdmin_2.state == 1,
			t_664 = UserAdmin_2.cmd == 11,
			t_665 = t_663 and t_664,
			t_666 = CC.state == 18,
			t_667 = t_665 and t_666;

		guardCondition t_667;
		effect
			UserAdmin_2.state = 3,
			CC.state = 17;

	process UserAdmin_2_CC 
		guardBlock
			t_668 = UserAdmin_2.state == 1,
			t_669 = UserAdmin_2.cmd == 11,
			t_670 = t_668 and t_669,
			t_671 = CC.state == 29,
			t_672 = t_670 and t_671;

		guardCondition t_672;
		effect
			UserAdmin_2.state = 3,
			CC.state = 28;

	process UserAdmin_2_CC 
		guardBlock
			t_673 = UserAdmin_2.state == 1,
			t_674 = UserAdmin_2.cmd == 11,
			t_675 = t_673 and t_674,
			t_676 = CC.state == 8,
			t_677 = t_675 and t_676;

		guardCondition t_677;
		effect
			UserAdmin_2.state = 3,
			CC.state = 12;

	process UserAdmin_2_CC 
		guardBlock
			t_678 = UserAdmin_2.state == 1,
			t_679 = UserAdmin_2.cmd == 11,
			t_680 = t_678 and t_679,
			t_681 = CC.state == 19,
			t_682 = t_680 and t_681;

		guardCondition t_682;
		effect
			UserAdmin_2.state = 3,
			CC.state = 23;

	process UserAdmin_2_CC 
		guardBlock
			t_683 = UserAdmin_2.state == 1,
			t_684 = UserAdmin_2.cmd == 11,
			t_685 = t_683 and t_684,
			t_686 = CC.state == 30,
			t_687 = t_685 and t_686;

		guardCondition t_687;
		effect
			UserAdmin_2.state = 3,
			CC.state = 34;

	process CC_UserAdmin_1 
		guardBlock
			t_688 = CC.state == 43,
			t_689 = CC.ID == 1,
			t_690 = CC.cmd % 16,
			t_691 = CC.ID != t_690,
			t_692 = t_689 and t_691,
			t_693 = CC.registered[CC.ID],
			t_694 = t_693 == 1,
			t_695 = t_692 and t_694,
			t_696 = t_688 and t_695,
			t_697 = UserAdmin_1.state == 0,
			t_698 = t_696 and t_697;

		guardCondition t_698;
		effect
			CC.state = 18,
			UserAdmin_1.cmd = 12,
			UserAdmin_1.state = 1;

	process CC_UserAdmin_1 
		guardBlock
			t_699 = CC.state == 57,
			t_700 = CC.ID == 1,
			t_701 = CC.cmd % 16,
			t_702 = CC.ID != t_701,
			t_703 = t_700 and t_702,
			t_704 = CC.registered[CC.ID],
			t_705 = t_704 == 1,
			t_706 = t_703 and t_705,
			t_707 = t_699 and t_706,
			t_708 = UserAdmin_1.state == 0,
			t_709 = t_707 and t_708;

		guardCondition t_709;
		effect
			CC.state = 19,
			UserAdmin_1.cmd = 11,
			UserAdmin_1.state = 1;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_710 = channel_ccToUser_0.state == 1,
			t_711 = User_0.state == 1,
			t_712 = t_710 and t_711;

		guardCondition t_712;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 2;

	process channel_ccToUser_0_User_0 
		guardBlock
			t_713 = channel_ccToUser_0.state == 1,
			t_714 = User_0.state == 0,
			t_715 = t_713 and t_714;

		guardCondition t_715;
		effect
			channel_ccToUser_0.state = 0,
			User_0.cmd = channel_ccToUser_0.v,
			User_0.state = 6;

	process CC_UserAdmin_0 
		guardBlock
			t_716 = CC.state == 43,
			t_717 = CC.ID == 0,
			t_718 = CC.cmd % 16,
			t_719 = CC.ID != t_718,
			t_720 = t_717 and t_719,
			t_721 = CC.registered[CC.ID],
			t_722 = t_721 == 1,
			t_723 = t_720 and t_722,
			t_724 = t_716 and t_723,
			t_725 = UserAdmin_0.state == 0,
			t_726 = t_724 and t_725;

		guardCondition t_726;
		effect
			CC.state = 7,
			UserAdmin_0.cmd = 12,
			UserAdmin_0.state = 1;

	process CC_UserAdmin_0 
		guardBlock
			t_727 = CC.state == 57,
			t_728 = CC.ID == 0,
			t_729 = CC.cmd % 16,
			t_730 = CC.ID != t_729,
			t_731 = t_728 and t_730,
			t_732 = CC.registered[CC.ID],
			t_733 = t_732 == 1,
			t_734 = t_731 and t_733,
			t_735 = t_727 and t_734,
			t_736 = UserAdmin_0.state == 0,
			t_737 = t_735 and t_736;

		guardCondition t_737;
		effect
			CC.state = 8,
			UserAdmin_0.cmd = 11,
			UserAdmin_0.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_738 = CC.state == 37,
			t_739 = CC.cmd / 16,
			t_740 = t_739 == 1,
			t_741 = CC.cmd % 16,
			t_742 = t_741 == 1,
			t_743 = t_740 and t_742,
			t_744 = t_738 and t_743,
			t_745 = channel_ccToUser_1.state == 0,
			t_746 = t_744 and t_745;

		guardCondition t_746;
		effect
			CC.state = 0,
			channel_ccToUser_1.v = 1,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_747 = CC.state == 41,
			t_748 = CC.cmd / 16,
			t_749 = t_748 == 3,
			t_750 = CC.cmd % 16,
			t_751 = t_750 == 1,
			t_752 = t_749 and t_751,
			t_753 = t_747 and t_752,
			t_754 = channel_ccToUser_1.state == 0,
			t_755 = t_753 and t_754;

		guardCondition t_755;
		effect
			CC.state = 45,
			channel_ccToUser_1.v = 3,
			channel_ccToUser_1.state = 1;

	process CC_channel_ccToUser_1 
		guardBlock
			t_756 = CC.state == 38,
			t_757 = CC.writeLock == 1,
			t_758 = CC.cmd % 16,
			t_759 = t_758 == 1,
			t_760 = t_757 and t_759,
			t_761 = t_756 and t_760,
			t_762 = channel_ccToUser_1.state == 0,
			t_763 = t_761 and t_762;

		guardCondition t_763;
		effect
			CC.state = 44,
			channel_ccToUser_1.v = 4,
			channel_ccToUser_1.state = 1;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_764 = channel_ccToUser_1.state == 1,
			t_765 = User_1.state == 1,
			t_766 = t_764 and t_765;

		guardCondition t_766;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 2;

	process channel_ccToUser_1_User_1 
		guardBlock
			t_767 = channel_ccToUser_1.state == 1,
			t_768 = User_1.state == 0,
			t_769 = t_767 and t_768;

		guardCondition t_769;
		effect
			channel_ccToUser_1.state = 0,
			User_1.cmd = channel_ccToUser_1.v,
			User_1.state = 6;

	process CC_Vault 
		guardBlock
			t_770 = CC.state == 35,
			t_771 = Vault.state == 0,
			t_772 = t_770 and t_771;

		guardCondition t_772;
		effect
			CC.state = 36,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_773 = CC.state == 39,
			t_774 = Vault.state == 0,
			t_775 = t_773 and t_774;

		guardCondition t_775;
		effect
			CC.state = 40,
			CC.writeLock = 1,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_776 = CC.state == 47,
			t_777 = Vault.state == 0,
			t_778 = t_776 and t_777;

		guardCondition t_778;
		effect
			CC.state = 48,
			CC.writeLock = 0,
			Vault.cmd = CC.cmd,
			Vault.state = 1;

	process CC_Vault 
		guardBlock
			t_779 = CC.state == 50,
			t_780 = Vault.state == 0,
			t_781 = t_779 and t_780;

		guardCondition t_781;
		effect
			CC.state = 51,
			t_782 = CC.cmd % 16,
			t_783 = 112 + t_782,
			Vault.cmd = t_783,
			Vault.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_784 = CC.state == 37,
			t_785 = CC.cmd / 16,
			t_786 = t_785 == 1,
			t_787 = CC.cmd % 16,
			t_788 = t_787 == 2,
			t_789 = t_786 and t_788,
			t_790 = t_784 and t_789,
			t_791 = channel_ccToUser_2.state == 0,
			t_792 = t_790 and t_791;

		guardCondition t_792;
		effect
			CC.state = 0,
			channel_ccToUser_2.v = 1,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_793 = CC.state == 41,
			t_794 = CC.cmd / 16,
			t_795 = t_794 == 3,
			t_796 = CC.cmd % 16,
			t_797 = t_796 == 2,
			t_798 = t_795 and t_797,
			t_799 = t_793 and t_798,
			t_800 = channel_ccToUser_2.state == 0,
			t_801 = t_799 and t_800;

		guardCondition t_801;
		effect
			CC.state = 45,
			channel_ccToUser_2.v = 3,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_2 
		guardBlock
			t_802 = CC.state == 38,
			t_803 = CC.writeLock == 1,
			t_804 = CC.cmd % 16,
			t_805 = t_804 == 2,
			t_806 = t_803 and t_805,
			t_807 = t_802 and t_806,
			t_808 = channel_ccToUser_2.state == 0,
			t_809 = t_807 and t_808;

		guardCondition t_809;
		effect
			CC.state = 44,
			channel_ccToUser_2.v = 4,
			channel_ccToUser_2.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_810 = CC.state == 37,
			t_811 = CC.cmd / 16,
			t_812 = t_811 == 1,
			t_813 = CC.cmd % 16,
			t_814 = t_813 == 0,
			t_815 = t_812 and t_814,
			t_816 = t_810 and t_815,
			t_817 = channel_ccToUser_0.state == 0,
			t_818 = t_816 and t_817;

		guardCondition t_818;
		effect
			CC.state = 0,
			channel_ccToUser_0.v = 1,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_819 = CC.state == 41,
			t_820 = CC.cmd / 16,
			t_821 = t_820 == 3,
			t_822 = CC.cmd % 16,
			t_823 = t_822 == 0,
			t_824 = t_821 and t_823,
			t_825 = t_819 and t_824,
			t_826 = channel_ccToUser_0.state == 0,
			t_827 = t_825 and t_826;

		guardCondition t_827;
		effect
			CC.state = 45,
			channel_ccToUser_0.v = 3,
			channel_ccToUser_0.state = 1;

	process CC_channel_ccToUser_0 
		guardBlock
			t_828 = CC.state == 38,
			t_829 = CC.writeLock == 1,
			t_830 = CC.cmd % 16,
			t_831 = t_830 == 0,
			t_832 = t_829 and t_831,
			t_833 = t_828 and t_832,
			t_834 = channel_ccToUser_0.state == 0,
			t_835 = t_833 and t_834;

		guardCondition t_835;
		effect
			CC.state = 44,
			channel_ccToUser_0.v = 4,
			channel_ccToUser_0.state = 1;

	process channel_ccToUser_2_User_2 
		guardBlock
			t_836 = channel_ccToUser_2.state == 1,
			t_837 = User_2.state == 1,
			t_838 = t_836 and t_837;

		guardCondition t_838;
		effect
			channel_ccToUser_2.state = 0,
			User_2.cmd = channel_ccToUser_2.v,
			User_2.state = 2;

	process channel_ccToUser_2_User_2 
		guardBlock
			t_839 = channel_ccToUser_2.state == 1,
			t_840 = User_2.state == 0,
			t_841 = t_839 and t_840;

		guardCondition t_841;
		effect
			channel_ccToUser_2.state = 0,
			User_2.cmd = channel_ccToUser_2.v,
			User_2.state = 6;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
