Release 10.1 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/rsun/NEW/AudioPlayer/AudioPlayer/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to E:/rsun/NEW/AudioPlayer/AudioPlayer/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: AudioPlayer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AudioPlayer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AudioPlayer"
Output Format                      : NGC
Target Device                      : XC9500 CPLDs

---- Source Options
Top Module Name                    : AudioPlayer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : AudioPlayer.lso
Keep Hierarchy                     : YES
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/rsun/NEW/AudioPlayer/AudioPlayer/PlayerFsm.vhd" in Library work.
Entity <PlayerFsm> compiled.
Entity <PlayerFsm> (Architecture <Structural>) compiled.
Compiling vhdl file "E:/rsun/NEW/AudioPlayer/AudioPlayer/SysCounter.vhd" in Library work.
Entity <SysCounter> compiled.
Entity <SysCounter> (Architecture <DataFlow>) compiled.
Compiling vhdl file "E:/rsun/NEW/AudioPlayer/AudioPlayer/AddrSelect.vhd" in Library work.
Entity <AddrSelect> compiled.
Entity <AddrSelect> (Architecture <DataFlow>) compiled.
Compiling vhdl file "E:/rsun/NEW/AudioPlayer/AudioPlayer/PwmComparator.vhd" in Library work.
Entity <PwmComparator> compiled.
Entity <PwmComparator> (Architecture <DataFlow>) compiled.
Compiling vhdl file "E:/rsun/NEW/AudioPlayer/AudioPlayer/AudioPlayer.vhd" in Library work.
Entity <AudioPlayer> compiled.
WARNING:HDLParsers:3555 - "E:/rsun/NEW/AudioPlayer/AudioPlayer/AudioPlayer.vhd" Line 233. Warning for LRM section 1.1.1.2 violation about connectivity rules. Parameter AudioAddr of mode out should not be associated with a formal port of mode buffer.
Entity <AudioPlayer> (Architecture <DataFlow>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <AudioPlayer> in library <work> (architecture <DataFlow>).

Analyzing hierarchy for entity <PlayerFsm> in library <work> (architecture <Structural>) with generics.
	N_ADDR_BITS = 19

Analyzing hierarchy for entity <SysCounter> in library <work> (architecture <DataFlow>) with generics.
	CNTR_SIZE = 12

Analyzing hierarchy for entity <AddrSelect> in library <work> (architecture <DataFlow>) with generics.
	CNTR_SIZE = 12
	N_ADDR_BITS = 19
	N_DATA_BITS = 8

Analyzing hierarchy for entity <PwmComparator> in library <work> (architecture <DataFlow>) with generics.
	N_DATA_BITS = 8


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <AudioPlayer> in library <work> (Architecture <DataFlow>).
INFO:Xst:1739 - HDL ADVISOR - "E:/rsun/NEW/AudioPlayer/AudioPlayer/AudioPlayer.vhd" line 48: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "E:/rsun/NEW/AudioPlayer/AudioPlayer/AudioPlayer.vhd" line 89: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <AudioPlayer> analyzed. Unit <AudioPlayer> generated.

Analyzing generic Entity <PlayerFsm> in library <work> (Architecture <Structural>).
	N_ADDR_BITS = 19
Entity <PlayerFsm> analyzed. Unit <PlayerFsm> generated.

Analyzing generic Entity <SysCounter> in library <work> (Architecture <DataFlow>).
	CNTR_SIZE = 12
WARNING:Xst:819 - "E:/rsun/NEW/AudioPlayer/AudioPlayer/SysCounter.vhd" line 65: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
Entity <SysCounter> analyzed. Unit <SysCounter> generated.

Analyzing generic Entity <AddrSelect> in library <work> (Architecture <DataFlow>).
	CNTR_SIZE = 12
	N_ADDR_BITS = 19
	N_DATA_BITS = 8
Entity <AddrSelect> analyzed. Unit <AddrSelect> generated.

Analyzing generic Entity <PwmComparator> in library <work> (Architecture <DataFlow>).
	N_DATA_BITS = 8
Entity <PwmComparator> analyzed. Unit <PwmComparator> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PlayerFsm>.
    Related source file is "E:/rsun/NEW/AudioPlayer/AudioPlayer/PlayerFsm.vhd".
    Found finite state machine <FSM_0> for signal <currState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 22                                             |
    | Clock              | Clock (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <MsgEnable>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <PlayerFsm> synthesized.


Synthesizing Unit <SysCounter>.
    Related source file is "E:/rsun/NEW/AudioPlayer/AudioPlayer/SysCounter.vhd".
    Found 12-bit up counter for signal <Count>.
    Summary:
	inferred   1 Counter(s).
Unit <SysCounter> synthesized.


Synthesizing Unit <AddrSelect>.
    Related source file is "E:/rsun/NEW/AudioPlayer/AudioPlayer/AddrSelect.vhd".
    Found 8-bit register for signal <PWMData>.
    Found 19-bit register for signal <CurrAddr>.
    Found 19-bit adder for signal <CurrAddr$addsub0000> created at line 128.
    Found 19-bit comparator equal for signal <MsgDone$cmp_eq0000> created at line 171.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <AddrSelect> synthesized.


Synthesizing Unit <PwmComparator>.
    Related source file is "E:/rsun/NEW/AudioPlayer/AudioPlayer/PwmComparator.vhd".
    Found 1-bit register for signal <PWMOut>.
    Found 8-bit comparator less for signal <PWMOut$cmp_lt0000> created at line 73.
    Summary:
	inferred   1 Comparator(s).
Unit <PwmComparator> synthesized.


Synthesizing Unit <AudioPlayer>.
    Related source file is "E:/rsun/NEW/AudioPlayer/AudioPlayer/AudioPlayer.vhd".
Unit <AudioPlayer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 4
 1-bit register                                        : 2
 19-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 2
 19-bit comparator equal                               : 1
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Fsm/currState> on signal <currState[1:3]> with sequential encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 plmsg1 | 001
 plmsg2 | 010
 plmsg3 | 011
 plmsg4 | 100
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 19-bit adder                                          : 1
# Counters                                             : 1
 12-bit up counter                                     : 1
# Registers                                            : 24
 Flip-Flops                                            : 24
# Comparators                                          : 1
 19-bit comparator equal                               : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AudioPlayer> ...

Optimizing unit <PlayerFsm> ...
  implementation constraint: INIT=r	 : currState_FFd1
  implementation constraint: INIT=r	 : currState_FFd2
  implementation constraint: INIT=r	 : currState_FFd3

Optimizing unit <PwmComparator> ...

Optimizing unit <AddrSelect> ...

Optimizing unit <SysCounter> ...

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AudioPlayer.ngr
Top Level Output File Name         : AudioPlayer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : XC9500 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 335
#      AND2                        : 132
#      AND3                        : 6
#      AND4                        : 1
#      AND5                        : 1
#      AND7                        : 1
#      AND8                        : 3
#      INV                         : 88
#      OR2                         : 52
#      OR3                         : 1
#      OR4                         : 1
#      XOR2                        : 49
# FlipFlops/Latches                : 44
#      FD                          : 32
#      FDC                         : 12
# IO Buffers                       : 33
#      IBUF                        : 13
#      OBUF                        : 20
=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.72 secs
 
--> 

Total memory usage is 114572 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    2 (   0 filtered)

