// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_atax_kernel_atax,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.103920,HLS_SYN_LAT=1690,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=17763,HLS_SYN_LUT=9209,HLS_VERSION=2023_1_1}" *)

module kernel_atax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        A_address1,
        A_ce1,
        A_q1,
        x_address0,
        x_ce0,
        x_q0,
        x_address1,
        x_ce1,
        x_q1,
        y_address0,
        y_ce0,
        y_we0,
        y_d0,
        y_q0,
        y_address1,
        y_ce1,
        y_we1,
        y_d1,
        y_q1,
        tmp_address0,
        tmp_ce0,
        tmp_we0,
        tmp_d0
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_address0;
output   A_ce0;
input  [31:0] A_q0;
output  [10:0] A_address1;
output   A_ce1;
input  [31:0] A_q1;
output  [5:0] x_address0;
output   x_ce0;
input  [31:0] x_q0;
output  [5:0] x_address1;
output   x_ce1;
input  [31:0] x_q1;
output  [5:0] y_address0;
output   y_ce0;
output   y_we0;
output  [31:0] y_d0;
input  [31:0] y_q0;
output  [5:0] y_address1;
output   y_ce1;
output   y_we1;
output  [31:0] y_d1;
input  [31:0] y_q1;
output  [5:0] tmp_address0;
output   tmp_ce0;
output   tmp_we0;
output  [31:0] tmp_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[5:0] x_address0;
reg x_ce0;
reg[5:0] x_address1;
reg x_ce1;
reg[5:0] y_address0;
reg y_ce0;
reg y_we0;
reg[31:0] y_d0;
reg y_ce1;
reg y_we1;

(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] x_load_reg_569;
wire    ap_CS_fsm_state2;
reg   [31:0] x_load_1_reg_574;
reg   [31:0] x_load_2_reg_589;
wire    ap_CS_fsm_state3;
reg   [31:0] x_load_3_reg_594;
reg   [31:0] x_load_4_reg_609;
wire    ap_CS_fsm_state4;
reg   [31:0] x_load_5_reg_614;
reg   [31:0] x_load_6_reg_629;
wire    ap_CS_fsm_state5;
reg   [31:0] x_load_7_reg_634;
reg   [31:0] x_load_8_reg_649;
wire    ap_CS_fsm_state6;
reg   [31:0] x_load_9_reg_654;
reg   [31:0] x_load_10_reg_669;
wire    ap_CS_fsm_state7;
reg   [31:0] x_load_11_reg_674;
reg   [31:0] x_load_12_reg_689;
wire    ap_CS_fsm_state8;
reg   [31:0] x_load_13_reg_694;
reg   [31:0] x_load_14_reg_709;
wire    ap_CS_fsm_state9;
reg   [31:0] x_load_15_reg_714;
reg   [31:0] x_load_16_reg_729;
wire    ap_CS_fsm_state10;
reg   [31:0] x_load_17_reg_734;
reg   [31:0] x_load_18_reg_749;
wire    ap_CS_fsm_state11;
reg   [31:0] x_load_19_reg_754;
reg   [31:0] x_load_20_reg_769;
wire    ap_CS_fsm_state12;
reg   [31:0] x_load_21_reg_774;
reg   [31:0] x_load_22_reg_789;
wire    ap_CS_fsm_state13;
reg   [31:0] x_load_23_reg_794;
reg   [31:0] x_load_24_reg_809;
wire    ap_CS_fsm_state14;
reg   [31:0] x_load_25_reg_814;
reg   [31:0] x_load_26_reg_829;
wire    ap_CS_fsm_state15;
reg   [31:0] x_load_27_reg_834;
reg   [31:0] x_load_28_reg_849;
wire    ap_CS_fsm_state16;
reg   [31:0] x_load_29_reg_854;
reg   [31:0] x_load_30_reg_869;
wire    ap_CS_fsm_state17;
reg   [31:0] x_load_31_reg_874;
reg   [31:0] x_load_32_reg_889;
wire    ap_CS_fsm_state18;
reg   [31:0] x_load_33_reg_894;
reg   [31:0] x_load_34_reg_909;
wire    ap_CS_fsm_state19;
reg   [31:0] x_load_35_reg_914;
reg   [31:0] x_load_36_reg_929;
wire    ap_CS_fsm_state20;
reg   [31:0] x_load_37_reg_934;
reg   [31:0] x_load_38_reg_949;
wire    ap_CS_fsm_state21;
reg   [31:0] x_load_39_reg_954;
reg   [31:0] x_load_40_reg_969;
wire    ap_CS_fsm_state22;
reg   [31:0] x_load_41_reg_974;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_done;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_idle;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_ready;
wire   [5:0] grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_address0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_ce0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_we0;
wire   [31:0] grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_d0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_done;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_idle;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_ready;
wire   [5:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_address0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_ce0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_we0;
wire   [31:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_d0;
wire   [5:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_address1;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_ce1;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_we1;
wire   [31:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_d1;
wire   [10:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_address0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_ce0;
wire   [10:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_address1;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_ce1;
wire   [5:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_address0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_ce0;
wire    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_we0;
wire   [31:0] grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_d0;
reg    grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start_reg;
reg    grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start_reg;
wire    ap_CS_fsm_state23;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start_reg = 1'b0;
#0 grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start_reg = 1'b0;
end

kernel_atax_kernel_atax_Pipeline_VITIS_LOOP_21_1 grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start),
    .ap_done(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_done),
    .ap_idle(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_idle),
    .ap_ready(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_ready),
    .y_address0(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_address0),
    .y_ce0(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_ce0),
    .y_we0(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_we0),
    .y_d0(grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_d0)
);

kernel_atax_kernel_atax_Pipeline_VITIS_LOOP_23_2 grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start),
    .ap_done(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_done),
    .ap_idle(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_idle),
    .ap_ready(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_ready),
    .y_address0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_address0),
    .y_ce0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_ce0),
    .y_we0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_we0),
    .y_d0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_d0),
    .y_q0(y_q0),
    .y_address1(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_address1),
    .y_ce1(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_ce1),
    .y_we1(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_we1),
    .y_d1(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_d1),
    .y_q1(y_q1),
    .A_address0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_address0),
    .A_ce0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_ce0),
    .A_q0(A_q0),
    .A_address1(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_address1),
    .A_ce1(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_ce1),
    .A_q1(A_q1),
    .tmp_address0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_address0),
    .tmp_ce0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_ce0),
    .tmp_we0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_we0),
    .tmp_d0(grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_d0),
    .sext_ln27(x_load_reg_569),
    .sext_ln27_1(x_load_1_reg_574),
    .sext_ln27_2(x_load_2_reg_589),
    .sext_ln27_3(x_load_3_reg_594),
    .sext_ln27_4(x_load_4_reg_609),
    .sext_ln27_5(x_load_5_reg_614),
    .sext_ln27_6(x_load_6_reg_629),
    .sext_ln27_7(x_load_7_reg_634),
    .sext_ln27_8(x_load_8_reg_649),
    .sext_ln27_9(x_load_9_reg_654),
    .sext_ln27_10(x_load_10_reg_669),
    .sext_ln27_11(x_load_11_reg_674),
    .sext_ln27_12(x_load_12_reg_689),
    .sext_ln27_13(x_load_13_reg_694),
    .sext_ln27_14(x_load_14_reg_709),
    .sext_ln27_15(x_load_15_reg_714),
    .sext_ln27_16(x_load_16_reg_729),
    .sext_ln27_17(x_load_17_reg_734),
    .sext_ln27_18(x_load_18_reg_749),
    .sext_ln27_19(x_load_19_reg_754),
    .sext_ln27_20(x_load_20_reg_769),
    .sext_ln27_21(x_load_21_reg_774),
    .sext_ln27_22(x_load_22_reg_789),
    .sext_ln27_23(x_load_23_reg_794),
    .sext_ln27_24(x_load_24_reg_809),
    .sext_ln27_25(x_load_25_reg_814),
    .sext_ln27_26(x_load_26_reg_829),
    .sext_ln27_27(x_load_27_reg_834),
    .sext_ln27_28(x_load_28_reg_849),
    .sext_ln27_29(x_load_29_reg_854),
    .sext_ln27_30(x_load_30_reg_869),
    .sext_ln27_31(x_load_31_reg_874),
    .sext_ln27_32(x_load_32_reg_889),
    .sext_ln27_33(x_load_33_reg_894),
    .sext_ln27_34(x_load_34_reg_909),
    .sext_ln27_35(x_load_35_reg_914),
    .sext_ln27_36(x_load_36_reg_929),
    .sext_ln27_37(x_load_37_reg_934),
    .sext_ln27_38(x_load_38_reg_949),
    .sext_ln27_39(x_load_39_reg_954),
    .sext_ln27_40(x_load_40_reg_969),
    .sext_ln29(x_load_41_reg_974)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_ready == 1'b1)) begin
            grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_ready == 1'b1)) begin
            grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        x_load_10_reg_669 <= x_q1;
        x_load_11_reg_674 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        x_load_12_reg_689 <= x_q1;
        x_load_13_reg_694 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        x_load_14_reg_709 <= x_q1;
        x_load_15_reg_714 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        x_load_16_reg_729 <= x_q1;
        x_load_17_reg_734 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        x_load_18_reg_749 <= x_q1;
        x_load_19_reg_754 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        x_load_1_reg_574 <= x_q0;
        x_load_reg_569 <= x_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        x_load_20_reg_769 <= x_q1;
        x_load_21_reg_774 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        x_load_22_reg_789 <= x_q1;
        x_load_23_reg_794 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        x_load_24_reg_809 <= x_q1;
        x_load_25_reg_814 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        x_load_26_reg_829 <= x_q1;
        x_load_27_reg_834 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        x_load_28_reg_849 <= x_q1;
        x_load_29_reg_854 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        x_load_2_reg_589 <= x_q1;
        x_load_3_reg_594 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        x_load_30_reg_869 <= x_q1;
        x_load_31_reg_874 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        x_load_32_reg_889 <= x_q1;
        x_load_33_reg_894 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        x_load_34_reg_909 <= x_q1;
        x_load_35_reg_914 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        x_load_36_reg_929 <= x_q1;
        x_load_37_reg_934 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        x_load_38_reg_949 <= x_q1;
        x_load_39_reg_954 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        x_load_40_reg_969 <= x_q1;
        x_load_41_reg_974 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        x_load_4_reg_609 <= x_q1;
        x_load_5_reg_614 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        x_load_6_reg_629 <= x_q1;
        x_load_7_reg_634 <= x_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        x_load_8_reg_649 <= x_q1;
        x_load_9_reg_654 <= x_q0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        x_address0 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        x_address0 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        x_address0 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        x_address0 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        x_address0 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x_address0 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        x_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        x_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        x_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        x_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        x_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        x_address0 = 64'd1;
    end else begin
        x_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        x_address1 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        x_address1 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        x_address1 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        x_address1 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        x_address1 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        x_address1 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        x_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        x_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        x_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        x_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        x_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        x_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        x_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        x_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        x_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        x_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        x_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        x_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        x_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        x_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        x_address1 = 64'd0;
    end else begin
        x_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        x_ce0 = 1'b1;
    end else begin
        x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | ((grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        x_ce1 = 1'b1;
    end else begin
        x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_address0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_address0 = grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_address0;
    end else begin
        y_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_ce0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_ce0 = grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_ce0;
    end else begin
        y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_ce1 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_ce1;
    end else begin
        y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_d0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_d0 = grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_d0;
    end else begin
        y_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_we0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y_we0 = grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_y_we0;
    end else begin
        y_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        y_we1 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_we1;
    end else begin
        y_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_address0;

assign A_address1 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_address1;

assign A_ce0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_ce0;

assign A_ce1 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_A_ce1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start = grp_kernel_atax_Pipeline_VITIS_LOOP_21_1_fu_499_ap_start_reg;

assign grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_ap_start_reg;

assign tmp_address0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_address0;

assign tmp_ce0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_ce0;

assign tmp_d0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_d0;

assign tmp_we0 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_tmp_we0;

assign y_address1 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_address1;

assign y_d1 = grp_kernel_atax_Pipeline_VITIS_LOOP_23_2_fu_505_y_d1;

endmodule //kernel_atax
