Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 16 21:49:02 2025
| Host         : xy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                  Violations  
--------  --------  -------------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                              4           
ULMTCS-1  Warning   Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (69)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (69)
--------------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.279        0.000                      0               330156        0.121        0.000                      0               330156        1.100        0.000                       0                 33867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
i_sys_clk_p     {0.000 2.500}        5.000           200.000         
  clk_out1_pll  {0.000 10.000}       20.000          50.000          
  clk_out2_pll  {0.000 10.000}       20.000          50.000          
  clkfbout_pll  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_sys_clk_p                                                                                                                                                       1.100        0.000                       0                     1  
  clk_out1_pll       15.084        0.000                      0                  558        0.131        0.000                      0                  558        9.600        0.000                       0                   355  
  clk_out2_pll        3.279        0.000                      0               329536        0.121        0.000                      0               329536        9.232        0.000                       0                 33508  
  clkfbout_pll                                                                                                                                                   18.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_pll  clk_out1_pll        6.148        0.000                      0                   63        0.127        0.000                      0                   63  
clk_out1_pll  clk_out2_pll       12.579        0.000                      0                33092        0.190        0.000                      0                33092  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_out1_pll                
(none)        clk_out2_pll                
(none)        clkfbout_pll                
(none)                      clk_out1_pll  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_sys_clk_p
  To Clock:  i_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_sys_clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack       15.084ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.084ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 0.524ns (10.847%)  route 4.307ns (89.153%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.569ns
    Clock Pessimism Removal (CPR):    -0.349ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.264    -2.569    twin_controller_inst/clk_out1
    SLICE_X34Y223        FDCE                                         r  twin_controller_inst/sw_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y223        FDCE (Prop_fdce_C_Q)         0.223    -2.346 f  twin_controller_inst/sw_reg[52]/Q
                         net (fo=3, routed)           0.677    -1.669    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[41]
    SLICE_X33Y223        LUT6 (Prop_lut6_I5_O)        0.043    -1.626 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_153/O
                         net (fo=2, routed)           1.062    -0.564    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_0_5_i_153_n_0
    SLICE_X29Y219        LUT6 (Prop_lut6_I5_O)        0.043    -0.521 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[20]_i_6/O
                         net (fo=2, routed)           0.389    -0.132    student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata_reg[20]
    SLICE_X28Y219        LUT6 (Prop_lut6_I4_O)        0.043    -0.089 f  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[20]_i_2/O
                         net (fo=1, routed)           0.445     0.356    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[20]
    SLICE_X28Y219        LUT6 (Prop_lut6_I0_O)        0.043     0.399 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[20]_i_1/O
                         net (fo=5, routed)           0.865     1.264    student_top_inst/Core_cpu/u_id_ex/inst_ff/D[0]
    SLICE_X30Y216        LUT6 (Prop_lut6_I1_O)        0.043     1.307 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_7/O
                         net (fo=1, routed)           0.621     1.928    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_7_n_0
    SLICE_X32Y216        LUT6 (Prop_lut6_I1_O)        0.043     1.971 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_2/O
                         net (fo=1, routed)           0.247     2.219    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_2_n_0
    SLICE_X32Y216        LUT6 (Prop_lut6_I1_O)        0.043     2.262 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_1/O
                         net (fo=1, routed)           0.000     2.262    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X32Y216        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.136    17.765    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X32Y216        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.349    17.417    
                         clock uncertainty           -0.105    17.311    
    SLICE_X32Y216        FDRE (Setup_fdre_C_D)        0.034    17.345    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         17.345    
                         arrival time                          -2.262    
  -------------------------------------------------------------------
                         slack                                 15.084    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[11][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[11][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[11][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[11][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[12][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[12][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[12][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[12][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[13][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[13][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[6][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[6][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[6][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][2]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[6][2]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[7][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[7][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[8][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.478ns  (required time - arrival time)
  Source:                 uart_inst/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[9][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 0.309ns (9.770%)  route 2.854ns (90.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.242ns = ( 17.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.558ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.275    -2.558    uart_inst/clk_out1
    SLICE_X26Y218        FDCE                                         r  uart_inst/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y218        FDCE (Prop_fdce_C_Q)         0.223    -2.335 f  uart_inst/rx_data_reg[2]/Q
                         net (fo=17, routed)          0.911    -1.424    uart_inst/rx_data[2]
    SLICE_X26Y220        LUT6 (Prop_lut6_I4_O)        0.043    -1.381 f  uart_inst/status_buffer[0][6]_i_2/O
                         net (fo=1, routed)           0.107    -1.274    uart_inst/status_buffer[0][6]_i_2_n_0
    SLICE_X26Y220        LUT5 (Prop_lut5_I3_O)        0.043    -1.231 r  uart_inst/status_buffer[0][6]_i_1/O
                         net (fo=134, routed)         1.836     0.604    twin_controller_inst/E[0]
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[9][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.129    17.758    twin_controller_inst/clk_out1
    SLICE_X28Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[9][0]/C
                         clock pessimism             -0.370    17.389    
                         clock uncertainty           -0.105    17.283    
    SLICE_X28Y225        FDCE (Setup_fdce_C_CE)      -0.201    17.082    twin_controller_inst/status_buffer_reg[9][0]
  -------------------------------------------------------------------
                         required time                         17.082    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                 16.478    

Slack (MET) :             16.630ns  (required time - arrival time)
  Source:                 uart_inst/tx_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.361ns (12.371%)  route 2.557ns (87.629%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 17.761 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.551ns
    Clock Pessimism Removal (CPR):    -0.370ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.282    -2.551    uart_inst/clk_out1
    SLICE_X27Y212        FDCE                                         r  uart_inst/tx_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y212        FDCE (Prop_fdce_C_Q)         0.223    -2.328 f  uart_inst/tx_cnt_reg[8]/Q
                         net (fo=2, routed)           0.724    -1.605    uart_inst/tx_cnt_reg_n_0_[8]
    SLICE_X27Y211        LUT6 (Prop_lut6_I3_O)        0.043    -1.562 r  uart_inst/tx_i_2/O
                         net (fo=2, routed)           0.445    -1.116    uart_inst/tx_i_2_n_0
    SLICE_X24Y212        LUT6 (Prop_lut6_I0_O)        0.043    -1.073 r  uart_inst/tx_cnt[12]_i_3/O
                         net (fo=13, routed)          0.382    -0.691    uart_inst/tx_cnt[12]_i_3_n_0
    SLICE_X25Y212        LUT3 (Prop_lut3_I2_O)        0.052    -0.639 r  uart_inst/tx_shift[8]_i_1/O
                         net (fo=11, routed)          1.006     0.367    uart_inst/tx_shift
    SLICE_X27Y227        FDPE                                         r  uart_inst/tx_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.132    17.761    uart_inst/clk_out1
    SLICE_X27Y227        FDPE                                         r  uart_inst/tx_shift_reg[5]/C
                         clock pessimism             -0.370    17.392    
                         clock uncertainty           -0.105    17.286    
    SLICE_X27Y227        FDPE (Setup_fdpe_C_CE)      -0.290    16.996    uart_inst/tx_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                 16.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[12][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.100ns (57.591%)  route 0.074ns (42.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.559    -0.474    twin_controller_inst/clk_out1
    SLICE_X29Y222        FDCE                                         r  twin_controller_inst/sw_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y222        FDCE (Prop_fdce_C_Q)         0.100    -0.374 r  twin_controller_inst/sw_reg[55]/Q
                         net (fo=3, routed)           0.074    -0.300    twin_controller_inst/virtual_sw[55]
    SLICE_X28Y222        FDCE                                         r  twin_controller_inst/status_buffer_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.763    -0.680    twin_controller_inst/clk_out1
    SLICE_X28Y222        FDCE                                         r  twin_controller_inst/status_buffer_reg[12][7]/C
                         clock pessimism              0.218    -0.463    
    SLICE_X28Y222        FDCE (Hold_fdce_C_D)         0.032    -0.431    twin_controller_inst/status_buffer_reg[12][7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 twin_controller_inst/status_buffer_reg[16][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.063%)  route 0.078ns (37.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.556    -0.477    twin_controller_inst/clk_out1
    SLICE_X34Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y225        FDCE (Prop_fdce_C_Q)         0.100    -0.377 r  twin_controller_inst/status_buffer_reg[16][3]/Q
                         net (fo=1, routed)           0.078    -0.298    twin_controller_inst/status_buffer_reg[16]_16[3]
    SLICE_X35Y225        LUT5 (Prop_lut5_I2_O)        0.028    -0.270 r  twin_controller_inst/tx_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    twin_controller_inst/status_buffer[3]
    SLICE_X35Y225        FDCE                                         r  twin_controller_inst/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.758    -0.685    twin_controller_inst/clk_out1
    SLICE_X35Y225        FDCE                                         r  twin_controller_inst/tx_data_reg[3]/C
                         clock pessimism              0.220    -0.466    
    SLICE_X35Y225        FDCE (Hold_fdce_C_D)         0.061    -0.405    twin_controller_inst/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 uart_inst/rx_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/rx_shift_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.637%)  route 0.114ns (53.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    uart_inst/clk_out1
    SLICE_X28Y213        FDPE                                         r  uart_inst/rx_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y213        FDPE (Prop_fdpe_C_Q)         0.100    -0.367 r  uart_inst/rx_d2_reg/Q
                         net (fo=4, routed)           0.114    -0.252    uart_inst/rx_d2
    SLICE_X27Y214        FDCE                                         r  uart_inst/rx_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.772    -0.671    uart_inst/clk_out1
    SLICE_X27Y214        FDCE                                         r  uart_inst/rx_shift_reg[7]/C
                         clock pessimism              0.238    -0.434    
    SLICE_X27Y214        FDCE (Hold_fdce_C_D)         0.040    -0.394    uart_inst/rx_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.847%)  route 0.118ns (54.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.561    -0.472    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.100    -0.372 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.118    -0.253    twin_controller_inst/virtual_sw[6]
    SLICE_X32Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.762    -0.681    twin_controller_inst/clk_out1
    SLICE_X32Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[6][6]/C
                         clock pessimism              0.238    -0.444    
    SLICE_X32Y228        FDCE (Hold_fdce_C_D)         0.047    -0.397    twin_controller_inst/status_buffer_reg[6][6]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uart_inst/tx_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.363%)  route 0.099ns (49.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    uart_inst/clk_out1
    SLICE_X27Y213        FDPE                                         r  uart_inst/tx_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y213        FDPE (Prop_fdpe_C_Q)         0.100    -0.365 r  uart_inst/tx_shift_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.266    uart_inst/tx_shift_reg_n_0_[0]
    SLICE_X24Y212        FDPE                                         r  uart_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.773    -0.670    uart_inst/clk_out1
    SLICE_X24Y212        FDPE                                         r  uart_inst/tx_reg/C
                         clock pessimism              0.220    -0.451    
    SLICE_X24Y212        FDPE (Hold_fdpe_C_D)         0.040    -0.411    uart_inst/tx_reg
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 twin_controller_inst/tx_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_shift_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.130ns (51.360%)  route 0.123ns (48.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.559    -0.474    twin_controller_inst/clk_out1
    SLICE_X28Y227        FDCE                                         r  twin_controller_inst/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y227        FDCE (Prop_fdce_C_Q)         0.100    -0.374 r  twin_controller_inst/tx_data_reg[5]/Q
                         net (fo=1, routed)           0.123    -0.250    uart_inst/Q[5]
    SLICE_X27Y227        LUT3 (Prop_lut3_I2_O)        0.030    -0.220 r  uart_inst/tx_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    uart_inst/tx_shift0_in[6]
    SLICE_X27Y227        FDPE                                         r  uart_inst/tx_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.764    -0.679    uart_inst/clk_out1
    SLICE_X27Y227        FDPE                                         r  uart_inst/tx_shift_reg[6]/C
                         clock pessimism              0.238    -0.442    
    SLICE_X27Y227        FDPE (Hold_fdpe_C_D)         0.075    -0.367    uart_inst/tx_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[8][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.202%)  route 0.121ns (54.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.557    -0.476    twin_controller_inst/clk_out1
    SLICE_X31Y224        FDCE                                         r  twin_controller_inst/sw_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y224        FDCE (Prop_fdce_C_Q)         0.100    -0.376 r  twin_controller_inst/sw_reg[21]/Q
                         net (fo=3, routed)           0.121    -0.254    twin_controller_inst/virtual_sw[21]
    SLICE_X31Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.760    -0.683    twin_controller_inst/clk_out1
    SLICE_X31Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[8][5]/C
                         clock pessimism              0.238    -0.446    
    SLICE_X31Y225        FDCE (Hold_fdce_C_D)         0.044    -0.402    twin_controller_inst/status_buffer_reg[8][5]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 uart_inst/FSM_sequential_tx_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_inst/tx_bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.130ns (55.224%)  route 0.105ns (44.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.568    -0.465    uart_inst/clk_out1
    SLICE_X28Y211        FDCE                                         r  uart_inst/FSM_sequential_tx_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y211        FDCE (Prop_fdce_C_Q)         0.100    -0.365 r  uart_inst/FSM_sequential_tx_state_reg/Q
                         net (fo=21, routed)          0.105    -0.259    uart_inst/tx_state__0
    SLICE_X29Y211        LUT3 (Prop_lut3_I2_O)        0.030    -0.229 r  uart_inst/tx_bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    uart_inst/tx_bit_cnt[1]_i_1_n_0
    SLICE_X29Y211        FDCE                                         r  uart_inst/tx_bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.774    -0.669    uart_inst/clk_out1
    SLICE_X29Y211        FDCE                                         r  uart_inst/tx_bit_cnt_reg[1]/C
                         clock pessimism              0.216    -0.454    
    SLICE_X29Y211        FDCE (Hold_fdce_C_D)         0.075    -0.379    uart_inst/tx_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[7][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.015%)  route 0.113ns (52.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.680ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.558    -0.475    twin_controller_inst/clk_out1
    SLICE_X31Y226        FDCE                                         r  twin_controller_inst/sw_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  twin_controller_inst/sw_reg[13]/Q
                         net (fo=3, routed)           0.113    -0.262    twin_controller_inst/virtual_sw[13]
    SLICE_X31Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.763    -0.680    twin_controller_inst/clk_out1
    SLICE_X31Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[7][5]/C
                         clock pessimism              0.219    -0.462    
    SLICE_X31Y227        FDCE (Hold_fdce_C_D)         0.047    -0.415    twin_controller_inst/status_buffer_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[13][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.008%)  route 0.117ns (53.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.558    -0.475    twin_controller_inst/clk_out1
    SLICE_X31Y226        FDCE                                         r  twin_controller_inst/sw_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y226        FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  twin_controller_inst/sw_reg[61]/Q
                         net (fo=3, routed)           0.117    -0.257    twin_controller_inst/virtual_sw[61]
    SLICE_X32Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[13][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.759    -0.684    twin_controller_inst/clk_out1
    SLICE_X32Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[13][5]/C
                         clock pessimism              0.238    -0.447    
    SLICE_X32Y226        FDCE (Hold_fdce_C_D)         0.033    -0.414    twin_controller_inst/status_buffer_reg[13][5]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y1   pll_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X25Y222   twin_controller_inst/send_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X25Y222   twin_controller_inst/send_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X26Y227   twin_controller_inst/status_buffer_reg[16][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X26Y225   twin_controller_inst/status_buffer_reg[17][0]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X35Y224   twin_controller_inst/status_buffer_reg[17][2]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X32Y226   twin_controller_inst/status_buffer_reg[17][4]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X26Y227   twin_controller_inst/status_buffer_reg[17][5]/C
Min Period        n/a     FDCE/C             n/a            0.750         20.000      19.250     SLICE_X32Y226   twin_controller_inst/status_buffer_reg[17][6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X25Y222   twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X25Y222   twin_controller_inst/send_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X25Y222   twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X25Y222   twin_controller_inst/send_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X26Y227   twin_controller_inst/status_buffer_reg[16][5]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X26Y227   twin_controller_inst/status_buffer_reg[16][5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X26Y225   twin_controller_inst/status_buffer_reg[17][0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X26Y225   twin_controller_inst/status_buffer_reg[17][0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X35Y224   twin_controller_inst/status_buffer_reg[17][2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.400         10.000      9.600      SLICE_X35Y224   twin_controller_inst/status_buffer_reg[17][2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y225   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y225   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y227   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y228   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y228   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y228   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X29Y228   student_top_inst/bridge_inst/counter_inst/cnt_1ms_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.279ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.181ns  (logic 1.582ns (9.777%)  route 14.599ns (90.223%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 17.905 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.570    13.619    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/D
    SLICE_X122Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.276    17.905    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/WCLK
    SLICE_X122Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.456    
                         clock uncertainty           -0.105    17.350    
    SLICE_X122Y295       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.898    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.898    
                         arrival time                         -13.619    
  -------------------------------------------------------------------
                         slack                                  3.279    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.179ns  (logic 1.582ns (9.778%)  route 14.597ns (90.222%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 17.904 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.568    13.617    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/D
    SLICE_X122Y293       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.275    17.904    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/WCLK
    SLICE_X122Y293       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.455    
                         clock uncertainty           -0.105    17.349    
    SLICE_X122Y293       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.897    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.897    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.090ns  (logic 1.582ns (9.832%)  route 14.508ns (90.168%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.109ns = ( 17.891 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.479    13.528    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_29_29/D
    SLICE_X130Y275       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.262    17.891    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_29_29/WCLK
    SLICE_X130Y275       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.442    
                         clock uncertainty           -0.105    17.336    
    SLICE_X130Y275       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.884    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64256_64511_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.884    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.095ns  (logic 1.582ns (9.829%)  route 14.513ns (90.171%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.100ns = ( 17.900 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.484    13.532    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_29_29/D
    SLICE_X132Y281       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    17.900    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_29_29/WCLK
    SLICE_X132Y281       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.451    
                         clock uncertainty           -0.105    17.345    
    SLICE_X132Y281       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.893    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.893    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.362ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.053ns  (logic 1.582ns (9.855%)  route 14.471ns (90.145%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.141ns = ( 17.859 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.442    13.491    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_29_29/D
    SLICE_X118Y297       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.230    17.859    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_29_29/WCLK
    SLICE_X118Y297       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.410    
                         clock uncertainty           -0.105    17.304    
    SLICE_X118Y297       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.852    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_6400_6655_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.852    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  3.362    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.086ns  (logic 1.582ns (9.835%)  route 14.504ns (90.165%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.099ns = ( 17.901 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.475    13.524    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_29_29/D
    SLICE_X126Y287       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.272    17.901    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_29_29/WCLK
    SLICE_X126Y287       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.452    
                         clock uncertainty           -0.105    17.346    
    SLICE_X126Y287       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.894    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_57856_58111_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.894    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.022ns  (logic 1.582ns (9.874%)  route 14.440ns (90.126%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 17.858 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.411    13.460    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_29_29/D
    SLICE_X116Y298       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.229    17.858    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_29_29/WCLK
    SLICE_X116Y298       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.409    
                         clock uncertainty           -0.105    17.303    
    SLICE_X116Y298       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.851    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_37632_37887_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.851    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.396ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.056ns  (logic 1.582ns (9.853%)  route 14.474ns (90.147%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 17.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.444    13.493    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_29_29/D
    SLICE_X132Y272       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.267    17.896    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_29_29/WCLK
    SLICE_X132Y272       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.447    
                         clock uncertainty           -0.105    17.341    
    SLICE_X132Y272       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.889    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_65024_65279_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                         -13.493    
  -------------------------------------------------------------------
                         slack                                  3.396    

Slack (MET) :             3.401ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.051ns  (logic 1.582ns (9.856%)  route 14.469ns (90.144%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 17.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.440    13.488    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_29_29/D
    SLICE_X138Y273       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.267    17.896    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_29_29/WCLK
    SLICE_X138Y273       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.447    
                         clock uncertainty           -0.105    17.341    
    SLICE_X138Y273       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.889    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_61440_61695_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                         -13.488    
  -------------------------------------------------------------------
                         slack                                  3.401    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        16.040ns  (logic 1.582ns (9.863%)  route 14.458ns (90.137%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.104ns = ( 17.896 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.450ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.534     7.925    student_top_inst/Core_cpu/u_id_ex/inst_ff/spo[29]
    SLICE_X36Y219        LUT6 (Prop_lut6_I0_O)        0.126     8.051 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           0.294     8.345    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_73_n_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354     8.742    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043     8.785 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439     9.224    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043     9.267 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     9.688    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     9.731 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275    11.006    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043    11.049 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.429    13.477    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_29_29/D
    SLICE_X136Y273       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.267    17.896    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_29_29/WCLK
    SLICE_X136Y273       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.450    17.447    
                         clock uncertainty           -0.105    17.341    
    SLICE_X136Y273       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.889    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_62464_62719_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                         -13.477    
  -------------------------------------------------------------------
                         slack                                  3.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.236%)  route 0.065ns (33.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.551    -0.482    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X45Y225        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.382 r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[9]/Q
                         net (fo=2, routed)           0.065    -0.316    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[31]_6[7]
    SLICE_X44Y225        LUT6 (Prop_lut6_I1_O)        0.028    -0.288 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.288    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[31]_0[9]
    SLICE_X44Y225        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.752    -0.691    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/clk_out2
    SLICE_X44Y225        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[9]/C
                         clock pessimism              0.221    -0.471    
    SLICE_X44Y225        FDRE (Hold_fdre_C_D)         0.061    -0.410    student_top_inst/Core_cpu/u_id_ex/op1_jump_ff/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.336%)  route 0.068ns (34.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.551    -0.482    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X45Y225        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.382 r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[9]/Q
                         net (fo=2, routed)           0.068    -0.314    student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[31]_6[7]
    SLICE_X44Y225        LUT6 (Prop_lut6_I1_O)        0.028    -0.286 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.286    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[31]_1[9]
    SLICE_X44Y225        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.752    -0.691    student_top_inst/Core_cpu/u_id_ex/op1_ff/clk_out2
    SLICE_X44Y225        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[9]/C
                         clock pessimism              0.221    -0.471    
    SLICE_X44Y225        FDRE (Hold_fdre_C_D)         0.061    -0.410    student_top_inst/Core_cpu/u_id_ex/op1_ff/qout_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.762%)  route 0.114ns (53.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.566    -0.467    student_top_inst/Core_cpu/u_if_id/inst_ff/clk_out2
    SLICE_X28Y234        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y234        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[6]/Q
                         net (fo=27, routed)          0.114    -0.253    student_top_inst/Core_cpu/u_id_ex/inst_ff/if_inst_o[4]
    SLICE_X33Y234        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.768    -0.675    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X33Y234        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[6]/C
                         clock pessimism              0.238    -0.438    
    SLICE_X33Y234        FDRE (Hold_fdre_C_D)         0.038    -0.400    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[6]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.557    -0.476    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X39Y229        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[28]/Q
                         net (fo=2, routed)           0.102    -0.273    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[28]
    SLICE_X39Y230        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.760    -0.683    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X39Y230        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[28]/C
                         clock pessimism              0.221    -0.463    
    SLICE_X39Y230        FDRE (Hold_fdre_C_D)         0.040    -0.423    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.261%)  route 0.103ns (50.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.564    -0.469    student_top_inst/Core_cpu/u_if_id/inst_ff/clk_out2
    SLICE_X34Y233        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y233        FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  student_top_inst/Core_cpu/u_if_id/inst_ff/qout_r_reg[1]/Q
                         net (fo=13, routed)          0.103    -0.266    student_top_inst/Core_cpu/u_id_ex/inst_ff/if_inst_o[0]
    SLICE_X33Y234        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.768    -0.675    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X33Y234        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[1]/C
                         clock pessimism              0.220    -0.456    
    SLICE_X33Y234        FDRE (Hold_fdre_C_D)         0.040    -0.416    student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.763%)  route 0.115ns (47.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.521    -0.512    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X83Y230        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y230        FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[22]/Q
                         net (fo=3, routed)           0.115    -0.297    student_top_inst/Core_cpu/u_div/in16[23]
    SLICE_X87Y230        LUT6 (Prop_lut6_I1_O)        0.028    -0.269 r  student_top_inst/Core_cpu/u_div/result_o[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    student_top_inst/Core_cpu/u_div/result_o1_in[22]
    SLICE_X87Y230        FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.725    -0.718    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X87Y230        FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[22]/C
                         clock pessimism              0.238    -0.481    
    SLICE_X87Y230        FDRE (Hold_fdre_C_D)         0.061    -0.420    student_top_inst/Core_cpu/u_div/result_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.504%)  route 0.116ns (47.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.521    -0.512    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X83Y230        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y230        FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[23]/Q
                         net (fo=3, routed)           0.116    -0.296    student_top_inst/Core_cpu/u_div/in16[24]
    SLICE_X85Y231        LUT6 (Prop_lut6_I3_O)        0.028    -0.268 r  student_top_inst/Core_cpu/u_div/dividend_r[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    student_top_inst/Core_cpu/u_div/dividend_r[24]
    SLICE_X85Y231        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.726    -0.717    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X85Y231        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[24]/C
                         clock pessimism              0.238    -0.480    
    SLICE_X85Y231        FDRE (Hold_fdre_C_D)         0.060    -0.420    student_top_inst/Core_cpu/u_div/dividend_r_reg[24]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.994%)  route 0.104ns (51.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.553    -0.480    student_top_inst/Core_cpu/u_pc_reg/clk_out2
    SLICE_X39Y224        FDRE                                         r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y224        FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  student_top_inst/Core_cpu/u_pc_reg/pc_o_reg[10]/Q
                         net (fo=358, routed)         0.104    -0.275    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/Q[10]
    SLICE_X41Y223        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.755    -0.688    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/clk_out2
    SLICE_X41Y223        FDRE                                         r  student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[10]/C
                         clock pessimism              0.221    -0.468    
    SLICE_X41Y223        FDRE (Hold_fdre_C_D)         0.040    -0.428    student_top_inst/Core_cpu/u_if_id/inst_addr_ff/qout_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/dividend_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.583%)  route 0.102ns (44.417%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.519    -0.514    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X81Y228        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y228        FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[19]/Q
                         net (fo=3, routed)           0.102    -0.311    student_top_inst/Core_cpu/u_div/in16[20]
    SLICE_X81Y229        LUT6 (Prop_lut6_I3_O)        0.028    -0.283 r  student_top_inst/Core_cpu/u_div/dividend_r[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    student_top_inst/Core_cpu/u_div/dividend_r[20]
    SLICE_X81Y229        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.722    -0.721    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X81Y229        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[20]/C
                         clock pessimism              0.221    -0.501    
    SLICE_X81Y229        FDRE (Hold_fdre_C_D)         0.060    -0.441    student_top_inst/Core_cpu/u_div/dividend_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 student_top_inst/Core_cpu/u_div/dividend_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/Core_cpu/u_div/result_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.889%)  route 0.110ns (46.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.524    -0.509    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X85Y231        FDRE                                         r  student_top_inst/Core_cpu/u_div/dividend_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y231        FDRE (Prop_fdre_C_Q)         0.100    -0.409 r  student_top_inst/Core_cpu/u_div/dividend_r_reg[26]/Q
                         net (fo=3, routed)           0.110    -0.299    student_top_inst/Core_cpu/u_div/in16[27]
    SLICE_X87Y232        LUT6 (Prop_lut6_I1_O)        0.028    -0.271 r  student_top_inst/Core_cpu/u_div/result_o[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    student_top_inst/Core_cpu/u_div/result_o1_in[26]
    SLICE_X87Y232        FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.727    -0.716    student_top_inst/Core_cpu/u_div/clk_out2
    SLICE_X87Y232        FDRE                                         r  student_top_inst/Core_cpu/u_div/result_o_reg[26]/C
                         clock pessimism              0.221    -0.496    
    SLICE_X87Y232        FDRE (Hold_fdre_C_D)         0.060    -0.436    student_top_inst/Core_cpu/u_div/result_o_reg[26]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.408         20.000      18.591     BUFGCTRL_X0Y0   pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X97Y232   student_top_inst/Core_cpu/u_div/count_reg[28]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X97Y232   student_top_inst/Core_cpu/u_div/count_reg[29]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X88Y226   student_top_inst/Core_cpu/u_div/div_result_reg[11]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X88Y226   student_top_inst/Core_cpu/u_div/div_result_reg[13]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X88Y229   student_top_inst/Core_cpu/u_div/div_result_reg[15]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X88Y229   student_top_inst/Core_cpu/u_div/div_result_reg[17]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X88Y229   student_top_inst/Core_cpu/u_div/div_result_reg[19]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X88Y230   student_top_inst/Core_cpu/u_div/div_result_reg[21]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            0.768         10.000      9.232      SLICE_X46Y227   student_top_inst/Core_cpu/u_regs/regs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll
  To Clock:  clkfbout_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         20.000      18.591     BUFGCTRL_X0Y2   pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y1  pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_pll
  To Clock:  clk_out1_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.148ns  (required time - arrival time)
  Source:                 student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/counter_inst/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        13.391ns  (logic 1.668ns (12.456%)  route 11.723ns (87.543%))
  Logic Levels:           20  (LUT3=1 LUT5=2 LUT6=10 MUXF7=3 MUXF8=3 RAMS64E=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.235ns = ( 17.765 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.562ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.271    -2.562    student_top_inst/Core_cpu/u_id_ex/inst_ff/clk_out2
    SLICE_X34Y231        FDRE                                         r  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y231        FDRE (Prop_fdre_C_Q)         0.223    -2.339 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/qout_r_reg[2]/Q
                         net (fo=4, routed)           0.633    -1.707    student_top_inst/Core_cpu/u_id_ex/inst_ff/ie_inst_o[2]
    SLICE_X33Y234        LUT5 (Prop_lut5_I0_O)        0.043    -1.664 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10/O
                         net (fo=10, routed)          0.369    -1.295    student_top_inst/Core_cpu/u_id_ex/inst_ff/pc_o[31]_i_10_n_0
    SLICE_X37Y232        LUT6 (Prop_lut6_I3_O)        0.043    -1.252 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_52/O
                         net (fo=80, routed)          0.739    -0.513    student_top_inst/Core_cpu/u_id_ex/inst_ff/ex_mem_we_o
    SLICE_X40Y223        LUT3 (Prop_lut3_I2_O)        0.051    -0.462 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_12/O
                         net (fo=32770, routed)       3.409     2.947    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/A4
    SLICE_X138Y269       RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.135     3.082 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/RAMS64E_C/O
                         net (fo=1, routed)           0.000     3.082    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/OC
    SLICE_X138Y269       MUXF7 (Prop_muxf7_I1_O)      0.117     3.199 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F7.B/O
                         net (fo=1, routed)           0.000     3.199    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/O0
    SLICE_X138Y269       MUXF8 (Prop_muxf8_I0_O)      0.046     3.245 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29/F8/O
                         net (fo=1, routed)           0.737     3.983    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_9984_10239_29_29_n_0
    SLICE_X129Y266       LUT6 (Prop_lut6_I0_O)        0.125     4.108 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60/O
                         net (fo=1, routed)           0.000     4.108    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_60_n_0
    SLICE_X129Y266       MUXF7 (Prop_muxf7_I1_O)      0.122     4.230 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     4.230    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_25_n_0
    SLICE_X129Y266       MUXF8 (Prop_muxf8_I0_O)      0.045     4.275 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8/O
                         net (fo=1, routed)           0.826     5.100    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_8_n_0
    SLICE_X112Y277       LUT6 (Prop_lut6_I1_O)        0.126     5.226 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     5.226    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_3_n_0
    SLICE_X112Y277       MUXF7 (Prop_muxf7_I0_O)      0.120     5.346 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.346    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0_i_1_n_0
    SLICE_X112Y277       MUXF8 (Prop_muxf8_I0_O)      0.045     5.391 f  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[29]_INST_0/O
                         net (fo=5, routed)           2.512     7.903    student_top_inst/Core_cpu/u_id_ex/op1_ff/spo[21]
    SLICE_X36Y219        LUT6 (Prop_lut6_I5_O)        0.126     8.029 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[5]_i_6/O
                         net (fo=1, routed)           0.344     8.373    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_86
    SLICE_X36Y215        LUT6 (Prop_lut6_I5_O)        0.043     8.416 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[5]_i_3/O
                         net (fo=3, routed)           0.575     8.991    student_top_inst/Core_cpu/u_id_ex/op1_ff/start_i_57_0
    SLICE_X26Y216        LUT5 (Prop_lut5_I4_O)        0.043     9.034 f  student_top_inst/Core_cpu/u_id_ex/op1_ff/start_i_86/O
                         net (fo=1, routed)           0.159     9.193    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_30_2
    SLICE_X26Y216        LUT6 (Prop_lut6_I2_O)        0.043     9.236 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_57/O
                         net (fo=1, routed)           0.426     9.662    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_57_n_0
    SLICE_X28Y213        LUT6 (Prop_lut6_I0_O)        0.043     9.705 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_30/O
                         net (fo=1, routed)           0.322    10.027    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_30_n_0
    SLICE_X28Y214        LUT6 (Prop_lut6_I5_O)        0.043    10.070 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_8/O
                         net (fo=1, routed)           0.425    10.495    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_8_n_0
    SLICE_X32Y216        LUT6 (Prop_lut6_I2_O)        0.043    10.538 f  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_2/O
                         net (fo=1, routed)           0.247    10.785    student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_2_n_0
    SLICE_X32Y216        LUT6 (Prop_lut6_I1_O)        0.043    10.828 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/start_i_1/O
                         net (fo=1, routed)           0.000    10.828    student_top_inst/bridge_inst/counter_inst/start_reg_0
    SLICE_X32Y216        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.136    17.765    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X32Y216        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/start_reg/C
                         clock pessimism             -0.598    17.168    
                         clock uncertainty           -0.225    16.942    
    SLICE_X32Y216        FDRE (Setup_fdre_C_D)        0.034    16.976    student_top_inst/bridge_inst/counter_inst/start_reg
  -------------------------------------------------------------------
                         required time                         16.976    
                         arrival time                         -10.828    
  -------------------------------------------------------------------
                         slack                                  6.148    

Slack (MET) :             15.089ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.469ns (10.674%)  route 3.925ns (89.326%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 17.761 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.937     0.623    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I3_O)        0.136     0.759 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           1.082     1.840    twin_controller_inst/virtual_seg_OBUF[4]
    SLICE_X30Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.132    17.761    twin_controller_inst/clk_out1
    SLICE_X30Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][4]/C
                         clock pessimism             -0.598    17.164    
                         clock uncertainty           -0.225    16.938    
    SLICE_X30Y228        FDCE (Setup_fdce_C_D)       -0.009    16.929    twin_controller_inst/status_buffer_reg[0][4]
  -------------------------------------------------------------------
                         required time                         16.929    
                         arrival time                          -1.840    
  -------------------------------------------------------------------
                         slack                                 15.089    

Slack (MET) :             15.264ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.469ns (11.123%)  route 3.748ns (88.877%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 17.759 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 f  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.077     0.763    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I0_O)        0.136     0.899 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.764     1.663    twin_controller_inst/virtual_seg_OBUF[2]
    SLICE_X26Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.130    17.759    twin_controller_inst/clk_out1
    SLICE_X26Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][2]/C
                         clock pessimism             -0.598    17.162    
                         clock uncertainty           -0.225    16.936    
    SLICE_X26Y225        FDCE (Setup_fdce_C_D)       -0.009    16.927    twin_controller_inst/status_buffer_reg[0][2]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -1.663    
  -------------------------------------------------------------------
                         slack                                 15.264    

Slack (MET) :             15.269ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.203ns  (logic 0.370ns (8.804%)  route 3.833ns (91.196%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.240ns = ( 17.760 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.123    -0.320 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           1.093     0.772    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X29Y229        LUT6 (Prop_lut6_I1_O)        0.043     0.815 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.834     1.649    twin_controller_inst/virtual_seg_OBUF[10]
    SLICE_X35Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.131    17.760    twin_controller_inst/clk_out1
    SLICE_X35Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][3]/C
                         clock pessimism             -0.598    17.163    
                         clock uncertainty           -0.225    16.937    
    SLICE_X35Y228        FDCE (Setup_fdce_C_D)       -0.019    16.918    twin_controller_inst/status_buffer_reg[1][3]
  -------------------------------------------------------------------
                         required time                         16.918    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 15.269    

Slack (MET) :             15.296ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.469ns (11.201%)  route 3.718ns (88.799%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 17.761 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806     0.492    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I5_O)        0.136     0.628 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.006     1.634    twin_controller_inst/virtual_seg_OBUF[0]
    SLICE_X26Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.132    17.761    twin_controller_inst/clk_out1
    SLICE_X26Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][0]/C
                         clock pessimism             -0.598    17.164    
                         clock uncertainty           -0.225    16.938    
    SLICE_X26Y227        FDCE (Setup_fdce_C_D)       -0.009    16.929    twin_controller_inst/status_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         16.929    
                         arrival time                          -1.634    
  -------------------------------------------------------------------
                         slack                                 15.296    

Slack (MET) :             15.362ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.469ns (11.408%)  route 3.642ns (88.592%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 17.764 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.939     0.624    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I1_O)        0.136     0.760 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.797     1.558    twin_controller_inst/virtual_seg_OBUF[3]
    SLICE_X27Y229        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.135    17.764    twin_controller_inst/clk_out1
    SLICE_X27Y229        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][3]/C
                         clock pessimism             -0.598    17.167    
                         clock uncertainty           -0.225    16.941    
    SLICE_X27Y229        FDCE (Setup_fdce_C_D)       -0.022    16.919    twin_controller_inst/status_buffer_reg[0][3]
  -------------------------------------------------------------------
                         required time                         16.919    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 15.362    

Slack (MET) :             15.384ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.370ns (9.024%)  route 3.730ns (90.976%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 17.761 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.831    -0.519    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y224        LUT3 (Prop_lut3_I1_O)        0.123    -0.396 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           1.214     0.819    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X27Y227        LUT6 (Prop_lut6_I0_O)        0.043     0.862 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_1/O
                         net (fo=2, routed)           0.685     1.547    twin_controller_inst/virtual_seg_OBUF[15]
    SLICE_X26Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.132    17.761    twin_controller_inst/clk_out1
    SLICE_X26Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[2][0]/C
                         clock pessimism             -0.598    17.164    
                         clock uncertainty           -0.225    16.938    
    SLICE_X26Y227        FDCE (Setup_fdce_C_D)       -0.008    16.930    twin_controller_inst/status_buffer_reg[2][0]
  -------------------------------------------------------------------
                         required time                         16.930    
                         arrival time                          -1.547    
  -------------------------------------------------------------------
                         slack                                 15.384    

Slack (MET) :             15.402ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.469ns (11.497%)  route 3.610ns (88.503%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.239ns = ( 17.761 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.690     0.376    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X27Y228        LUT6 (Prop_lut6_I5_O)        0.136     0.512 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.014     1.526    twin_controller_inst/virtual_seg_OBUF[1]
    SLICE_X26Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.132    17.761    twin_controller_inst/clk_out1
    SLICE_X26Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[0][1]/C
                         clock pessimism             -0.598    17.164    
                         clock uncertainty           -0.225    16.938    
    SLICE_X26Y227        FDCE (Setup_fdce_C_D)       -0.010    16.928    twin_controller_inst/status_buffer_reg[0][1]
  -------------------------------------------------------------------
                         required time                         16.928    
                         arrival time                          -1.526    
  -------------------------------------------------------------------
                         slack                                 15.402    

Slack (MET) :             15.501ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.327ns (8.237%)  route 3.643ns (91.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 17.759 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 f  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.748    -0.602    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X0Y175         LUT1 (Prop_lut1_I0_O)        0.123    -0.479 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[39]_inst_i_1/O
                         net (fo=5, routed)           1.895     1.417    twin_controller_inst/virtual_seg_OBUF[8]
    SLICE_X26Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.130    17.759    twin_controller_inst/clk_out1
    SLICE_X26Y225        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][1]/C
                         clock pessimism             -0.598    17.162    
                         clock uncertainty           -0.225    16.936    
    SLICE_X26Y225        FDCE (Setup_fdce_C_D)       -0.019    16.917    twin_controller_inst/status_buffer_reg[1][1]
  -------------------------------------------------------------------
                         required time                         16.917    
                         arrival time                          -1.417    
  -------------------------------------------------------------------
                         slack                                 15.501    

Slack (MET) :             15.555ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[1][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_pll rise@20.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 0.370ns (9.427%)  route 3.555ns (90.573%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.241ns = ( 17.759 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.553ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.123    -0.320 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.909     0.589    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X27Y227        LUT6 (Prop_lut6_I0_O)        0.043     0.632 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.739     1.371    twin_controller_inst/virtual_seg_OBUF[12]
    SLICE_X32Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.130    17.759    twin_controller_inst/clk_out1
    SLICE_X32Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[1][5]/C
                         clock pessimism             -0.598    17.162    
                         clock uncertainty           -0.225    16.936    
    SLICE_X32Y227        FDCE (Setup_fdce_C_D)       -0.010    16.926    twin_controller_inst/status_buffer_reg[1][5]
  -------------------------------------------------------------------
                         required time                         16.926    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                 15.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.100ns (14.992%)  route 0.567ns (85.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.558    -0.475    student_top_inst/bridge_inst/clk_out2
    SLICE_X34Y222        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y222        FDRE (Prop_fdre_C_Q)         0.100    -0.375 r  student_top_inst/bridge_inst/LED_reg[10]/Q
                         net (fo=1, routed)           0.567     0.192    twin_controller_inst/virtual_led_OBUF[10]
    SLICE_X37Y222        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.759    -0.684    twin_controller_inst/clk_out1
    SLICE_X37Y222        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][2]/C
                         clock pessimism              0.484    -0.201    
                         clock uncertainty            0.225     0.025    
    SLICE_X37Y222        FDCE (Hold_fdce_C_D)         0.041     0.066    twin_controller_inst/status_buffer_reg[15][2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.100ns (14.832%)  route 0.574ns (85.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.553    -0.480    student_top_inst/bridge_inst/clk_out2
    SLICE_X37Y225        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.380 r  student_top_inst/bridge_inst/LED_reg[1]/Q
                         net (fo=1, routed)           0.574     0.195    twin_controller_inst/virtual_led_OBUF[1]
    SLICE_X37Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.757    -0.686    twin_controller_inst/clk_out1
    SLICE_X37Y226        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][1]/C
                         clock pessimism              0.484    -0.203    
                         clock uncertainty            0.225     0.023    
    SLICE_X37Y226        FDCE (Hold_fdce_C_D)         0.041     0.064    twin_controller_inst/status_buffer_reg[14][1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.100ns (14.664%)  route 0.582ns (85.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.562    -0.471    student_top_inst/bridge_inst/clk_out2
    SLICE_X27Y221        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  student_top_inst/bridge_inst/LED_reg[3]/Q
                         net (fo=1, routed)           0.582     0.211    twin_controller_inst/virtual_led_OBUF[3]
    SLICE_X28Y221        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.764    -0.679    twin_controller_inst/clk_out1
    SLICE_X28Y221        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][3]/C
                         clock pessimism              0.484    -0.196    
                         clock uncertainty            0.225     0.030    
    SLICE_X28Y221        FDCE (Hold_fdce_C_D)         0.040     0.070    twin_controller_inst/status_buffer_reg[14][3]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[14][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.100ns (14.581%)  route 0.586ns (85.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.561    -0.472    student_top_inst/bridge_inst/clk_out2
    SLICE_X30Y229        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  student_top_inst/bridge_inst/LED_reg[4]/Q
                         net (fo=1, routed)           0.586     0.214    twin_controller_inst/virtual_led_OBUF[4]
    SLICE_X30Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.764    -0.679    twin_controller_inst/clk_out1
    SLICE_X30Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[14][4]/C
                         clock pessimism              0.484    -0.196    
                         clock uncertainty            0.225     0.030    
    SLICE_X30Y228        FDCE (Hold_fdce_C_D)         0.041     0.071    twin_controller_inst/status_buffer_reg[14][4]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.642%)  route 0.583ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.555    -0.478    student_top_inst/bridge_inst/clk_out2
    SLICE_X36Y227        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y227        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  student_top_inst/bridge_inst/LED_reg[17]/Q
                         net (fo=1, routed)           0.583     0.205    twin_controller_inst/virtual_led_OBUF[17]
    SLICE_X35Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.761    -0.682    twin_controller_inst/clk_out1
    SLICE_X35Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][1]/C
                         clock pessimism              0.484    -0.199    
                         clock uncertainty            0.225     0.027    
    SLICE_X35Y227        FDCE (Hold_fdce_C_D)         0.033     0.060    twin_controller_inst/status_buffer_reg[16][1]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.205    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.100ns (14.534%)  route 0.588ns (85.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.683ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.557    -0.476    student_top_inst/bridge_inst/clk_out2
    SLICE_X37Y220        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y220        FDRE (Prop_fdre_C_Q)         0.100    -0.376 r  student_top_inst/bridge_inst/LED_reg[11]/Q
                         net (fo=1, routed)           0.588     0.212    twin_controller_inst/virtual_led_OBUF[11]
    SLICE_X37Y221        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.760    -0.683    twin_controller_inst/clk_out1
    SLICE_X37Y221        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][3]/C
                         clock pessimism              0.484    -0.200    
                         clock uncertainty            0.225     0.026    
    SLICE_X37Y221        FDCE (Hold_fdce_C_D)         0.040     0.066    twin_controller_inst/status_buffer_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.212    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.413%)  route 0.594ns (85.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.561    -0.472    student_top_inst/bridge_inst/clk_out2
    SLICE_X30Y229        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.372 r  student_top_inst/bridge_inst/LED_reg[12]/Q
                         net (fo=1, routed)           0.594     0.222    twin_controller_inst/virtual_led_OBUF[12]
    SLICE_X30Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.764    -0.679    twin_controller_inst/clk_out1
    SLICE_X30Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][4]/C
                         clock pessimism              0.484    -0.196    
                         clock uncertainty            0.225     0.030    
    SLICE_X30Y228        FDCE (Hold_fdce_C_D)         0.043     0.073    twin_controller_inst/status_buffer_reg[15][4]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.411%)  route 0.594ns (85.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.560    -0.473    student_top_inst/bridge_inst/clk_out2
    SLICE_X26Y223        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y223        FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  student_top_inst/bridge_inst/LED_reg[23]/Q
                         net (fo=1, routed)           0.594     0.221    twin_controller_inst/virtual_led_OBUF[23]
    SLICE_X25Y223        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.762    -0.681    twin_controller_inst/clk_out1
    SLICE_X25Y223        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][7]/C
                         clock pessimism              0.484    -0.198    
                         clock uncertainty            0.225     0.028    
    SLICE_X25Y223        FDCE (Hold_fdce_C_D)         0.043     0.071    twin_controller_inst/status_buffer_reg[16][7]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[15][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.100ns (14.440%)  route 0.593ns (85.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.562    -0.471    student_top_inst/bridge_inst/clk_out2
    SLICE_X27Y228        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y228        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  student_top_inst/bridge_inst/LED_reg[8]/Q
                         net (fo=1, routed)           0.593     0.222    twin_controller_inst/virtual_led_OBUF[8]
    SLICE_X28Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.764    -0.679    twin_controller_inst/clk_out1
    SLICE_X28Y228        FDCE                                         r  twin_controller_inst/status_buffer_reg[15][0]/C
                         clock pessimism              0.484    -0.196    
                         clock uncertainty            0.225     0.030    
    SLICE_X28Y228        FDCE (Hold_fdce_C_D)         0.038     0.068    twin_controller_inst/status_buffer_reg[15][0]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/LED_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            twin_controller_inst/status_buffer_reg[16][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll rise@0.000ns - clk_out2_pll rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.100ns (14.441%)  route 0.592ns (85.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.555    -0.478    student_top_inst/bridge_inst/clk_out2
    SLICE_X36Y227        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y227        FDRE (Prop_fdre_C_Q)         0.100    -0.378 r  student_top_inst/bridge_inst/LED_reg[20]/Q
                         net (fo=1, routed)           0.592     0.215    twin_controller_inst/virtual_led_OBUF[20]
    SLICE_X35Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.761    -0.682    twin_controller_inst/clk_out1
    SLICE_X35Y227        FDCE                                         r  twin_controller_inst/status_buffer_reg[16][4]/C
                         clock pessimism              0.484    -0.199    
                         clock uncertainty            0.225     0.027    
    SLICE_X35Y227        FDCE (Hold_fdce_C_D)         0.033     0.060    twin_controller_inst/status_buffer_reg[16][4]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll
  To Clock:  clk_out2_pll

Setup :            0  Failing Endpoints,  Worst Slack       12.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.579ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.580ns (8.946%)  route 5.903ns (91.054%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.226ns = ( 17.774 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.457     0.617    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y221        LUT6 (Prop_lut6_I3_O)        0.043     0.660 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.442     1.101    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81_n_0
    SLICE_X48Y221        LUT5 (Prop_lut5_I4_O)        0.043     1.144 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_26/O
                         net (fo=1024, routed)        2.776     3.920    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_22_22/D
    SLICE_X142Y215       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.145    17.774    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_22_22/WCLK
    SLICE_X142Y215       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_22_22/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.177    
                         clock uncertainty           -0.225    16.951    
    SLICE_X142Y215       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.499    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45568_45823_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.499    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 12.579    

Slack (MET) :             12.632ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 0.481ns (7.333%)  route 6.078ns (92.667%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.095ns = ( 17.905 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.273    -2.560    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y217        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y217        FDRE (Prop_fdre_C_Q)         0.223    -2.337 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/Q
                         net (fo=2, routed)           0.658    -1.679    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[13]
    SLICE_X30Y217        LUT6 (Prop_lut6_I0_O)        0.043    -1.636 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_74/O
                         net (fo=1, routed)           0.361    -1.275    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_7_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.232 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354    -0.878    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043    -0.835 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439    -0.396    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043    -0.353 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     0.068    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     0.111 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275     1.386    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043     1.429 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.570     3.999    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/D
    SLICE_X122Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.276    17.905    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/WCLK
    SLICE_X122Y295       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.308    
                         clock uncertainty           -0.225    17.082    
    SLICE_X122Y295       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.630    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47104_47359_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.630    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                 12.632    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.481ns (7.335%)  route 6.076ns (92.665%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 17.904 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.560ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.273    -2.560    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y217        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y217        FDRE (Prop_fdre_C_Q)         0.223    -2.337 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[13]/Q
                         net (fo=2, routed)           0.658    -1.679    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[13]
    SLICE_X30Y217        LUT6 (Prop_lut6_I0_O)        0.043    -1.636 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/regs_reg_r1_0_31_12_17_i_74/O
                         net (fo=1, routed)           0.361    -1.275    student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_7_0
    SLICE_X30Y219        LUT6 (Prop_lut6_I2_O)        0.043    -1.232 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/regs_reg_r1_0_31_12_17_i_32/O
                         net (fo=4, routed)           0.354    -0.878    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[13]
    SLICE_X27Y219        LUT6 (Prop_lut6_I3_O)        0.043    -0.835 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2/O
                         net (fo=6, routed)           0.439    -0.396    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[13]_i_2_0
    SLICE_X33Y217        LUT2 (Prop_lut2_I1_O)        0.043    -0.353 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_97/O
                         net (fo=2, routed)           0.421     0.068    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[13]
    SLICE_X37Y219        LUT6 (Prop_lut6_I3_O)        0.043     0.111 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64/O
                         net (fo=1, routed)           1.275     1.386    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_64_n_0
    SLICE_X68Y244        LUT5 (Prop_lut5_I4_O)        0.043     1.429 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_19/O
                         net (fo=1024, routed)        2.568     3.997    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/D
    SLICE_X122Y293       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.275    17.904    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/WCLK
    SLICE_X122Y293       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.307    
                         clock uncertainty           -0.225    17.081    
    SLICE_X122Y293       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.629    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_45312_45567_29_29/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.629    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                 12.633    

Slack (MET) :             12.641ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.509ns  (logic 0.545ns (8.372%)  route 5.964ns (91.628%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 17.955 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.468     0.628    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y213        LUT3 (Prop_lut3_I0_O)        0.051     0.679 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_42/O
                         net (fo=1024, routed)        3.267     3.946    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_6_6/D
    SLICE_X54Y331        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.326    17.955    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_6_6/WCLK
    SLICE_X54Y331        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.358    
                         clock uncertainty           -0.225    17.132    
    SLICE_X54Y331        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.587    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46080_46335_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.587    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                 12.641    

Slack (MET) :             12.651ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 0.545ns (8.386%)  route 5.954ns (91.614%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.468     0.628    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y213        LUT3 (Prop_lut3_I0_O)        0.051     0.679 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_42/O
                         net (fo=1024, routed)        3.257     3.936    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_6_6/D
    SLICE_X62Y331        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.325    17.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_6_6/WCLK
    SLICE_X62Y331        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.357    
                         clock uncertainty           -0.225    17.131    
    SLICE_X62Y331        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.586    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_64512_64767_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                 12.651    

Slack (MET) :             12.669ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 0.580ns (9.082%)  route 5.806ns (90.918%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.234ns = ( 17.766 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.457     0.617    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y221        LUT6 (Prop_lut6_I3_O)        0.043     0.660 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.442     1.101    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81_n_0
    SLICE_X48Y221        LUT5 (Prop_lut5_I4_O)        0.043     1.144 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_26/O
                         net (fo=1024, routed)        2.679     3.823    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_22_22/D
    SLICE_X142Y226       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.137    17.766    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_22_22/WCLK
    SLICE_X142Y226       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_22_22/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.169    
                         clock uncertainty           -0.225    16.943    
    SLICE_X142Y226       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.491    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_63488_63743_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.491    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                 12.669    

Slack (MET) :             12.671ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.389ns  (logic 0.580ns (9.078%)  route 5.809ns (90.922%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.228ns = ( 17.772 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.457     0.617    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y221        LUT6 (Prop_lut6_I3_O)        0.043     0.660 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.442     1.101    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81_n_0
    SLICE_X48Y221        LUT5 (Prop_lut5_I4_O)        0.043     1.144 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_26/O
                         net (fo=1024, routed)        2.682     3.826    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_22_22/D
    SLICE_X142Y217       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.143    17.772    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_22_22/WCLK
    SLICE_X142Y217       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_22_22/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.175    
                         clock uncertainty           -0.225    16.949    
    SLICE_X142Y217       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.497    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_48896_49151_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.497    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                 12.671    

Slack (MET) :             12.696ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.454ns  (logic 0.545ns (8.444%)  route 5.909ns (91.556%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.046ns = ( 17.954 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.468     0.628    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y213        LUT3 (Prop_lut3_I0_O)        0.051     0.679 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_42/O
                         net (fo=1024, routed)        3.212     3.891    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_6_6/D
    SLICE_X58Y329        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.325    17.954    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_6_6/WCLK
    SLICE_X58Y329        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.357    
                         clock uncertainty           -0.225    17.131    
    SLICE_X58Y329        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.586    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_47616_47871_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.586    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                 12.696    

Slack (MET) :             12.705ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_6_6/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.446ns  (logic 0.545ns (8.454%)  route 5.901ns (91.546%))
  Logic Levels:           5  (LUT3=2 LUT6=3)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.044ns = ( 17.956 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.468     0.628    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y213        LUT3 (Prop_lut3_I0_O)        0.051     0.679 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_42/O
                         net (fo=1024, routed)        3.204     3.883    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_6_6/D
    SLICE_X58Y332        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.327    17.956    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_6_6/WCLK
    SLICE_X58Y332        RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.359    
                         clock uncertainty           -0.225    17.133    
    SLICE_X58Y332        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.545    16.588    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_46592_46847_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.588    
                         arrival time                          -3.883    
  -------------------------------------------------------------------
                         slack                                 12.705    

Slack (MET) :             12.706ns  (required time - arrival time)
  Source:                 twin_controller_inst/sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_22_22/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_pll rise@20.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.580ns (9.132%)  route 5.772ns (90.868%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 17.769 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.563ns
    Clock Pessimism Removal (CPR):    -0.598ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.270    -2.563    twin_controller_inst/clk_out1
    SLICE_X31Y229        FDCE                                         r  twin_controller_inst/sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y229        FDCE (Prop_fdce_C_Q)         0.223    -2.340 r  twin_controller_inst/sw_reg[6]/Q
                         net (fo=3, routed)           0.681    -1.660    twin_controller_inst/virtual_sw[6]
    SLICE_X30Y227        LUT3 (Prop_lut3_I2_O)        0.049    -1.611 r  twin_controller_inst/seg_wdata[6]_i_7/O
                         net (fo=1, routed)           0.585    -1.026    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2_2
    SLICE_X30Y224        LUT6 (Prop_lut6_I5_O)        0.136    -0.890 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5/O
                         net (fo=1, routed)           0.617    -0.273    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_5_n_0
    SLICE_X35Y215        LUT6 (Prop_lut6_I4_O)        0.043    -0.230 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[6]_i_2/O
                         net (fo=7, routed)           0.347     0.117    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[6]
    SLICE_X37Y215        LUT6 (Prop_lut6_I5_O)        0.043     0.160 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_61/O
                         net (fo=6, routed)           0.457     0.617    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_wdata[6]
    SLICE_X36Y221        LUT6 (Prop_lut6_I3_O)        0.043     0.660 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81/O
                         net (fo=1, routed)           0.442     1.101    student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_81_n_0
    SLICE_X48Y221        LUT5 (Prop_lut5_I4_O)        0.043     1.144 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/Mem_DRAM_i_26/O
                         net (fo=1024, routed)        2.644     3.788    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_22_22/D
    SLICE_X134Y229       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_22_22/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                     20.000    20.000 r  
    AD12                                              0.000    20.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    20.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    20.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001    21.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.261    14.543 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.003    16.546    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.629 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.140    17.769    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_22_22/WCLK
    SLICE_X134Y229       RAMS64E                                      r  student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_22_22/RAMS64E_A/CLK
                         clock pessimism             -0.598    17.172    
                         clock uncertainty           -0.225    16.946    
    SLICE_X134Y229       RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.452    16.494    student_top_inst/bridge_inst/dram_driver_inst/Mem_DRAM/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_55552_55807_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.494    
                         arrival time                          -3.788    
  -------------------------------------------------------------------
                         slack                                 12.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.184ns (25.379%)  route 0.541ns (74.621%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y215        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y215        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.276    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[7]
    SLICE_X30Y215        LUT6 (Prop_lut6_I0_O)        0.028    -0.248 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[7]_i_4/O
                         net (fo=2, routed)           0.101    -0.147    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[7]_0
    SLICE_X33Y215        LUT6 (Prop_lut6_I2_O)        0.028    -0.119 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[7]_i_2/O
                         net (fo=3, routed)           0.159     0.040    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[7]
    SLICE_X32Y218        LUT5 (Prop_lut5_I0_O)        0.028     0.068 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[7]_i_1/O
                         net (fo=3, routed)           0.190     0.258    student_top_inst/bridge_inst/seg_wdata_reg[7]_1
    SLICE_X28Y220        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.765    -0.678    student_top_inst/bridge_inst/clk_out2
    SLICE_X28Y220        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[7]/C
                         clock pessimism              0.484    -0.195    
                         clock uncertainty            0.225     0.031    
    SLICE_X28Y220        FDRE (Hold_fdre_C_D)         0.038     0.069    student_top_inst/bridge_inst/seg_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.258    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.184ns (24.879%)  route 0.556ns (75.121%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y215        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y215        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.276    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[7]
    SLICE_X30Y215        LUT6 (Prop_lut6_I0_O)        0.028    -0.248 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[7]_i_4/O
                         net (fo=2, routed)           0.101    -0.147    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[7]_0
    SLICE_X33Y215        LUT6 (Prop_lut6_I2_O)        0.028    -0.119 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[7]_i_2/O
                         net (fo=3, routed)           0.159     0.040    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[7]
    SLICE_X32Y218        LUT5 (Prop_lut5_I0_O)        0.028     0.068 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[7]_i_1/O
                         net (fo=3, routed)           0.205     0.273    student_top_inst/bridge_inst/seg_wdata_reg[7]_1
    SLICE_X24Y217        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.769    -0.674    student_top_inst/bridge_inst/clk_out2
    SLICE_X24Y217        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]_lopt_replica/C
                         clock pessimism              0.484    -0.191    
                         clock uncertainty            0.225     0.035    
    SLICE_X24Y217        FDRE (Hold_fdre_C_D)         0.038     0.073    student_top_inst/bridge_inst/LED_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/LED_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.184ns (24.648%)  route 0.562ns (75.352%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y215        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y215        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[7]/Q
                         net (fo=2, routed)           0.091    -0.276    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[7]
    SLICE_X30Y215        LUT6 (Prop_lut6_I0_O)        0.028    -0.248 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[7]_i_4/O
                         net (fo=2, routed)           0.101    -0.147    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[7]_0
    SLICE_X33Y215        LUT6 (Prop_lut6_I2_O)        0.028    -0.119 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[7]_i_2/O
                         net (fo=3, routed)           0.159     0.040    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[7]
    SLICE_X32Y218        LUT5 (Prop_lut5_I0_O)        0.028     0.068 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[7]_i_1/O
                         net (fo=3, routed)           0.212     0.280    student_top_inst/bridge_inst/seg_wdata_reg[7]_1
    SLICE_X25Y221        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.765    -0.678    student_top_inst/bridge_inst/clk_out2
    SLICE_X25Y221        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[7]/C
                         clock pessimism              0.484    -0.195    
                         clock uncertainty            0.225     0.031    
    SLICE_X25Y221        FDRE (Hold_fdre_C_D)         0.043     0.074    student_top_inst/bridge_inst/LED_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.184ns (22.223%)  route 0.644ns (77.777%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[2]/Q
                         net (fo=2, routed)           0.126    -0.241    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[2]
    SLICE_X29Y214        LUT6 (Prop_lut6_I0_O)        0.028    -0.213 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[2]_i_4/O
                         net (fo=1, routed)           0.182    -0.031    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[2]
    SLICE_X29Y214        LUT6 (Prop_lut6_I2_O)        0.028    -0.003 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[2]_i_2/O
                         net (fo=6, routed)           0.183     0.180    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[2]
    SLICE_X29Y221        LUT5 (Prop_lut5_I0_O)        0.028     0.208 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[2]_i_1/O
                         net (fo=3, routed)           0.153     0.361    student_top_inst/bridge_inst/seg_wdata_reg[2]_1
    SLICE_X32Y223        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.759    -0.684    student_top_inst/bridge_inst/clk_out2
    SLICE_X32Y223        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[2]/C
                         clock pessimism              0.484    -0.201    
                         clock uncertainty            0.225     0.025    
    SLICE_X32Y223        FDRE (Hold_fdre_C_D)         0.041     0.066    student_top_inst/bridge_inst/seg_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.184ns (21.290%)  route 0.680ns (78.710%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.563    -0.470    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y218        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y218        FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/Q
                         net (fo=3, routed)           0.148    -0.222    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[17]
    SLICE_X35Y217        LUT6 (Prop_lut6_I0_O)        0.028    -0.194 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[17]_i_8/O
                         net (fo=1, routed)           0.075    -0.119    student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[17]_i_8_n_0
    SLICE_X35Y217        LUT6 (Prop_lut6_I1_O)        0.028    -0.091 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[17]_i_5/O
                         net (fo=1, routed)           0.170     0.080    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[17]_0
    SLICE_X36Y217        LUT6 (Prop_lut6_I5_O)        0.028     0.108 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[17]_i_1/O
                         net (fo=6, routed)           0.287     0.395    student_top_inst/bridge_inst/D[1]
    SLICE_X34Y224        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.758    -0.685    student_top_inst/bridge_inst/clk_out2
    SLICE_X34Y224        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[17]/C
                         clock pessimism              0.484    -0.202    
                         clock uncertainty            0.225     0.024    
    SLICE_X34Y224        FDRE (Hold_fdre_C_D)         0.040     0.064    student_top_inst/bridge_inst/seg_wdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 twin_controller_inst/sw_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.184ns (20.924%)  route 0.695ns (79.076%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.558    -0.475    twin_controller_inst/clk_out1
    SLICE_X32Y222        FDCE                                         r  twin_controller_inst/sw_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y222        FDCE (Prop_fdce_C_Q)         0.100    -0.375 r  twin_controller_inst/sw_reg[27]/Q
                         net (fo=3, routed)           0.071    -0.303    student_top_inst/Core_cpu/u_id_ex/inst_ff/virtual_sw[21]
    SLICE_X33Y222        LUT6 (Prop_lut6_I2_O)        0.028    -0.275 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[27]_i_4/O
                         net (fo=2, routed)           0.220    -0.055    student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata_reg[27]
    SLICE_X32Y219        LUT6 (Prop_lut6_I3_O)        0.028    -0.027 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[27]_i_3/O
                         net (fo=7, routed)           0.205     0.178    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[31]_0[10]
    SLICE_X34Y217        LUT6 (Prop_lut6_I1_O)        0.028     0.206 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[27]_i_1/O
                         net (fo=3, routed)           0.199     0.405    student_top_inst/bridge_inst/seg_wdata_reg[27]_1
    SLICE_X32Y221        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.762    -0.681    student_top_inst/bridge_inst/clk_out2
    SLICE_X32Y221        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[27]/C
                         clock pessimism              0.484    -0.198    
                         clock uncertainty            0.225     0.028    
    SLICE_X32Y221        FDRE (Hold_fdre_C_D)         0.041     0.069    student_top_inst/bridge_inst/seg_wdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/seg_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.184ns (20.866%)  route 0.698ns (79.134%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.294    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[1]
    SLICE_X30Y214        LUT6 (Prop_lut6_I0_O)        0.028    -0.266 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[1]_i_5/O
                         net (fo=1, routed)           0.169    -0.097    student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[1]_i_5_n_0
    SLICE_X30Y215        LUT6 (Prop_lut6_I5_O)        0.028    -0.069 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[1]_i_2/O
                         net (fo=4, routed)           0.252     0.183    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[31]_0[0]
    SLICE_X32Y220        LUT5 (Prop_lut5_I4_O)        0.028     0.211 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[1]_i_1/O
                         net (fo=3, routed)           0.204     0.415    student_top_inst/bridge_inst/seg_wdata_reg[1]_1
    SLICE_X32Y223        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.759    -0.684    student_top_inst/bridge_inst/clk_out2
    SLICE_X32Y223        FDRE                                         r  student_top_inst/bridge_inst/seg_wdata_reg[1]/C
                         clock pessimism              0.484    -0.201    
                         clock uncertainty            0.225     0.025    
    SLICE_X32Y223        FDRE (Hold_fdre_C_D)         0.038     0.063    student_top_inst/bridge_inst/seg_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.063    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/LED_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.184ns (20.108%)  route 0.731ns (79.892%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.684ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.563    -0.470    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y218        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y218        FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[17]/Q
                         net (fo=3, routed)           0.148    -0.222    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[17]
    SLICE_X35Y217        LUT6 (Prop_lut6_I0_O)        0.028    -0.194 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[17]_i_8/O
                         net (fo=1, routed)           0.075    -0.119    student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[17]_i_8_n_0
    SLICE_X35Y217        LUT6 (Prop_lut6_I1_O)        0.028    -0.091 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[17]_i_5/O
                         net (fo=1, routed)           0.170     0.080    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[17]_0
    SLICE_X36Y217        LUT6 (Prop_lut6_I5_O)        0.028     0.108 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[17]_i_1/O
                         net (fo=6, routed)           0.338     0.445    student_top_inst/bridge_inst/D[1]
    SLICE_X36Y227        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.759    -0.684    student_top_inst/bridge_inst/clk_out2
    SLICE_X36Y227        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[17]/C
                         clock pessimism              0.484    -0.201    
                         clock uncertainty            0.225     0.025    
    SLICE_X36Y227        FDRE (Hold_fdre_C_D)         0.040     0.065    student_top_inst/bridge_inst/LED_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.445    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/LED_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.184ns (20.148%)  route 0.729ns (79.852%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y214        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y214        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[1]/Q
                         net (fo=3, routed)           0.073    -0.294    student_top_inst/Core_cpu/u_id_ex/op1_ff/cnt_rdata[1]
    SLICE_X30Y214        LUT6 (Prop_lut6_I0_O)        0.028    -0.266 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[1]_i_5/O
                         net (fo=1, routed)           0.169    -0.097    student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[1]_i_5_n_0
    SLICE_X30Y215        LUT6 (Prop_lut6_I5_O)        0.028    -0.069 r  student_top_inst/Core_cpu/u_id_ex/op1_ff/seg_wdata[1]_i_2/O
                         net (fo=4, routed)           0.252     0.183    student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata_reg[31]_0[0]
    SLICE_X32Y220        LUT5 (Prop_lut5_I4_O)        0.028     0.211 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[1]_i_1/O
                         net (fo=3, routed)           0.236     0.447    student_top_inst/bridge_inst/seg_wdata_reg[1]_1
    SLICE_X26Y226        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.762    -0.681    student_top_inst/bridge_inst/clk_out2
    SLICE_X26Y226        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[1]_lopt_replica/C
                         clock pessimism              0.484    -0.198    
                         clock uncertainty            0.225     0.028    
    SLICE_X26Y226        FDRE (Hold_fdre_C_D)         0.038     0.066    student_top_inst/bridge_inst/LED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            student_top_inst/bridge_inst/LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_pll rise@0.000ns - clk_out1_pll rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.156ns (16.810%)  route 0.772ns (83.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.566    -0.467    student_top_inst/bridge_inst/counter_inst/clk_out1
    SLICE_X31Y215        FDRE                                         r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y215        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/counter_inst/cnt_ms_reg[4]/Q
                         net (fo=3, routed)           0.280    -0.086    student_top_inst/Core_cpu/u_id_ex/inst_ff/cnt_rdata[0]
    SLICE_X30Y216        LUT6 (Prop_lut6_I4_O)        0.028    -0.058 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[4]_i_2/O
                         net (fo=2, routed)           0.215     0.157    student_top_inst/Core_cpu/u_id_ex/inst_ff/perip_rdata[4]
    SLICE_X30Y220        LUT5 (Prop_lut5_I4_O)        0.028     0.185 r  student_top_inst/Core_cpu/u_id_ex/inst_ff/seg_wdata[4]_i_1/O
                         net (fo=3, routed)           0.277     0.461    student_top_inst/bridge_inst/seg_wdata_reg[4]_1
    SLICE_X30Y229        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.765    -0.678    student_top_inst/bridge_inst/clk_out2
    SLICE_X30Y229        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[4]/C
                         clock pessimism              0.484    -0.195    
                         clock uncertainty            0.225     0.031    
    SLICE_X30Y229        FDRE (Hold_fdre_C_D)         0.041     0.072    student_top_inst/bridge_inst/LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.390    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.464ns  (logic 3.539ns (54.751%)  route 2.925ns (45.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.282    -2.551    uart_inst/clk_out1
    SLICE_X24Y212        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDPE (Prop_fdpe_C_Q)         0.223    -2.328 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           2.925     0.596    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         3.316     3.912 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.912    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.872ns  (logic 1.524ns (53.044%)  route 1.349ns (46.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.569    -0.464    uart_inst/clk_out1
    SLICE_X24Y212        FDPE                                         r  uart_inst/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y212        FDPE (Prop_fdpe_C_Q)         0.100    -0.364 r  uart_inst/tx_reg/Q
                         net (fo=1, routed)           1.349     0.985    o_uart_tx_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.424     2.409 r  o_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.409    o_uart_tx
    D17                                                               r  o_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_pll
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.728ns  (logic 2.884ns (26.887%)  route 7.843ns (73.113%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.467    -0.882    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X32Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.753 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           1.006     0.253    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_0
    SLICE_X34Y221        LUT6 (Prop_lut6_I3_O)        0.136     0.389 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[34]_inst_i_1/O
                         net (fo=2, routed)           5.370     5.759    virtual_seg_OBUF[34]
    AG30                 OBUF (Prop_obuf_I_O)         2.415     8.174 r  virtual_seg_OBUF[34]_inst/O
                         net (fo=0)                   0.000     8.174    virtual_seg[34]
    AG30                                                              r  virtual_seg[34] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.701ns  (logic 2.773ns (25.913%)  route 7.928ns (74.087%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.467    -0.882    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X32Y223        LUT3 (Prop_lut3_I1_O)        0.123    -0.759 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.835     0.076    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X25Y219        LUT6 (Prop_lut6_I4_O)        0.043     0.119 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[25]_inst_i_1/O
                         net (fo=2, routed)           5.625     5.744    virtual_seg_OBUF[25]
    AH27                 OBUF (Prop_obuf_I_O)         2.403     8.147 r  virtual_seg_OBUF[25]_inst/O
                         net (fo=0)                   0.000     8.147    virtual_seg[25]
    AH27                                                              r  virtual_seg[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.633ns  (logic 2.848ns (26.786%)  route 7.785ns (73.214%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.689     0.375    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X27Y227        LUT6 (Prop_lut6_I4_O)        0.136     0.511 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           5.189     5.700    virtual_seg_OBUF[5]
    K15                  OBUF (Prop_obuf_I_O)         2.379     8.079 r  virtual_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.079    virtual_seg[5]
    K15                                                               r  virtual_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.487ns  (logic 2.755ns (26.266%)  route 7.733ns (73.734%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.831    -0.519    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y224        LUT3 (Prop_lut3_I1_O)        0.123    -0.396 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2/O
                         net (fo=7, routed)           0.999     0.603    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_2_n_0
    SLICE_X29Y229        LUT6 (Prop_lut6_I0_O)        0.043     0.646 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           4.903     5.549    virtual_seg_OBUF[10]
    J13                  OBUF (Prop_obuf_I_O)         2.385     7.934 r  virtual_seg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.934    virtual_seg[10]
    J13                                                               r  virtual_seg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.320ns  (logic 2.844ns (27.562%)  route 7.475ns (72.438%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.806     0.492    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I5_O)        0.136     0.628 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.764     5.391    virtual_seg_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         2.375     7.767 r  virtual_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.767    virtual_seg[0]
    K14                                                               r  virtual_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.277ns  (logic 2.900ns (28.213%)  route 7.378ns (71.787%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.467    -0.882    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X32Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.753 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4/O
                         net (fo=7, routed)           1.070     0.317    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[36]_inst_i_4_n_0
    SLICE_X34Y222        LUT6 (Prop_lut6_I4_O)        0.136     0.453 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[35]_inst_i_1/O
                         net (fo=2, routed)           4.841     5.294    virtual_seg_OBUF[35]
    AK30                 OBUF (Prop_obuf_I_O)         2.431     7.724 r  virtual_seg_OBUF[35]_inst/O
                         net (fo=0)                   0.000     7.724    virtual_seg[35]
    AK30                                                              r  virtual_seg[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.212ns  (logic 2.853ns (27.938%)  route 7.359ns (72.062%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.939     0.624    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I1_O)        0.136     0.760 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.514     5.274    virtual_seg_OBUF[3]
    J16                  OBUF (Prop_obuf_I_O)         2.384     7.658 r  virtual_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.658    virtual_seg[3]
    J16                                                               r  virtual_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 2.762ns (27.079%)  route 7.436ns (72.921%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.467    -0.882    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X32Y223        LUT3 (Prop_lut3_I1_O)        0.123    -0.759 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3/O
                         net (fo=7, routed)           0.956     0.196    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[26]_inst_i_3_n_0
    SLICE_X24Y219        LUT6 (Prop_lut6_I5_O)        0.043     0.239 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[21]_inst_i_1/O
                         net (fo=2, routed)           5.014     5.253    virtual_seg_OBUF[21]
    AG27                 OBUF (Prop_obuf_I_O)         2.392     7.645 r  virtual_seg_OBUF[21]_inst/O
                         net (fo=0)                   0.000     7.645    virtual_seg[21]
    AG27                                                              r  virtual_seg[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.157ns  (logic 2.850ns (28.061%)  route 7.307ns (71.939%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.129    -0.314 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.937     0.623    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X26Y229        LUT6 (Prop_lut6_I3_O)        0.136     0.759 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           4.464     5.223    virtual_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         2.381     7.604 r  virtual_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.604    virtual_seg[4]
    K16                                                               r  virtual_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_seg[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.013ns  (logic 2.779ns (27.752%)  route 7.234ns (72.248%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.098     2.004    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.058    -6.054 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.128    -3.926    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.833 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       1.280    -2.553    student_top_inst/bridge_inst/seg_driver/clk_out2
    SLICE_X29Y210        FDCE                                         r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y210        FDCE (Prop_fdce_C_Q)         0.204    -2.349 r  student_top_inst/bridge_inst/seg_driver/count_reg[4]/Q
                         net (fo=47, routed)          1.906    -0.443    student_top_inst/bridge_inst/seg_driver/Q[0]
    SLICE_X30Y223        LUT3 (Prop_lut3_I1_O)        0.123    -0.320 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4/O
                         net (fo=7, routed)           0.909     0.589    student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[16]_inst_i_4_n_0
    SLICE_X27Y227        LUT6 (Prop_lut6_I0_O)        0.043     0.632 r  student_top_inst/bridge_inst/seg_driver/virtual_seg_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           4.419     5.051    virtual_seg_OBUF[13]
    L11                  OBUF (Prop_obuf_I_O)         2.409     7.459 r  virtual_seg_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.459    virtual_seg[13]
    L11                                                               r  virtual_seg[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.455ns (69.862%)  route 0.628ns (30.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.559    -0.474    student_top_inst/bridge_inst/clk_out2
    SLICE_X24Y225        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y225        FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  student_top_inst/bridge_inst/LED_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.628     0.254    lopt_20
    B25                  OBUF (Prop_obuf_I_O)         1.355     1.610 r  virtual_led_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.610    virtual_led[28]
    B25                                                               r  virtual_led[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[26]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.455ns (68.974%)  route 0.654ns (31.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.560    -0.473    student_top_inst/bridge_inst/clk_out2
    SLICE_X26Y226        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[26]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y226        FDRE (Prop_fdre_C_Q)         0.100    -0.373 r  student_top_inst/bridge_inst/LED_reg[26]_lopt_replica/Q
                         net (fo=1, routed)           0.654     0.282    lopt_18
    B24                  OBUF (Prop_obuf_I_O)         1.355     1.637 r  virtual_led_OBUF[26]_inst/O
                         net (fo=0)                   0.000     1.637    virtual_led[26]
    B24                                                               r  virtual_led[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.452ns (68.532%)  route 0.667ns (31.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.562    -0.471    student_top_inst/bridge_inst/clk_out2
    SLICE_X25Y221        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  student_top_inst/bridge_inst/LED_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.667     0.296    lopt_5
    E28                  OBUF (Prop_obuf_I_O)         1.352     1.648 r  virtual_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.648    virtual_led[14]
    E28                                                               r  virtual_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.123ns  (logic 1.441ns (67.863%)  route 0.682ns (32.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.566    -0.467    student_top_inst/bridge_inst/clk_out2
    SLICE_X24Y217        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y217        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  student_top_inst/bridge_inst/LED_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.682     0.316    lopt_6
    G28                  OBUF (Prop_obuf_I_O)         1.341     1.656 r  virtual_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.656    virtual_led[15]
    G28                                                               r  virtual_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.466ns (68.611%)  route 0.671ns (31.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.564    -0.469    student_top_inst/bridge_inst/clk_out2
    SLICE_X25Y219        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y219        FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  student_top_inst/bridge_inst/LED_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.671     0.302    lopt_4
    C29                  OBUF (Prop_obuf_I_O)         1.366     1.668 r  virtual_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.668    virtual_led[13]
    C29                                                               r  virtual_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[20]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.420ns (66.165%)  route 0.726ns (33.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.563    -0.470    student_top_inst/bridge_inst/clk_out2
    SLICE_X25Y229        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[20]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y229        FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  student_top_inst/bridge_inst/LED_reg[20]_lopt_replica/Q
                         net (fo=1, routed)           0.726     0.357    lopt_12
    E26                  OBUF (Prop_obuf_I_O)         1.320     1.677 r  virtual_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.677    virtual_led[20]
    E26                                                               r  virtual_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.399ns (64.967%)  route 0.754ns (35.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.562    -0.471    student_top_inst/bridge_inst/clk_out2
    SLICE_X27Y228        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y228        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  student_top_inst/bridge_inst/LED_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.754     0.384    lopt_30
    G23                  OBUF (Prop_obuf_I_O)         1.299     1.683 r  virtual_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.683    virtual_led[8]
    G23                                                               r  virtual_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.452ns (67.385%)  route 0.703ns (32.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.562    -0.471    student_top_inst/bridge_inst/clk_out2
    SLICE_X24Y221        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y221        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  student_top_inst/bridge_inst/LED_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           0.703     0.332    lopt_13
    D28                  OBUF (Prop_obuf_I_O)         1.352     1.685 r  virtual_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     1.685    virtual_led[21]
    D28                                                               r  virtual_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.452ns (67.024%)  route 0.715ns (32.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.562    -0.471    student_top_inst/bridge_inst/clk_out2
    SLICE_X26Y228        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y228        FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  student_top_inst/bridge_inst/LED_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.715     0.344    lopt_3
    D26                  OBUF (Prop_obuf_I_O)         1.352     1.696 r  virtual_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.696    virtual_led[12]
    D26                                                               r  virtual_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            virtual_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.453ns (66.973%)  route 0.717ns (33.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.908    -2.017 r  pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.958    -1.059    pll_inst/inst/clk_out2_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.033 r  pll_inst/inst/clkout2_buf/O
                         net (fo=33506, routed)       0.559    -0.474    student_top_inst/bridge_inst/clk_out2
    SLICE_X24Y224        FDRE                                         r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y224        FDRE (Prop_fdre_C_Q)         0.100    -0.374 r  student_top_inst/bridge_inst/LED_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.717     0.343    lopt_2
    C25                  OBUF (Prop_obuf_I_O)         1.353     1.697 r  virtual_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.697    virtual_led[11]
    C25                                                               r  virtual_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 0.030ns (1.484%)  route 1.992ns (98.516%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll fall edge)
                                                     10.000    10.000 f  
    AD12                                              0.000    10.000 f  i_sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470    10.470 f  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554    11.024    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.524     7.500 f  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.027     8.527    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     8.557 f  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.965     9.522    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    f  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pll_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.712ns  (logic 0.083ns (2.236%)  route 3.629ns (97.764%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clkfbout_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.626    -1.745    pll_inst/inst/clkfbout_buf_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV                                    r  pll_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.930ns  (logic 1.533ns (39.008%)  route 2.397ns (60.992%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           2.397     3.930    uart_inst/i_uart_rx_IBUF
    SLICE_X24Y213        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.001     1.804    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.261    -5.457 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.003    -3.454    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -3.371 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         1.141    -2.230    uart_inst/clk_out1
    SLICE_X24Y213        FDPE                                         r  uart_inst/rx_d0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_uart_rx
                            (input port)
  Destination:            uart_inst/rx_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.458ns (25.361%)  route 1.347ns (74.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  i_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    i_uart_rx
    D18                  IBUF (Prop_ibuf_I_O)         0.458     0.458 r  i_uart_rx_IBUF_inst/O
                         net (fo=1, routed)           1.347     1.805    uart_inst/i_uart_rx_IBUF
    SLICE_X24Y213        FDPE                                         r  uart_inst/rx_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  i_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    pll_inst/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  pll_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.554     1.024    pll_inst/inst/clk_in1_pll
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -2.500 r  pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -1.473    pll_inst/inst/clk_out1_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.443 r  pll_inst/inst/clkout1_buf/O
                         net (fo=353, routed)         0.772    -0.671    uart_inst/clk_out1
    SLICE_X24Y213        FDPE                                         r  uart_inst/rx_d0_reg/C





