TOPLEVEL_LANG = verilog
VERILOG_SOURCES = cpu.v
TOPLEVEL = cpu
MODULE = cpu_test
SIM = icarus

include $(shell cocotb-config --makefiles)/Makefile.sim
