// Seed: 3725125208
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5
    , id_28,
    output supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    output wire id_9,
    input tri id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input tri id_14,
    input tri0 id_15,
    input uwire id_16,
    input wor id_17,
    input wire id_18,
    input wire id_19,
    input wire id_20
    , id_29,
    output supply1 id_21,
    output tri0 id_22,
    input tri1 id_23,
    output tri id_24,
    input wire id_25,
    output wire id_26
);
  integer id_30;
  ;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5
);
  initial id_7((id_3));
  xor primCall (id_2, id_7, id_1, id_3, id_4);
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_3,
      id_4,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_2,
      id_2,
      id_4,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.id_12 = 0;
endmodule
