0.7
2020.2
Oct 13 2023
20:21:30
/home/isf9/ultra96-practice/build_vivado/simple_base_project/simple_base_project.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
/home/isf9/ultra96-practice/build_vivado/simple_base_project/simple_base_project.srcs/sim_1/new/const_driver_tb.sv,1759902930,systemVerilog,,,,const_driver_tb,,uvm,,,,,,
/home/isf9/ultra96-practice/build_vivado/simple_base_project/simple_base_project.srcs/sources_1/new/const_driver.sv,1759900710,systemVerilog,,/home/isf9/ultra96-practice/build_vivado/simple_base_project/simple_base_project.srcs/sim_1/new/const_driver_tb.sv,,const_driver,,uvm,,,,,,
