--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

H:\xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml aaatop.twx aaatop.ncd -o aaatop.twr aaatop.pcf -ucf
BPC3003_2.03+.ucf

Design file:              aaatop.ncd
Physical constraint file: aaatop.pcf
Device,package,speed:     xc3s500e,vq100,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;

 415 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.509ns.
--------------------------------------------------------------------------------

Paths for end point serctrl0/ledP_2 (SLICE_X17Y58.F2), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/cntP_0 (FF)
  Destination:          serctrl0/ledP_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.507ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.056 - 0.058)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/cntP_0 to serctrl0/ledP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.XQ      Tcko                  0.591   serctrl0/cntP<0>
                                                       serctrl0/cntP_0
    SLICE_X18Y59.G3      net (fanout=9)        0.916   serctrl0/cntP<0>
    SLICE_X18Y59.Y       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11_SW0
    SLICE_X18Y59.F3      net (fanout=1)        0.023   serctrl0/ledP_mux0000<2>11_SW0/O
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X17Y58.F2      net (fanout=3)        0.950   serctrl0/ledP_or0000
    SLICE_X17Y58.CLK     Tfck                  0.837   serctrl0/ledP<2>
                                                       serctrl0/ledP_mux0000<1>85
                                                       serctrl0/ledP_2
    -------------------------------------------------  ---------------------------
    Total                                      6.507ns (4.464ns logic, 2.043ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/datP_7 (FF)
  Destination:          serctrl0/ledP_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.487ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.056 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/datP_7 to serctrl0/ledP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.XQ      Tcko                  0.592   serctrl0/datP<7>
                                                       serctrl0/datP_7
    SLICE_X18Y59.F2      net (fanout=7)        1.677   serctrl0/datP<7>
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X17Y58.F2      net (fanout=3)        0.950   serctrl0/ledP_or0000
    SLICE_X17Y58.CLK     Tfck                  0.837   serctrl0/ledP<2>
                                                       serctrl0/ledP_mux0000<1>85
                                                       serctrl0/ledP_2
    -------------------------------------------------  ---------------------------
    Total                                      6.487ns (3.706ns logic, 2.781ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/datP_0 (FF)
  Destination:          serctrl0/ledP_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.477ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.056 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/datP_0 to serctrl0/ledP_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.YQ      Tcko                  0.587   serctrl0/datP<1>
                                                       serctrl0/datP_0
    SLICE_X18Y59.G1      net (fanout=8)        0.890   serctrl0/datP<0>
    SLICE_X18Y59.Y       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11_SW0
    SLICE_X18Y59.F3      net (fanout=1)        0.023   serctrl0/ledP_mux0000<2>11_SW0/O
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X17Y58.F2      net (fanout=3)        0.950   serctrl0/ledP_or0000
    SLICE_X17Y58.CLK     Tfck                  0.837   serctrl0/ledP<2>
                                                       serctrl0/ledP_mux0000<1>85
                                                       serctrl0/ledP_2
    -------------------------------------------------  ---------------------------
    Total                                      6.477ns (4.460ns logic, 2.017ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point serctrl0/ledP_0 (SLICE_X16Y58.G3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/cntP_0 (FF)
  Destination:          serctrl0/ledP_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.484ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.056 - 0.058)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/cntP_0 to serctrl0/ledP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.XQ      Tcko                  0.591   serctrl0/cntP<0>
                                                       serctrl0/cntP_0
    SLICE_X18Y59.G3      net (fanout=9)        0.916   serctrl0/cntP<0>
    SLICE_X18Y59.Y       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11_SW0
    SLICE_X18Y59.F3      net (fanout=1)        0.023   serctrl0/ledP_mux0000<2>11_SW0/O
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X16Y58.G3      net (fanout=3)        0.872   serctrl0/ledP_or0000
    SLICE_X16Y58.CLK     Tgck                  0.892   serctrl0/ledP<0>
                                                       serctrl0/ledP_mux0000<3>
                                                       serctrl0/ledP_0
    -------------------------------------------------  ---------------------------
    Total                                      6.484ns (4.519ns logic, 1.965ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/datP_7 (FF)
  Destination:          serctrl0/ledP_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.056 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/datP_7 to serctrl0/ledP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.XQ      Tcko                  0.592   serctrl0/datP<7>
                                                       serctrl0/datP_7
    SLICE_X18Y59.F2      net (fanout=7)        1.677   serctrl0/datP<7>
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X16Y58.G3      net (fanout=3)        0.872   serctrl0/ledP_or0000
    SLICE_X16Y58.CLK     Tgck                  0.892   serctrl0/ledP<0>
                                                       serctrl0/ledP_mux0000<3>
                                                       serctrl0/ledP_0
    -------------------------------------------------  ---------------------------
    Total                                      6.464ns (3.761ns logic, 2.703ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/datP_0 (FF)
  Destination:          serctrl0/ledP_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.454ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.056 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/datP_0 to serctrl0/ledP_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.YQ      Tcko                  0.587   serctrl0/datP<1>
                                                       serctrl0/datP_0
    SLICE_X18Y59.G1      net (fanout=8)        0.890   serctrl0/datP<0>
    SLICE_X18Y59.Y       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11_SW0
    SLICE_X18Y59.F3      net (fanout=1)        0.023   serctrl0/ledP_mux0000<2>11_SW0/O
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X16Y58.G3      net (fanout=3)        0.872   serctrl0/ledP_or0000
    SLICE_X16Y58.CLK     Tgck                  0.892   serctrl0/ledP<0>
                                                       serctrl0/ledP_mux0000<3>
                                                       serctrl0/ledP_0
    -------------------------------------------------  ---------------------------
    Total                                      6.454ns (4.515ns logic, 1.939ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point serctrl0/ledP_1 (SLICE_X17Y59.F3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/cntP_0 (FF)
  Destination:          serctrl0/ledP_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.246ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.056 - 0.058)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/cntP_0 to serctrl0/ledP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.XQ      Tcko                  0.591   serctrl0/cntP<0>
                                                       serctrl0/cntP_0
    SLICE_X18Y59.G3      net (fanout=9)        0.916   serctrl0/cntP<0>
    SLICE_X18Y59.Y       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11_SW0
    SLICE_X18Y59.F3      net (fanout=1)        0.023   serctrl0/ledP_mux0000<2>11_SW0/O
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X17Y59.F3      net (fanout=3)        0.689   serctrl0/ledP_or0000
    SLICE_X17Y59.CLK     Tfck                  0.837   serctrl0/ledP<1>
                                                       serctrl0/ledP_mux0000<2>29
                                                       serctrl0/ledP_1
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (4.464ns logic, 1.782ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/datP_7 (FF)
  Destination:          serctrl0/ledP_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.226ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.056 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/datP_7 to serctrl0/ledP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y58.XQ      Tcko                  0.592   serctrl0/datP<7>
                                                       serctrl0/datP_7
    SLICE_X18Y59.F2      net (fanout=7)        1.677   serctrl0/datP<7>
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X17Y59.F3      net (fanout=3)        0.689   serctrl0/ledP_or0000
    SLICE_X17Y59.CLK     Tfck                  0.837   serctrl0/ledP<1>
                                                       serctrl0/ledP_mux0000<2>29
                                                       serctrl0/ledP_1
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (3.706ns logic, 2.520ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serctrl0/datP_0 (FF)
  Destination:          serctrl0/ledP_1 (FF)
  Requirement:          31.250ns
  Data Path Delay:      6.216ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.056 - 0.074)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: serctrl0/datP_0 to serctrl0/ledP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y59.YQ      Tcko                  0.587   serctrl0/datP<1>
                                                       serctrl0/datP_0
    SLICE_X18Y59.G1      net (fanout=8)        0.890   serctrl0/datP<0>
    SLICE_X18Y59.Y       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11_SW0
    SLICE_X18Y59.F3      net (fanout=1)        0.023   serctrl0/ledP_mux0000<2>11_SW0/O
    SLICE_X18Y59.X       Tilo                  0.759   serctrl0/N15
                                                       serctrl0/ledP_mux0000<2>11
    SLICE_X18Y58.G2      net (fanout=2)        0.131   serctrl0/N15
    SLICE_X18Y58.Y       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or00006
    SLICE_X18Y58.F4      net (fanout=1)        0.023   serctrl0/ledP_or00006/O
    SLICE_X18Y58.X       Tilo                  0.759   serctrl0/ledP_or0000
                                                       serctrl0/ledP_or000020
    SLICE_X17Y59.F3      net (fanout=3)        0.689   serctrl0/ledP_or0000
    SLICE_X17Y59.CLK     Tfck                  0.837   serctrl0/ledP<1>
                                                       serctrl0/ledP_mux0000<2>29
                                                       serctrl0/ledP_1
    -------------------------------------------------  ---------------------------
    Total                                      6.216ns (4.460ns logic, 1.756ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_rx0/kcuart/valid_loop[6].msbs.delay16_srl (SLICE_X38Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx0/kcuart/valid_loop[5].data_reg (FF)
  Destination:          uart_rx0/kcuart/valid_loop[6].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.005 - 0.002)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_rx0/kcuart/valid_loop[5].data_reg to uart_rx0/kcuart/valid_loop[6].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y78.XQ      Tcko                  0.474   uart_rx0/kcuart/valid_reg_delay<5>
                                                       uart_rx0/kcuart/valid_loop[5].data_reg
    SLICE_X38Y80.BY      net (fanout=1)        0.377   uart_rx0/kcuart/valid_reg_delay<5>
    SLICE_X38Y80.CLK     Tdh         (-Th)     0.127   uart_rx0/kcuart/valid_reg_delay<7>
                                                       uart_rx0/kcuart/valid_loop[6].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.347ns logic, 0.377ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx0/kcuart/valid_loop[4].msbs.delay16_srl (SLICE_X38Y78.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx0/kcuart/valid_loop[3].data_reg (FF)
  Destination:          uart_rx0/kcuart/valid_loop[4].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_rx0/kcuart/valid_loop[3].data_reg to uart_rx0/kcuart/valid_loop[4].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.XQ      Tcko                  0.474   uart_rx0/kcuart/valid_reg_delay<3>
                                                       uart_rx0/kcuart/valid_loop[3].data_reg
    SLICE_X38Y78.BY      net (fanout=1)        0.379   uart_rx0/kcuart/valid_reg_delay<3>
    SLICE_X38Y78.CLK     Tdh         (-Th)     0.127   uart_rx0/kcuart/valid_reg_delay<5>
                                                       uart_rx0/kcuart/valid_loop[4].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.347ns logic, 0.379ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_rx0/kcuart/valid_loop[2].msbs.delay16_srl (SLICE_X38Y79.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_rx0/kcuart/valid_loop[1].data_reg (FF)
  Destination:          uart_rx0/kcuart/valid_loop[2].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.724ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: uart_rx0/kcuart/valid_loop[1].data_reg to uart_rx0/kcuart/valid_loop[2].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y79.XQ      Tcko                  0.474   uart_rx0/kcuart/valid_reg_delay<1>
                                                       uart_rx0/kcuart/valid_loop[1].data_reg
    SLICE_X38Y79.BY      net (fanout=1)        0.377   uart_rx0/kcuart/valid_reg_delay<1>
    SLICE_X38Y79.CLK     Tdh         (-Th)     0.127   uart_rx0/kcuart/valid_reg_delay<3>
                                                       uart_rx0/kcuart/valid_loop[2].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.347ns logic, 0.377ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.250ns
  Low pulse: 15.625ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: uart_rx0/uart_data_out<7>/CLK
  Logical resource: uart_rx0/kcuart/data_loop[7].data_reg/CK
  Location pin: SLICE_X26Y63.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - (min high pulse limit / (high pulse / period)))
  Period: 31.250ns
  High pulse: 15.625ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: uart_rx0/uart_data_out<7>/CLK
  Logical resource: uart_rx0/kcuart/data_loop[7].data_reg/CK
  Location pin: SLICE_X26Y63.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.598ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: uart_rx0/uart_data_out<7>/CLK
  Logical resource: uart_rx0/kcuart/data_loop[7].data_reg/CK
  Location pin: SLICE_X26Y63.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.509|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 415 paths, 0 nets, and 270 connections

Design statistics:
   Minimum period:   6.509ns{1}   (Maximum frequency: 153.633MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 19 02:16:50 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 93 MB



