Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Jul 23 10:26:30 2024
| Host         : Jarvis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               512         
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (512)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (512)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (512)
--------------------------
 There are 512 register/latch pins with no clock driven by root clock pin: design_1_i/axi_gpio_mode/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (512)
--------------------------------------------------
 There are 512 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.610        0.000                      0                11431        0.023        0.000                      0                11431        4.020        0.000                       0                  6017  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.610        0.000                      0                11431        0.023        0.000                      0                11431        4.020        0.000                       0                  6017  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_c0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.087ns  (logic 1.574ns (17.321%)  route 7.513ns (82.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=49, routed)          7.513    11.994    design_1_i/axi_gpio_c0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X63Y47         LUT4 (Prop_lut4_I0_O)        0.124    12.118 r  design_1_i/axi_gpio_c0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           0.000    12.118    design_1_i/axi_gpio_c0/U0/gpio_core_1/D[3]
    SLICE_X63Y47         FDRE                                         r  design_1_i/axi_gpio_c0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.557    12.736    design_1_i/axi_gpio_c0/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y47         FDRE                                         r  design_1_i/axi_gpio_c0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.031    12.728    design_1_i/axi_gpio_c0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -12.118    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.061ns  (logic 1.574ns (17.371%)  route 7.487ns (82.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=49, routed)          7.487    11.968    design_1_i/axi_gpio_q9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X56Y81         LUT4 (Prop_lut4_I0_O)        0.124    12.092 r  design_1_i/axi_gpio_q9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[2]_i_1/O
                         net (fo=1, routed)           0.000    12.092    design_1_i/axi_gpio_q9/U0/gpio_core_1/D[5]
    SLICE_X56Y81         FDSE                                         r  design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.527    12.706    design_1_i/axi_gpio_q9/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y81         FDSE                                         r  design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.129    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X56Y81         FDSE (Setup_fdse_C_D)        0.031    12.712    design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 1.574ns (17.600%)  route 7.369ns (82.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[26])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[26]
                         net (fo=46, routed)          7.369    11.850    design_1_i/axi_gpio_w9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[10]
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.124    11.974 r  design_1_i/axi_gpio_w9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[5]_i_1/O
                         net (fo=1, routed)           0.000    11.974    design_1_i/axi_gpio_w9/U0/gpio_core_1/D[2]
    SLICE_X24Y26         FDSE                                         r  design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.557    12.736    design_1_i/axi_gpio_w9/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y26         FDSE                                         r  design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X24Y26         FDSE (Setup_fdse_C_D)        0.031    12.728    design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                  0.754    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.924ns  (logic 1.574ns (17.638%)  route 7.350ns (82.362%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=49, routed)          7.350    11.831    design_1_i/axi_gpio_c1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X64Y46         LUT4 (Prop_lut4_I0_O)        0.124    11.955 r  design_1_i/axi_gpio_c1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.955    design_1_i/axi_gpio_c1/U0/gpio_core_1/D[3]
    SLICE_X64Y46         FDRE                                         r  design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.557    12.736    design_1_i/axi_gpio_c1/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y46         FDRE                                         r  design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.115    12.851    
                         clock uncertainty           -0.154    12.697    
    SLICE_X64Y46         FDRE (Setup_fdre_C_D)        0.031    12.728    design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 1.574ns (17.571%)  route 7.384ns (82.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=49, routed)          7.384    11.865    design_1_i/axi_gpio_c2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X62Y45         LUT4 (Prop_lut4_I0_O)        0.124    11.989 r  design_1_i/axi_gpio_c2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.989    design_1_i/axi_gpio_c2/U0/gpio_core_1/D[3]
    SLICE_X62Y45         FDRE                                         r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.556    12.736    design_1_i/axi_gpio_c2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y45         FDRE                                         r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X62Y45         FDRE (Setup_fdre_C_D)        0.077    12.773    design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.773    
                         arrival time                         -11.989    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.804ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 1.574ns (17.654%)  route 7.342ns (82.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=49, routed)          7.342    11.823    design_1_i/axi_gpio_q12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X58Y75         LUT4 (Prop_lut4_I0_O)        0.124    11.947 r  design_1_i/axi_gpio_q12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[2]_i_1/O
                         net (fo=1, routed)           0.000    11.947    design_1_i/axi_gpio_q12/U0/gpio_core_1/D[5]
    SLICE_X58Y75         FDSE                                         r  design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.520    12.699    design_1_i/axi_gpio_q12/U0/gpio_core_1/s_axi_aclk
    SLICE_X58Y75         FDSE                                         r  design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.129    12.828    
                         clock uncertainty           -0.154    12.674    
    SLICE_X58Y75         FDSE (Setup_fdse_C_D)        0.077    12.751    design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                         -11.947    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.846ns  (logic 1.574ns (17.792%)  route 7.272ns (82.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=49, routed)          7.272    11.753    design_1_i/axi_gpio_q11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[5]
    SLICE_X57Y77         LUT4 (Prop_lut4_I0_O)        0.124    11.877 r  design_1_i/axi_gpio_q11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[2]_i_1/O
                         net (fo=1, routed)           0.000    11.877    design_1_i/axi_gpio_q11/U0/gpio_core_1/D[5]
    SLICE_X57Y77         FDSE                                         r  design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.523    12.702    design_1_i/axi_gpio_q11/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y77         FDSE                                         r  design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X57Y77         FDSE (Setup_fdse_C_D)        0.029    12.706    design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.574ns (17.811%)  route 7.263ns (82.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=49, routed)          7.263    11.744    design_1_i/axi_gpio_q9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X57Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.868 r  design_1_i/axi_gpio_q9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_2/O
                         net (fo=1, routed)           0.000    11.868    design_1_i/axi_gpio_q9/U0/gpio_core_1/D[7]
    SLICE_X57Y82         FDSE                                         r  design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.529    12.708    design_1_i/axi_gpio_q9/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y82         FDSE                                         r  design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X57Y82         FDSE (Setup_fdse_C_D)        0.031    12.714    design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.837ns  (logic 1.574ns (17.811%)  route 7.263ns (82.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=49, routed)          7.263    11.744    design_1_i/axi_gpio_q10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X59Y82         LUT4 (Prop_lut4_I0_O)        0.124    11.868 r  design_1_i/axi_gpio_q10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_2/O
                         net (fo=1, routed)           0.000    11.868    design_1_i/axi_gpio_q10/U0/gpio_core_1/D[7]
    SLICE_X59Y82         FDSE                                         r  design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.529    12.708    design_1_i/axi_gpio_q10/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y82         FDSE                                         r  design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X59Y82         FDSE (Setup_fdse_C_D)        0.031    12.714    design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -11.868    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.908ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 1.574ns (17.943%)  route 7.198ns (82.057%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=49, routed)          7.198    11.679    design_1_i/axi_gpio_q11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[7]
    SLICE_X59Y78         LUT4 (Prop_lut4_I0_O)        0.124    11.803 r  design_1_i/axi_gpio_q11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_2/O
                         net (fo=1, routed)           0.000    11.803    design_1_i/axi_gpio_q11/U0/gpio_core_1/D[7]
    SLICE_X59Y78         FDSE                                         r  design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.525    12.704    design_1_i/axi_gpio_q11/U0/gpio_core_1/s_axi_aclk
    SLICE_X59Y78         FDSE                                         r  design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X59Y78         FDSE (Setup_fdse_C_D)        0.032    12.711    design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  0.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.687%)  route 0.221ns (54.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.552     0.888    design_1_i/axi_gpio_w4/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y32         FDRE                                         r  design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y32         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[7]/Q
                         net (fo=1, routed)           0.221     1.250    design_1_i/axi_gpio_w4/U0/gpio_core_1/gpio_Data_In[7]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.295 r  design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1[31]_i_2/O
                         net (fo=1, routed)           0.000     1.295    design_1_i/axi_gpio_w4/U0/gpio_core_1/Read_Reg_In[7]
    SLICE_X42Y31         FDRE                                         r  design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.820     1.186    design_1_i/axi_gpio_w4/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y31         FDRE                                         r  design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[31]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.272    design_1_i/axi_gpio_w4/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[7].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.986%)  route 0.195ns (58.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.195     1.328    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.292    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.836%)  route 0.196ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.196     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_a2/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.752%)  route 0.232ns (62.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.565     0.901    design_1_i/axi_gpio_a2/U0/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  design_1_i/axi_gpio_a2/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/axi_gpio_a2/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.232     1.274    design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.826     1.192    design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.072     1.234    design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.009%)  route 0.185ns (52.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.591     0.927    design_1_i/axi_gpio_a3/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y48         FDRE                                         r  design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=7, routed)           0.185     1.275    design_1_i/axi_gpio_a3/U0/gpio_core_1/gpio_io_o[2]
    SLICE_X30Y51         FDRE                                         r  design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.845     1.211    design_1_i/axi_gpio_a3/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y51         FDRE                                         r  design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.053     1.234    design_1_i/axi_gpio_a3/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[5].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.053%)  route 0.170ns (50.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.170     1.326    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.861%)  route 0.196ns (58.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.196     1.329    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_a2/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.388%)  route 0.205ns (55.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.565     0.901    design_1_i/axi_gpio_a2/U0/s_axi_aclk
    SLICE_X34Y47         FDRE                                         r  design_1_i/axi_gpio_a2/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.065 r  design_1_i/axi_gpio_a2/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.205     1.270    design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X34Y50         FDRE                                         r  design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.826     1.192    design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y50         FDRE                                         r  design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.052     1.214    design_1_i/axi_gpio_a2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.586%)  route 0.222ns (54.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.558     0.894    design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y36         FDRE                                         r  design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.222     1.257    design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X51Y37         LUT5 (Prop_lut5_I1_O)        0.045     1.302 r  design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X51Y37         FDRE                                         r  design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.821     1.187    design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X51Y37         FDRE                                         r  design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X51Y37         FDRE (Hold_fdre_C_D)         0.091     1.243    design_1_i/axi_gpio_q15/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_b2/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_b2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.636%)  route 0.244ns (63.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.584     0.920    design_1_i/axi_gpio_b2/U0/s_axi_aclk
    SLICE_X56Y49         FDRE                                         r  design_1_i/axi_gpio_b2/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/axi_gpio_b2/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.244     1.304    design_1_i/axi_gpio_b2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X54Y52         FDRE                                         r  design_1_i/axi_gpio_b2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.846     1.212    design_1_i/axi_gpio_b2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X54Y52         FDRE                                         r  design_1_i/axi_gpio_b2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.030     1.182    
    SLICE_X54Y52         FDRE (Hold_fdre_C_D)         0.059     1.241    design_1_i/axi_gpio_b2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y54    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y53    design_1_i/axi_gpio_a0/U0/ip2bus_data_i_D1_reg[31]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y80    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y81    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y82    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/y1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.614ns  (logic 1.563ns (18.145%)  route 7.051ns (81.855%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/y1_reg[7]/G
    SLICE_X60Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage4_dec/y1_reg[7]/Q
                         net (fo=4, routed)           1.174     1.733    design_1_i/CryptV_0/inst/dec/stage4_dec/s9[7]
    SLICE_X48Y41         LUT6 (Prop_lut6_I1_O)        0.124     1.857 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v9[0]_INST_0_i_16/O
                         net (fo=1, routed)           1.344     3.201    design_1_i/CryptV_0/inst/dec/stage4_dec/v9[0]_INST_0_i_16_n_0
    SLICE_X42Y33         LUT2 (Prop_lut2_I0_O)        0.124     3.325 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v9[0]_INST_0_i_8/O
                         net (fo=4, routed)           0.826     4.151    design_1_i/CryptV_0/inst/dec/stage4_dec/t9[7]
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124     4.275 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v9[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.946     5.221    design_1_i/CryptV_0/inst/dec/stage4_dec/v9[1]_INST_0_i_7_n_0
    SLICE_X39Y31         LUT2 (Prop_lut2_I0_O)        0.152     5.373 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v9[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.972     6.344    design_1_i/CryptV_0/inst/dec/stage4_dec/u9[6]
    SLICE_X37Y30         LUT5 (Prop_lut5_I0_O)        0.326     6.670 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v9[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.332     8.003    design_1_i/CryptV_0_n_203
    SLICE_X28Y24         LUT2 (Prop_lut2_I0_O)        0.154     8.157 r  design_1_i/axi_gpio_w9_i_4/O
                         net (fo=1, routed)           0.457     8.614    design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X24Y23         FDRE                                         r  design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.557     2.736    design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X24Y23         FDRE                                         r  design_1_i/axi_gpio_w9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.514ns  (logic 1.858ns (21.823%)  route 6.656ns (78.177%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/Q
                         net (fo=4, routed)           0.913     1.538    design_1_i/CryptV_0/inst/dec/stage4_dec/s13[6]
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.081     2.743    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_17_n_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.152     2.895 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.223     4.119    design_1_i/CryptV_0/inst/dec/stage4_dec/t14[6]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.326     4.445 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.032     5.477    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_3_n_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.629 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_2/O
                         net (fo=3, routed)           1.062     6.691    design_1_i/CryptV_0/inst/dec/stage4_dec/u14[2]
    SLICE_X31Y60         LUT5 (Prop_lut5_I0_O)        0.326     7.017 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.858     7.875    design_1_i/CryptV_0_n_247
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.153     8.028 r  design_1_i/axi_gpio_w14_i_8/O
                         net (fo=1, routed)           0.486     8.514    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.518     2.697    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/y0_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.447ns  (logic 1.814ns (21.474%)  route 6.633ns (78.526%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/y0_reg[2]/G
    SLICE_X44Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage4_dec/y0_reg[2]/Q
                         net (fo=3, routed)           0.970     1.529    design_1_i/CryptV_0/inst/dec/stage4_dec/s8[2]
    SLICE_X47Y41         LUT5 (Prop_lut5_I2_O)        0.124     1.653 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.156     2.809    design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_21_n_0
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.152     2.961 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_13/O
                         net (fo=4, routed)           1.181     4.142    design_1_i/CryptV_0/inst/dec/stage4_dec/t8[2]
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.348     4.490 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.947     5.437    design_1_i/CryptV_0/inst/dec/stage4_dec/v8[1]_INST_0_i_7_n_0
    SLICE_X45Y29         LUT2 (Prop_lut2_I0_O)        0.152     5.589 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[1]_INST_0_i_4/O
                         net (fo=3, routed)           1.011     6.600    design_1_i/CryptV_0/inst/dec/stage4_dec/u8[6]
    SLICE_X44Y27         LUT5 (Prop_lut5_I3_O)        0.326     6.926 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.876     7.802    design_1_i/CryptV_0_n_193
    SLICE_X39Y25         LUT2 (Prop_lut2_I0_O)        0.153     7.955 r  design_1_i/axi_gpio_w8_i_2/O
                         net (fo=1, routed)           0.493     8.447    design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X36Y25         FDRE                                         r  design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.478     2.657    design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y25         FDRE                                         r  design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.443ns  (logic 1.599ns (18.939%)  route 6.844ns (81.061%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/Q
                         net (fo=4, routed)           0.913     1.538    design_1_i/CryptV_0/inst/dec/stage4_dec/s13[6]
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124     1.662 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.081     2.743    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_17_n_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.152     2.895 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.234     4.130    design_1_i/CryptV_0/inst/dec/stage4_dec/t14[6]
    SLICE_X34Y51         LUT6 (Prop_lut6_I1_O)        0.326     4.456 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.130     5.586    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_5_n_0
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     5.710 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_2/O
                         net (fo=3, routed)           1.236     6.945    design_1_i/CryptV_0/inst/dec/stage4_dec/u14[1]
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.124     7.069 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.958     8.027    design_1_i/CryptV_0_n_244
    SLICE_X30Y66         LUT2 (Prop_lut2_I0_O)        0.124     8.151 r  design_1_i/axi_gpio_w14_i_5/O
                         net (fo=1, routed)           0.291     8.443    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.518     2.697    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/z0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.431ns  (logic 1.859ns (22.050%)  route 6.572ns (77.950%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z0_reg[6]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z0_reg[6]/Q
                         net (fo=3, routed)           0.958     1.583    design_1_i/CryptV_0/inst/dec/stage4_dec/s12[6]
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124     1.707 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.798     2.504    design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_17_n_0
    SLICE_X41Y44         LUT2 (Prop_lut2_I0_O)        0.152     2.656 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.496     4.153    design_1_i/CryptV_0/inst/dec/stage4_dec/t12[6]
    SLICE_X36Y44         LUT6 (Prop_lut6_I0_O)        0.326     4.479 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v12[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.680     5.159    design_1_i/CryptV_0/inst/dec/stage4_dec/v12[1]_INST_0_i_7_n_0
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.150     5.309 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v12[1]_INST_0_i_4/O
                         net (fo=3, routed)           1.036     6.345    design_1_i/CryptV_0/inst/dec/stage4_dec/u12[6]
    SLICE_X35Y41         LUT5 (Prop_lut5_I3_O)        0.328     6.673 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v12[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.828     7.501    design_1_i/CryptV_0_n_225
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.154     7.655 r  design_1_i/axi_gpio_w12_i_2/O
                         net (fo=1, routed)           0.775     8.431    design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X33Y33         FDRE                                         r  design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.488     2.667    design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y33         FDRE                                         r  design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.370ns  (logic 1.627ns (19.437%)  route 6.743ns (80.563%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[3]/G
    SLICE_X38Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[3]/Q
                         net (fo=4, routed)           1.239     1.864    design_1_i/CryptV_0/inst/dec/stage4_dec/s13[3]
    SLICE_X37Y46         LUT5 (Prop_lut5_I2_O)        0.124     1.988 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.665     2.653    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_20_n_0
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     2.777 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_12/O
                         net (fo=4, routed)           1.197     3.974    design_1_i/CryptV_0/inst/dec/stage4_dec/t14[3]
    SLICE_X34Y50         LUT6 (Prop_lut6_I1_O)        0.124     4.098 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[1]_INST_0_i_6/O
                         net (fo=1, routed)           1.075     5.173    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[1]_INST_0_i_6_n_0
    SLICE_X31Y57         LUT2 (Prop_lut2_I0_O)        0.150     5.323 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[1]_INST_0_i_3/O
                         net (fo=3, routed)           0.960     6.284    design_1_i/CryptV_0/inst/dec/stage4_dec/u14[4]
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.326     6.610 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.162     7.772    design_1_i/CryptV_0_n_241
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.154     7.926 r  design_1_i/axi_gpio_w14_i_2/O
                         net (fo=1, routed)           0.445     8.370    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.514     2.693    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/w0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.314ns  (logic 1.758ns (21.145%)  route 6.556ns (78.855%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/w0_reg[6]/G
    SLICE_X48Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage4_dec/w0_reg[6]/Q
                         net (fo=3, routed)           1.417     1.976    design_1_i/CryptV_0/inst/dec/stage4_dec/s0[6]
    SLICE_X62Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.100 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.955     3.054    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_17_n_0
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.152     3.206 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.130     4.337    design_1_i/CryptV_0/inst/dec/stage4_dec/t0[6]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.326     4.663 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.645     5.308    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_7_n_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.118     5.426 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.822     6.248    design_1_i/CryptV_0/inst/dec/stage4_dec/u0[6]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.326     6.574 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.942     7.515    design_1_i/CryptV_0_n_131
    SLICE_X46Y50         LUT2 (Prop_lut2_I0_O)        0.153     7.668 r  design_1_i/axi_gpio_w0_i_4/O
                         net (fo=1, routed)           0.646     8.314    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X46Y54         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.478     2.657    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y54         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/y0_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.312ns  (logic 1.816ns (21.848%)  route 6.496ns (78.152%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/y0_reg[2]/G
    SLICE_X44Y43         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_1_i/CryptV_0/inst/dec/stage4_dec/y0_reg[2]/Q
                         net (fo=3, routed)           0.970     1.529    design_1_i/CryptV_0/inst/dec/stage4_dec/s8[2]
    SLICE_X47Y41         LUT5 (Prop_lut5_I2_O)        0.124     1.653 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_21/O
                         net (fo=1, routed)           1.156     2.809    design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_21_n_0
    SLICE_X46Y36         LUT2 (Prop_lut2_I0_O)        0.152     2.961 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_13/O
                         net (fo=4, routed)           1.369     4.330    design_1_i/CryptV_0/inst/dec/stage4_dec/t8[2]
    SLICE_X44Y32         LUT6 (Prop_lut6_I0_O)        0.348     4.678 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.784     5.462    design_1_i/CryptV_0/inst/dec/stage4_dec/v8[3]_INST_0_i_3_n_0
    SLICE_X44Y30         LUT2 (Prop_lut2_I0_O)        0.153     5.615 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.977     6.591    design_1_i/CryptV_0/inst/dec/stage4_dec/u8[2]
    SLICE_X44Y27         LUT5 (Prop_lut5_I2_O)        0.327     6.918 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v8[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.784     7.702    design_1_i/CryptV_0_n_197
    SLICE_X40Y27         LUT2 (Prop_lut2_I0_O)        0.153     7.855 r  design_1_i/axi_gpio_w8_i_6/O
                         net (fo=1, routed)           0.457     8.312    design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y26         FDRE                                         r  design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.480     2.659    design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y26         FDRE                                         r  design_1_i/axi_gpio_w8/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/z3_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.563ns (18.813%)  route 6.745ns (81.187%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z3_reg[7]/G
    SLICE_X43Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z3_reg[7]/Q
                         net (fo=4, routed)           0.878     1.437    design_1_i/CryptV_0/inst/dec/stage4_dec/s15[7]
    SLICE_X43Y44         LUT6 (Prop_lut6_I3_O)        0.124     1.561 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[0]_INST_0_i_16/O
                         net (fo=1, routed)           0.988     2.549    design_1_i/CryptV_0/inst/dec/stage4_dec/v15[0]_INST_0_i_16_n_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.673 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[0]_INST_0_i_8/O
                         net (fo=4, routed)           1.162     3.835    design_1_i/CryptV_0/inst/dec/stage4_dec/t15[7]
    SLICE_X37Y49         LUT6 (Prop_lut6_I1_O)        0.124     3.959 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[1]_INST_0_i_5/O
                         net (fo=1, routed)           1.141     5.100    design_1_i/CryptV_0/inst/dec/stage4_dec/v15[1]_INST_0_i_5_n_0
    SLICE_X37Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.252 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[1]_INST_0_i_2/O
                         net (fo=3, routed)           1.112     6.364    design_1_i/CryptV_0/inst/dec/stage4_dec/u15[0]
    SLICE_X37Y61         LUT5 (Prop_lut5_I0_O)        0.326     6.690 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.019     7.709    design_1_i/CryptV_0_n_249
    SLICE_X35Y64         LUT2 (Prop_lut2_I0_O)        0.154     7.863 r  design_1_i/axi_gpio_w15_i_2/O
                         net (fo=1, routed)           0.445     8.308    design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X33Y64         FDRE                                         r  design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.474     2.653    design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X33Y64         FDRE                                         r  design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.301ns  (logic 1.855ns (22.346%)  route 6.446ns (77.654%))
  Logic Levels:           7  (LDCE=1 LUT2=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/G
    SLICE_X42Y44         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[6]/Q
                         net (fo=4, routed)           0.913     1.538    design_1_i/CryptV_0/inst/dec/stage4_dec/s13[6]
    SLICE_X42Y44         LUT5 (Prop_lut5_I2_O)        0.124     1.662 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_17/O
                         net (fo=1, routed)           1.081     2.743    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_17_n_0
    SLICE_X39Y47         LUT2 (Prop_lut2_I0_O)        0.152     2.895 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.223     4.119    design_1_i/CryptV_0/inst/dec/stage4_dec/t14[6]
    SLICE_X34Y51         LUT6 (Prop_lut6_I3_O)        0.326     4.445 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.032     5.477    design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_3_n_0
    SLICE_X33Y58         LUT2 (Prop_lut2_I0_O)        0.152     5.629 f  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_2/O
                         net (fo=3, routed)           1.060     6.689    design_1_i/CryptV_0/inst/dec/stage4_dec/u14[2]
    SLICE_X31Y60         LUT5 (Prop_lut5_I2_O)        0.326     7.015 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[5]_INST_0_i_1/O
                         net (fo=1, routed)           1.136     8.151    design_1_i/CryptV_0_n_245
    SLICE_X30Y66         LUT2 (Prop_lut2_I0_O)        0.150     8.301 r  design_1_i/axi_gpio_w14_i_6/O
                         net (fo=1, routed)           0.000     8.301    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.518     2.697    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/z1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.163ns (59.669%)  route 0.110ns (40.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/z1_reg[5]/G
    SLICE_X51Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage5_enc/z1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.273    design_1_i/axi_gpio_q13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X50Y57         FDRE                                         r  design_1_i/axi_gpio_q13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.819     1.185    design_1_i/axi_gpio_q13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X50Y57         FDRE                                         r  design_1_i/axi_gpio_q13/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/z3_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.163ns (59.669%)  route 0.110ns (40.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/z3_reg[7]/G
    SLICE_X67Y42         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage5_enc/z3_reg[7]/Q
                         net (fo=1, routed)           0.110     0.273    design_1_i/axi_gpio_q15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X66Y41         FDRE                                         r  design_1_i/axi_gpio_q15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.852     1.218    design_1_i/axi_gpio_q15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y41         FDRE                                         r  design_1_i/axi_gpio_q15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/z0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.163ns (58.835%)  route 0.114ns (41.165%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/z0_reg[6]/G
    SLICE_X64Y63         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage5_enc/z0_reg[6]/Q
                         net (fo=1, routed)           0.114     0.277    design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X63Y64         FDRE                                         r  design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.843     1.209    design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y64         FDRE                                         r  design_1_i/axi_gpio_q12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/w1_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.163ns (58.577%)  route 0.115ns (41.423%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w1_reg[6]/G
    SLICE_X60Y63         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w1_reg[6]/Q
                         net (fo=1, routed)           0.115     0.278    design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X57Y63         FDRE                                         r  design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.842     1.208    design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y63         FDRE                                         r  design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/w0_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.181ns (63.470%)  route 0.104ns (36.530%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w0_reg[2]/G
    SLICE_X62Y52         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w0_reg[2]/Q
                         net (fo=1, routed)           0.104     0.285    design_1_i/axi_gpio_q0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X63Y52         FDRE                                         r  design_1_i/axi_gpio_q0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.849     1.215    design_1_i/axi_gpio_q0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X63Y52         FDRE                                         r  design_1_i/axi_gpio_q0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/y1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.181ns (62.592%)  route 0.108ns (37.408%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y72         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/y1_reg[5]/G
    SLICE_X66Y72         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/CryptV_0/inst/enc/stage5_enc/y1_reg[5]/Q
                         net (fo=1, routed)           0.108     0.289    design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X66Y73         FDRE                                         r  design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.833     1.199    design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y73         FDRE                                         r  design_1_i/axi_gpio_q9/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/y3_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.181ns (62.163%)  route 0.110ns (37.837%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/y3_reg[5]/G
    SLICE_X58Y69         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/CryptV_0/inst/enc/stage5_enc/y3_reg[5]/Q
                         net (fo=1, routed)           0.110     0.291    design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X58Y70         FDRE                                         r  design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.836     1.202    design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X58Y70         FDRE                                         r  design_1_i/axi_gpio_q11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/y2_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.181ns (61.270%)  route 0.114ns (38.730%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y71         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/y2_reg[6]/G
    SLICE_X66Y71         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  design_1_i/CryptV_0/inst/enc/stage5_enc/y2_reg[6]/Q
                         net (fo=1, routed)           0.114     0.295    design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X66Y73         FDRE                                         r  design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.833     1.199    design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X66Y73         FDRE                                         r  design_1_i/axi_gpio_q10/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/w1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.163ns (51.550%)  route 0.153ns (48.450%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w1_reg[1]/G
    SLICE_X61Y61         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w1_reg[1]/Q
                         net (fo=1, routed)           0.153     0.316    design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X57Y61         FDRE                                         r  design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.845     1.211    design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y61         FDRE                                         r  design_1_i/axi_gpio_q1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage5_enc/w3_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/axi_gpio_q3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.163ns (51.162%)  route 0.156ns (48.838%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w3_reg[5]/G
    SLICE_X59Y59         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage5_enc/w3_reg[5]/Q
                         net (fo=1, routed)           0.156     0.319    design_1_i/axi_gpio_q3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X55Y58         FDRE                                         r  design_1_i/axi_gpio_q3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.844     1.210    design_1_i/axi_gpio_q3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X55Y58         FDRE                                         r  design_1_i/axi_gpio_q3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.677ns  (logic 1.498ns (12.828%)  route 10.179ns (87.172%))
  Logic Levels:           6  (LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.664ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.793     8.302    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.426 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.949     9.376    design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_17_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     9.528 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_9/O
                         net (fo=4, routed)           0.848    10.375    design_1_i/CryptV_0/inst/dec/stage4_dec/t3[6]
    SLICE_X58Y41         LUT6 (Prop_lut6_I5_O)        0.332    10.707 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.805    11.512    design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_7_n_0
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.636 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_4/O
                         net (fo=3, routed)           0.828    12.464    design_1_i/CryptV_0/inst/dec/stage4_dec/u3[7]
    SLICE_X58Y39         LUT5 (Prop_lut5_I2_O)        0.124    12.588 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.154    13.742    design_1_i/CryptV_0_n_158
    SLICE_X54Y33         LUT2 (Prop_lut2_I0_O)        0.124    13.866 r  design_1_i/axi_gpio_w3_i_7/O
                         net (fo=1, routed)           0.802    14.668    design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X49Y32         FDRE                                         r  design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.485     2.664    design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y32         FDRE                                         r  design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.497ns  (logic 1.717ns (14.934%)  route 9.780ns (85.066%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.640     8.149    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X62Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.273 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.955     9.228    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_17_n_0
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.152     9.380 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.130    10.510    design_1_i/CryptV_0/inst/dec/stage4_dec/t0[6]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.645    11.482    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_7_n_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.118    11.600 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.822    12.421    design_1_i/CryptV_0/inst/dec/stage4_dec/u0[6]
    SLICE_X51Y45         LUT5 (Prop_lut5_I0_O)        0.326    12.747 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.942    13.689    design_1_i/CryptV_0_n_131
    SLICE_X46Y50         LUT2 (Prop_lut2_I0_O)        0.153    13.842 r  design_1_i/axi_gpio_w0_i_4/O
                         net (fo=1, routed)           0.646    14.488    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X46Y54         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.478     2.657    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y54         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.336ns  (logic 1.746ns (15.403%)  route 9.590ns (84.597%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.357     7.866    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.990 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.655     8.645    design_1_i/CryptV_0/inst/dec/stage4_dec/v2[0]_INST_0_i_22_n_0
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.148     8.793 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[0]_INST_0_i_14/O
                         net (fo=4, routed)           1.487    10.280    design_1_i/CryptV_0/inst/dec/stage4_dec/t2[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.328    10.608 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.701    11.309    design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_7_n_0
    SLICE_X65Y41         LUT2 (Prop_lut2_I0_O)        0.150    11.459 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_4/O
                         net (fo=3, routed)           1.126    12.585    design_1_i/CryptV_0/inst/dec/stage4_dec/u2[6]
    SLICE_X65Y38         LUT5 (Prop_lut5_I2_O)        0.326    12.911 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.956    13.868    design_1_i/CryptV_0_n_151
    SLICE_X64Y35         LUT2 (Prop_lut2_I0_O)        0.152    14.020 r  design_1_i/axi_gpio_w2_i_8/O
                         net (fo=1, routed)           0.307    14.327    design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X61Y35         FDRE                                         r  design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.551     2.730    design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X61Y35         FDRE                                         r  design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.227ns  (logic 1.492ns (13.289%)  route 9.735ns (86.711%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.638     8.147    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X55Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.271 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.665     8.936    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_22_n_0
    SLICE_X55Y43         LUT2 (Prop_lut2_I0_O)        0.152     9.088 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_14/O
                         net (fo=4, routed)           0.910     9.998    design_1_i/CryptV_0/inst/dec/stage4_dec/t0[1]
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.326    10.324 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.946    11.270    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_6_n_0
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    11.394 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_3/O
                         net (fo=3, routed)           1.202    12.595    design_1_i/CryptV_0/inst/dec/stage4_dec/u0[5]
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124    12.719 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.746    13.465    design_1_i/CryptV_0_n_132
    SLICE_X47Y50         LUT2 (Prop_lut2_I0_O)        0.124    13.589 r  design_1_i/axi_gpio_w0_i_5/O
                         net (fo=1, routed)           0.629    14.218    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X47Y54         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.478     2.657    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y54         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.174ns  (logic 1.747ns (15.635%)  route 9.427ns (84.365%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.357     7.866    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124     7.990 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[0]_INST_0_i_22/O
                         net (fo=1, routed)           0.655     8.645    design_1_i/CryptV_0/inst/dec/stage4_dec/v2[0]_INST_0_i_22_n_0
    SLICE_X58Y42         LUT2 (Prop_lut2_I0_O)        0.148     8.793 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[0]_INST_0_i_14/O
                         net (fo=4, routed)           1.487    10.280    design_1_i/CryptV_0/inst/dec/stage4_dec/t2[1]
    SLICE_X64Y41         LUT6 (Prop_lut6_I1_O)        0.328    10.608 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.701    11.309    design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_7_n_0
    SLICE_X65Y41         LUT2 (Prop_lut2_I0_O)        0.150    11.459 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.953    12.412    design_1_i/CryptV_0/inst/dec/stage4_dec/u2[6]
    SLICE_X64Y38         LUT5 (Prop_lut5_I4_O)        0.326    12.738 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v2[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.966    13.704    design_1_i/CryptV_0_n_145
    SLICE_X62Y35         LUT2 (Prop_lut2_I0_O)        0.153    13.857 r  design_1_i/axi_gpio_w2_i_2/O
                         net (fo=1, routed)           0.308    14.165    design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X62Y34         FDRE                                         r  design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.550     2.729    design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X62Y34         FDRE                                         r  design_1_i/axi_gpio_w2/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.129ns  (logic 1.498ns (13.460%)  route 9.631ns (86.540%))
  Logic Levels:           6  (LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.793     8.302    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.426 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.949     9.376    design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_17_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     9.528 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_9/O
                         net (fo=4, routed)           0.545    10.073    design_1_i/CryptV_0/inst/dec/stage4_dec/t3[6]
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.405 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.821    11.226    design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_5_n_0
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.830    12.180    design_1_i/CryptV_0/inst/dec/stage4_dec/u3[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I2_O)        0.124    12.304 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[4]_INST_0_i_1/O
                         net (fo=1, routed)           1.026    13.330    design_1_i/CryptV_0_n_156
    SLICE_X55Y33         LUT2 (Prop_lut2_I0_O)        0.124    13.454 r  design_1_i/axi_gpio_w3_i_5/O
                         net (fo=1, routed)           0.666    14.120    design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X51Y32         FDRE                                         r  design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.474     2.653    design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X51Y32         FDRE                                         r  design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.123ns  (logic 1.770ns (15.913%)  route 9.353ns (84.087%))
  Logic Levels:           6  (LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.803     8.312    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.436 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v1[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.946     9.382    design_1_i/CryptV_0/inst/dec/stage4_dec/v1[0]_INST_0_i_17_n_0
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.152     9.534 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v1[0]_INST_0_i_9/O
                         net (fo=4, routed)           0.837    10.371    design_1_i/CryptV_0/inst/dec/stage4_dec/t1[6]
    SLICE_X62Y40         LUT6 (Prop_lut6_I3_O)        0.326    10.697 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v1[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.811    11.508    design_1_i/CryptV_0/inst/dec/stage4_dec/v1[3]_INST_0_i_3_n_0
    SLICE_X62Y39         LUT2 (Prop_lut2_I0_O)        0.152    11.660 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v1[3]_INST_0_i_2/O
                         net (fo=3, routed)           0.836    12.496    design_1_i/CryptV_0/inst/dec/stage4_dec/u1[2]
    SLICE_X62Y38         LUT5 (Prop_lut5_I0_O)        0.348    12.844 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v1[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.680    13.524    design_1_i/CryptV_0_n_143
    SLICE_X62Y38         LUT2 (Prop_lut2_I0_O)        0.150    13.674 r  design_1_i/axi_gpio_w1_i_8/O
                         net (fo=1, routed)           0.440    14.114    design_1_i/axi_gpio_w1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X57Y38         FDRE                                         r  design_1_i/axi_gpio_w1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.551     2.730    design_1_i/axi_gpio_w1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X57Y38         FDRE                                         r  design_1_i/axi_gpio_w1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.093ns  (logic 1.713ns (15.442%)  route 9.380ns (84.558%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.640     8.149    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X62Y43         LUT5 (Prop_lut5_I1_O)        0.124     8.273 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.955     9.228    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_17_n_0
    SLICE_X59Y44         LUT2 (Prop_lut2_I0_O)        0.152     9.380 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_9/O
                         net (fo=4, routed)           1.130    10.510    design_1_i/CryptV_0/inst/dec/stage4_dec/t0[6]
    SLICE_X54Y43         LUT6 (Prop_lut6_I0_O)        0.326    10.836 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.645    11.482    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_7_n_0
    SLICE_X53Y45         LUT2 (Prop_lut2_I0_O)        0.118    11.600 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[1]_INST_0_i_4/O
                         net (fo=3, routed)           0.417    12.016    design_1_i/CryptV_0/inst/dec/stage4_dec/u0[6]
    SLICE_X51Y45         LUT5 (Prop_lut5_I2_O)        0.326    12.342 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v0[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.927    13.270    design_1_i/CryptV_0_n_135
    SLICE_X46Y47         LUT2 (Prop_lut2_I0_O)        0.149    13.419 r  design_1_i/axi_gpio_w0_i_8/O
                         net (fo=1, routed)           0.665    14.084    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X46Y53         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.478     2.657    design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y53         FDRE                                         r  design_1_i/axi_gpio_w0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.088ns  (logic 1.498ns (13.510%)  route 9.590ns (86.490%))
  Logic Levels:           6  (LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=257, routed)         4.793     8.302    design_1_i/CryptV_0/inst/dec/stage4_dec/key[1]
    SLICE_X62Y43         LUT6 (Prop_lut6_I2_O)        0.124     8.426 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_17/O
                         net (fo=1, routed)           0.949     9.376    design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_17_n_0
    SLICE_X59Y42         LUT2 (Prop_lut2_I0_O)        0.152     9.528 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_9/O
                         net (fo=4, routed)           0.545    10.073    design_1_i/CryptV_0/inst/dec/stage4_dec/t3[6]
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.332    10.405 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.821    11.226    design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_5_n_0
    SLICE_X58Y40         LUT2 (Prop_lut2_I0_O)        0.124    11.350 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_2/O
                         net (fo=3, routed)           0.681    12.031    design_1_i/CryptV_0/inst/dec/stage4_dec/u3[1]
    SLICE_X58Y39         LUT5 (Prop_lut5_I0_O)        0.124    12.155 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v3[0]_INST_0_i_1/O
                         net (fo=1, routed)           1.094    13.249    design_1_i/CryptV_0_n_152
    SLICE_X58Y33         LUT2 (Prop_lut2_I0_O)        0.124    13.373 r  design_1_i/axi_gpio_w3_i_1/O
                         net (fo=1, routed)           0.706    14.079    design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X48Y33         FDRE                                         r  design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.486     2.665    design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y33         FDRE                                         r  design_1_i/axi_gpio_w3/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.072ns  (logic 0.795ns (7.180%)  route 10.277ns (92.820%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.694     2.988    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=257, routed)         8.640    12.146    design_1_i/CryptV_0/inst/dec/stage4_dec/key[4]
    SLICE_X34Y41         LUT5 (Prop_lut5_I3_O)        0.124    12.270 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v12[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.046    13.316    design_1_i/CryptV_0_n_227
    SLICE_X34Y36         LUT2 (Prop_lut2_I0_O)        0.153    13.469 r  design_1_i/axi_gpio_w12_i_4/O
                         net (fo=1, routed)           0.591    14.060    design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X35Y32         FDRE                                         r  design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.488     2.668    design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y32         FDRE                                         r  design_1_i/axi_gpio_w12/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.254ns (28.674%)  route 0.632ns (71.326%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=257, routed)         0.309     1.381    design_1_i/CryptV_0/inst/dec/stage4_dec/key[4]
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.426 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.273     1.698    design_1_i/CryptV_0_n_246
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.743 r  design_1_i/axi_gpio_w14_i_7/O
                         net (fo=1, routed)           0.050     1.793    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X29Y65         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.838     1.204    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y65         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.252ns (28.421%)  route 0.635ns (71.579%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=257, routed)         0.342     1.414    design_1_i/CryptV_0/inst/dec/stage4_dec/key[5]
    SLICE_X31Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.459 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.293     1.751    design_1_i/CryptV_0_n_243
    SLICE_X28Y64         LUT2 (Prop_lut2_I0_O)        0.043     1.794 r  design_1_i/axi_gpio_w14_i_4/O
                         net (fo=1, routed)           0.000     1.794    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X28Y64         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.839     1.205    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y64         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.258ns (27.028%)  route 0.697ns (72.972%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=257, routed)         0.503     1.574    design_1_i/CryptV_0/inst/dec/stage4_dec/key[4]
    SLICE_X37Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.619 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.194     1.813    design_1_i/CryptV_0_n_251
    SLICE_X35Y63         LUT2 (Prop_lut2_I0_O)        0.049     1.862 r  design_1_i/axi_gpio_w15_i_4/O
                         net (fo=1, routed)           0.000     1.862    design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X35Y63         FDRE                                         r  design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.820     1.186    design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y63         FDRE                                         r  design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.254ns (26.556%)  route 0.702ns (73.444%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=257, routed)         0.247     1.319    design_1_i/CryptV_0/inst/dec/stage4_dec/key[5]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.364 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.349     1.713    design_1_i/CryptV_0_n_240
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.758 r  design_1_i/axi_gpio_w14_i_1/O
                         net (fo=1, routed)           0.106     1.864    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X29Y67         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.836     1.202    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y67         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.254ns (26.445%)  route 0.706ns (73.555%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=257, routed)         0.235     1.307    design_1_i/CryptV_0/inst/dec/stage4_dec/key[4]
    SLICE_X31Y61         LUT5 (Prop_lut5_I3_O)        0.045     1.352 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.326     1.678    design_1_i/CryptV_0_n_242
    SLICE_X28Y64         LUT2 (Prop_lut2_I0_O)        0.045     1.723 r  design_1_i/axi_gpio_w14_i_3/O
                         net (fo=1, routed)           0.145     1.868    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X28Y65         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.838     1.204    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y65         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.001ns  (logic 0.251ns (25.084%)  route 0.750ns (74.916%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=257, routed)         0.278     1.349    design_1_i/CryptV_0/inst/dec/stage4_dec/key[5]
    SLICE_X31Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.394 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.298     1.692    design_1_i/CryptV_0_n_247
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.042     1.734 r  design_1_i/axi_gpio_w14_i_8/O
                         net (fo=1, routed)           0.174     1.908    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.837     1.203    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.256ns (24.711%)  route 0.780ns (75.289%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=257, routed)         0.278     1.349    design_1_i/CryptV_0/inst/dec/stage4_dec/key[5]
    SLICE_X31Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.394 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.502     1.897    design_1_i/CryptV_0_n_245
    SLICE_X30Y66         LUT2 (Prop_lut2_I0_O)        0.047     1.944 r  design_1_i/axi_gpio_w14_i_6/O
                         net (fo=1, routed)           0.000     1.944    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.837     1.203    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X30Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.254ns (22.218%)  route 0.889ns (77.782%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=257, routed)         0.331     1.403    design_1_i/CryptV_0/inst/dec/stage4_dec/key[4]
    SLICE_X31Y61         LUT5 (Prop_lut5_I4_O)        0.045     1.448 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.456     1.903    design_1_i/CryptV_0_n_244
    SLICE_X30Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  design_1_i/axi_gpio_w14_i_5/O
                         net (fo=1, routed)           0.102     2.051    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X28Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.837     1.203    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.253ns (21.318%)  route 0.934ns (78.682%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=257, routed)         0.340     1.412    design_1_i/CryptV_0/inst/dec/stage4_dec/key[5]
    SLICE_X31Y60         LUT5 (Prop_lut5_I1_O)        0.045     1.457 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v14[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.427     1.883    design_1_i/CryptV_0_n_241
    SLICE_X29Y66         LUT2 (Prop_lut2_I0_O)        0.044     1.927 r  design_1_i/axi_gpio_w14_i_2/O
                         net (fo=1, routed)           0.167     2.094    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.836     1.202    design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X27Y66         FDRE                                         r  design_1_i/axi_gpio_w14/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.251ns (20.706%)  route 0.961ns (79.294%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.572     0.908    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=257, routed)         0.522     1.594    design_1_i/CryptV_0/inst/dec/stage4_dec/key[5]
    SLICE_X37Y61         LUT5 (Prop_lut5_I1_O)        0.045     1.639 r  design_1_i/CryptV_0/inst/dec/stage4_dec/v15[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.329     1.968    design_1_i/CryptV_0_n_255
    SLICE_X35Y65         LUT2 (Prop_lut2_I0_O)        0.042     2.010 r  design_1_i/axi_gpio_w15_i_8/O
                         net (fo=1, routed)           0.110     2.120    design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X35Y66         FDRE                                         r  design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.818     1.184    design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y66         FDRE                                         r  design_1_i/axi_gpio_w15/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/x3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.169ns  (logic 0.683ns (21.553%)  route 2.486ns (78.447%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]/G
    SLICE_X55Y47         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]/Q
                         net (fo=4, routed)           1.662     2.221    design_1_i/CryptV_0/inst/dec/stage5_dec/r7[1]
    SLICE_X47Y44         LUT6 (Prop_lut6_I1_O)        0.124     2.345 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.824     3.169    design_1_i/CryptV_0/inst/dec/stage4_dec/v4[0]_INST_0_i_16_2[1]
    SLICE_X52Y40         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/x3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/w3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.052ns  (logic 0.683ns (22.376%)  route 2.369ns (77.624%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[3]/G
    SLICE_X55Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[3]/Q
                         net (fo=4, routed)           1.453     2.012    design_1_i/CryptV_0/inst/dec/stage5_dec/r7[3]
    SLICE_X46Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.136 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w3_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.917     3.052    design_1_i/CryptV_0/inst/dec/stage4_dec/v0[0]_INST_0_i_16_1[3]
    SLICE_X56Y40         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/w3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/z2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.042ns  (logic 0.683ns (22.451%)  route 2.359ns (77.549%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]/G
    SLICE_X64Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]/Q
                         net (fo=3, routed)           1.131     1.690    design_1_i/CryptV_0/inst/dec/stage5_dec/r10[1]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.814 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z2_reg[1]_i_1__2/O
                         net (fo=1, routed)           1.228     3.042    design_1_i/CryptV_0/inst/dec/stage4_dec/v13[0]_INST_0_i_16_0[1]
    SLICE_X40Y46         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/z2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/z3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.022ns  (logic 0.683ns (22.602%)  route 2.339ns (77.398%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]/G
    SLICE_X55Y47         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[1]/Q
                         net (fo=4, routed)           1.661     2.220    design_1_i/CryptV_0/inst/dec/stage5_dec/r7[1]
    SLICE_X47Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.344 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z3_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.678     3.022    design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_16_2[1]
    SLICE_X40Y46         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/z3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/y1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.997ns  (logic 0.683ns (22.791%)  route 2.314ns (77.209%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[1]/G
    SLICE_X64Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[1]/Q
                         net (fo=4, routed)           1.340     1.899    design_1_i/CryptV_0/inst/dec/stage5_dec/r5[1]
    SLICE_X59Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.023 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.974     2.997    design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_16_1[1]
    SLICE_X44Y42         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.935ns  (logic 0.683ns (23.267%)  route 2.252ns (76.733%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y44         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[2]/G
    SLICE_X60Y44         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[2]/Q
                         net (fo=3, routed)           1.184     1.743    design_1_i/CryptV_0/inst/dec/stage5_dec/r9[2]
    SLICE_X54Y41         LUT6 (Prop_lut6_I5_O)        0.124     1.867 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z1_reg[2]_i_1__2/O
                         net (fo=1, routed)           1.069     2.935    design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_16_1[2]
    SLICE_X39Y44         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/z1_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.877ns  (logic 0.683ns (23.740%)  route 2.194ns (76.260%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z1_reg[7]/G
    SLICE_X53Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z1_reg[7]/Q
                         net (fo=4, routed)           1.243     1.802    design_1_i/CryptV_0/inst/dec/stage5_dec/r13[7]
    SLICE_X60Y43         LUT6 (Prop_lut6_I3_O)        0.124     1.926 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z1_reg[7]_i_1__2/O
                         net (fo=1, routed)           0.951     2.877    design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_16_1[7]
    SLICE_X43Y44         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/z2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.875ns  (logic 0.683ns (23.759%)  route 2.192ns (76.241%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]/G
    SLICE_X52Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]/Q
                         net (fo=3, routed)           1.203     1.762    design_1_i/CryptV_0/inst/dec/stage5_dec/r2[3]
    SLICE_X55Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.886 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z2_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.989     2.875    design_1_i/CryptV_0/inst/dec/stage4_dec/v13[0]_INST_0_i_16_0[3]
    SLICE_X37Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/z2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/y3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.846ns  (logic 0.683ns (24.003%)  route 2.163ns (75.997%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[3]/G
    SLICE_X55Y45         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x3_reg[3]/Q
                         net (fo=4, routed)           1.472     2.031    design_1_i/CryptV_0/inst/dec/stage5_dec/r7[3]
    SLICE_X46Y43         LUT5 (Prop_lut5_I2_O)        0.124     2.155 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y3_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.691     2.846    design_1_i/CryptV_0/inst/dec/stage4_dec/v8[0]_INST_0_i_16_2[3]
    SLICE_X44Y41         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/y3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/w1_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.819ns  (logic 0.749ns (26.572%)  route 2.070ns (73.428%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w1_reg[5]/G
    SLICE_X54Y42         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w1_reg[5]/Q
                         net (fo=3, routed)           1.023     1.648    design_1_i/CryptV_0/inst/dec/stage5_dec/r1[5]
    SLICE_X54Y42         LUT6 (Prop_lut6_I1_O)        0.124     1.772 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z1_reg[5]_i_1__2/O
                         net (fo=1, routed)           1.046     2.819    design_1_i/CryptV_0/inst/dec/stage4_dec/v12[0]_INST_0_i_16_1[5]
    SLICE_X40Y44         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/z1_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/z0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/x0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.203ns (58.196%)  route 0.146ns (41.804%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y42         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z0_reg[3]/G
    SLICE_X45Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z0_reg[3]/Q
                         net (fo=4, routed)           0.146     0.304    design_1_i/CryptV_0/inst/dec/stage5_dec/r12[3]
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.349 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x0_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.349    design_1_i/CryptV_0/inst/dec/stage4_dec/v4[0]_INST_0_i_16_0[3]
    SLICE_X45Y42         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/x0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/z0_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/x0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.203ns (56.660%)  route 0.155ns (43.340%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z0_reg[2]/G
    SLICE_X44Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/CryptV_0/inst/dec/stage5_dec/z0_reg[2]/Q
                         net (fo=4, routed)           0.155     0.313    design_1_i/CryptV_0/inst/dec/stage5_dec/r12[2]
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.045     0.358 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x0_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.358    design_1_i/CryptV_0/inst/dec/stage4_dec/v4[0]_INST_0_i_16_0[2]
    SLICE_X44Y43         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/x0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/dec/stage5_dec/w1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/dec/stage4_dec/x1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.203ns (55.071%)  route 0.166ns (44.929%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w1_reg[1]/G
    SLICE_X59Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w1_reg[1]/Q
                         net (fo=3, routed)           0.166     0.324    design_1_i/CryptV_0/inst/dec/stage5_dec/r1[1]
    SLICE_X59Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/CryptV_0/inst/dec/stage4_dec/v4[0]_INST_0_i_16_1[1]
    SLICE_X59Y43         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage4_dec/x1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/w2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.208ns (56.413%)  route 0.161ns (43.587%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[4]/G
    SLICE_X60Y61         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[4]/Q
                         net (fo=3, routed)           0.161     0.324    design_1_i/CryptV_0/inst/enc/stage4_enc/p4[4]
    SLICE_X58Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.369 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.369    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[4]
    SLICE_X58Y61         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/w2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/w2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.208ns (54.983%)  route 0.170ns (45.017%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/G
    SLICE_X59Y61         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/Q
                         net (fo=3, routed)           0.170     0.333    design_1_i/CryptV_0/inst/enc/stage4_enc/p4[6]
    SLICE_X59Y61         LUT5 (Prop_lut5_I4_O)        0.045     0.378 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.378    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_0[6]
    SLICE_X59Y61         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/w2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/y0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/z2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.208ns (54.873%)  route 0.171ns (45.127%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y0_reg[6]/G
    SLICE_X60Y63         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y0_reg[6]/Q
                         net (fo=3, routed)           0.171     0.334    design_1_i/CryptV_0/inst/enc/stage4_enc/p8[6]
    SLICE_X60Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.379 r  design_1_i/CryptV_0/inst/enc/stage4_enc/z2_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.379    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_12[6]
    SLICE_X60Y63         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/z2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/x2_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.208ns (54.477%)  route 0.174ns (45.523%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y65         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[7]/G
    SLICE_X64Y65         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[7]/Q
                         net (fo=3, routed)           0.174     0.337    design_1_i/CryptV_0/inst/enc/stage4_enc/p10[7]
    SLICE_X64Y65         LUT5 (Prop_lut5_I0_O)        0.045     0.382 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_4[7]
    SLICE_X64Y65         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/x2_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/x0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.208ns (52.203%)  route 0.190ns (47.797%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/G
    SLICE_X59Y61         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/Q
                         net (fo=3, routed)           0.190     0.353    design_1_i/CryptV_0/inst/enc/stage4_enc/p4[6]
    SLICE_X59Y61         LUT5 (Prop_lut5_I2_O)        0.045     0.398 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_2[6]
    SLICE_X59Y61         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/x0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/z1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.208ns (52.203%)  route 0.190ns (47.797%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y61         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/G
    SLICE_X59Y61         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[6]/Q
                         net (fo=3, routed)           0.190     0.353    design_1_i/CryptV_0/inst/enc/stage4_enc/p4[6]
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  design_1_i/CryptV_0/inst/enc/stage4_enc/z1_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_11[6]
    SLICE_X59Y61         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/z1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/CryptV_0/inst/enc/stage4_enc/w1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/CryptV_0/inst/enc/stage5_enc/y0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.208ns (51.717%)  route 0.194ns (48.283%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         LDCE                         0.000     0.000 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w1_reg[0]/G
    SLICE_X64Y61         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w1_reg[0]/Q
                         net (fo=3, routed)           0.194     0.357    design_1_i/CryptV_0/inst/enc/stage4_enc/p1[0]
    SLICE_X59Y62         LUT5 (Prop_lut5_I0_O)        0.045     0.402 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y0_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.402    design_1_i/CryptV_0/inst/enc/stage5_enc/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to_6[0]
    SLICE_X59Y62         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage5_enc/y0_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           512 Endpoints
Min Delay           512 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.058ns  (logic 1.606ns (10.666%)  route 13.452ns (89.334%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.782    12.291    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17/O
                         net (fo=1, routed)           0.875    13.290    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.152    13.442 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_8/O
                         net (fo=4, routed)           1.147    14.590    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[5]
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.332    14.922 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_5/O
                         net (fo=1, routed)           0.721    15.643    design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_5_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.153    15.796 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_2/O
                         net (fo=4, routed)           1.261    17.057    design_1_i/CryptV_0/inst/enc/stage4_enc/o14[5]
    SLICE_X60Y64         LUT5 (Prop_lut5_I4_O)        0.327    17.384 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[5]_i_1/O
                         net (fo=1, routed)           0.664    18.049    design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[5]_i_1_n_0
    SLICE_X64Y67         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.659ns  (logic 1.621ns (11.058%)  route 13.038ns (88.942%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.433    11.942    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.066 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_17/O
                         net (fo=1, routed)           1.035    13.100    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.154    13.254 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_8/O
                         net (fo=4, routed)           1.112    14.367    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[7]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.327    14.694 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[7]_i_5/O
                         net (fo=1, routed)           0.802    15.496    design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[7]_i_5_n_0
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.150    15.646 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[7]_i_2/O
                         net (fo=4, routed)           0.852    16.498    design_1_i/CryptV_0/inst/enc/stage4_enc/o15[7]
    SLICE_X62Y57         LUT6 (Prop_lut6_I0_O)        0.348    16.846 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[7]_i_1/O
                         net (fo=1, routed)           0.804    17.650    design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[7]_i_1_n_0
    SLICE_X61Y63         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.623ns  (logic 1.606ns (10.982%)  route 13.017ns (89.018%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.782    12.291    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17/O
                         net (fo=1, routed)           0.875    13.290    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.152    13.442 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_8/O
                         net (fo=4, routed)           1.147    14.590    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[5]
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.332    14.922 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_5/O
                         net (fo=1, routed)           0.721    15.643    design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_5_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.153    15.796 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_2/O
                         net (fo=4, routed)           0.964    16.760    design_1_i/CryptV_0/inst/enc/stage4_enc/o14[5]
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.327    17.087 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[5]_i_1/O
                         net (fo=1, routed)           0.528    17.614    design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[5]_i_1_n_0
    SLICE_X64Y67         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.582ns  (logic 1.602ns (10.986%)  route 12.980ns (89.014%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.782    12.291    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17/O
                         net (fo=1, routed)           0.875    13.290    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.152    13.442 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_8/O
                         net (fo=4, routed)           1.146    14.588    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[5]
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.332    14.920 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_5/O
                         net (fo=1, routed)           0.727    15.647    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_5_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.150    15.797 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_2/O
                         net (fo=4, routed)           0.982    16.779    design_1_i/CryptV_0/inst/enc/stage4_enc/o12[5]
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.326    17.105 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_1/O
                         net (fo=1, routed)           0.468    17.573    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_1_n_0
    SLICE_X67Y58         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/z2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.568ns  (logic 1.606ns (11.024%)  route 12.962ns (88.976%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.782    12.291    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17/O
                         net (fo=1, routed)           0.875    13.290    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.152    13.442 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_8/O
                         net (fo=4, routed)           1.147    14.590    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[5]
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.332    14.922 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_5/O
                         net (fo=1, routed)           0.721    15.643    design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_5_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.153    15.796 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w2_reg[5]_i_2/O
                         net (fo=4, routed)           0.956    16.752    design_1_i/CryptV_0/inst/enc/stage4_enc/o14[5]
    SLICE_X60Y64         LUT6 (Prop_lut6_I3_O)        0.327    17.079 r  design_1_i/CryptV_0/inst/enc/stage4_enc/z2_reg[5]_i_1/O
                         net (fo=1, routed)           0.480    17.559    design_1_i/CryptV_0/inst/enc/stage4_enc/z2_reg[5]_i_1_n_0
    SLICE_X56Y63         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/z2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/z3_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.441ns  (logic 1.621ns (11.225%)  route 12.820ns (88.775%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.433    11.942    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.066 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_17/O
                         net (fo=1, routed)           1.035    13.100    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.154    13.254 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_8/O
                         net (fo=4, routed)           1.112    14.367    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[7]
    SLICE_X62Y55         LUT6 (Prop_lut6_I3_O)        0.327    14.694 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[7]_i_5/O
                         net (fo=1, routed)           0.802    15.496    design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[7]_i_5_n_0
    SLICE_X62Y58         LUT2 (Prop_lut2_I0_O)        0.150    15.646 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[7]_i_2/O
                         net (fo=4, routed)           0.842    16.488    design_1_i/CryptV_0/inst/enc/stage4_enc/o15[7]
    SLICE_X62Y57         LUT6 (Prop_lut6_I3_O)        0.348    16.836 r  design_1_i/CryptV_0/inst/enc/stage4_enc/z3_reg[7]_i_1/O
                         net (fo=1, routed)           0.596    17.432    design_1_i/CryptV_0/inst/enc/stage4_enc/z3_reg[7]_i_1_n_0
    SLICE_X62Y57         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/z3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/x1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.437ns  (logic 1.607ns (11.131%)  route 12.830ns (88.869%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.658    12.167    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X50Y58         LUT6 (Prop_lut6_I2_O)        0.124    12.291 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_21/O
                         net (fo=1, routed)           0.924    13.215    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_21_n_0
    SLICE_X55Y58         LUT2 (Prop_lut2_I0_O)        0.149    13.364 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[7]_i_12/O
                         net (fo=3, routed)           0.625    13.989    design_1_i/CryptV_0/inst/enc/stage4_enc/m0[7]
    SLICE_X58Y58         LUT6 (Prop_lut6_I5_O)        0.332    14.321 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w1_reg[7]_i_6/O
                         net (fo=1, routed)           0.972    15.293    design_1_i/CryptV_0/inst/enc/stage4_enc/w1_reg[7]_i_6_n_0
    SLICE_X63Y60         LUT2 (Prop_lut2_I0_O)        0.152    15.445 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w1_reg[7]_i_3/O
                         net (fo=3, routed)           1.130    16.575    design_1_i/CryptV_0/inst/enc/stage4_enc/o1[7]
    SLICE_X66Y63         LUT6 (Prop_lut6_I5_O)        0.332    16.907 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x1_reg[7]_i_1/O
                         net (fo=1, routed)           0.521    17.428    design_1_i/CryptV_0/inst/enc/stage4_enc/x1_reg[7]_i_1_n_0
    SLICE_X66Y63         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/x1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/z0_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.404ns  (logic 1.602ns (11.122%)  route 12.802ns (88.878%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.782    12.291    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17/O
                         net (fo=1, routed)           0.875    13.290    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.152    13.442 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_8/O
                         net (fo=4, routed)           1.146    14.588    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[5]
    SLICE_X60Y56         LUT5 (Prop_lut5_I0_O)        0.332    14.920 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_5/O
                         net (fo=1, routed)           0.727    15.647    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_5_n_0
    SLICE_X60Y59         LUT2 (Prop_lut2_I0_O)        0.150    15.797 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_2/O
                         net (fo=4, routed)           0.809    16.606    design_1_i/CryptV_0/inst/enc/stage4_enc/o12[5]
    SLICE_X64Y59         LUT6 (Prop_lut6_I3_O)        0.326    16.932 r  design_1_i/CryptV_0/inst/enc/stage4_enc/z0_reg[5]_i_1/O
                         net (fo=1, routed)           0.463    17.395    design_1_i/CryptV_0/inst/enc/stage4_enc/z0_reg[5]_i_1_n_0
    SLICE_X67Y58         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/z0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.400ns  (logic 2.076ns (14.417%)  route 12.324ns (85.583%))
  Logic Levels:           7  (LUT2=3 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.694     2.988    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y63         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=257, routed)         5.239     8.745    design_1_i/CryptV_0/inst/enc/stage4_enc/key[1]
    SLICE_X66Y45         LUT5 (Prop_lut5_I1_O)        0.124     8.869 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[5]_i_15/O
                         net (fo=1, routed)           0.787     9.657    design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[5]_i_15_n_0
    SLICE_X70Y45         LUT2 (Prop_lut2_I0_O)        0.150     9.807 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[5]_i_12/O
                         net (fo=4, routed)           1.214    11.021    design_1_i/CryptV_0/inst/enc/stage4_enc/n9[4]
    SLICE_X73Y46         LUT6 (Prop_lut6_I1_O)        0.326    11.347 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[3]_i_9/O
                         net (fo=1, routed)           0.956    12.303    design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[3]_i_9_n_0
    SLICE_X73Y48         LUT2 (Prop_lut2_I0_O)        0.152    12.455 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x0_reg[3]_i_6/O
                         net (fo=4, routed)           1.418    13.873    design_1_i/CryptV_0/inst/enc/stage4_enc/m9[3]
    SLICE_X66Y51         LUT5 (Prop_lut5_I2_O)        0.326    14.199 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[3]_i_3/O
                         net (fo=1, routed)           1.038    15.237    design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[3]_i_3_n_0
    SLICE_X59Y58         LUT2 (Prop_lut2_I0_O)        0.153    15.390 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x2_reg[3]_i_2/O
                         net (fo=3, routed)           0.853    16.243    design_1_i/CryptV_0/inst/enc/stage4_enc/o10[3]
    SLICE_X58Y60         LUT5 (Prop_lut5_I0_O)        0.327    16.570 r  design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[3]_i_1/O
                         net (fo=1, routed)           0.818    17.388    design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[3]_i_1_n_0
    SLICE_X62Y64         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/y2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.357ns  (logic 1.608ns (11.200%)  route 12.749ns (88.800%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        1.697     2.991    design_1_i/axi_gpio_key/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y60         FDRE                                         r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.518     3.509 r  design_1_i/axi_gpio_key/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=257, routed)         8.782    12.291    design_1_i/CryptV_0/inst/enc/stage4_enc/key[3]
    SLICE_X53Y57         LUT6 (Prop_lut6_I2_O)        0.124    12.415 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17/O
                         net (fo=1, routed)           0.875    13.290    design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_17_n_0
    SLICE_X56Y57         LUT2 (Prop_lut2_I0_O)        0.152    13.442 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w0_reg[5]_i_8/O
                         net (fo=4, routed)           0.756    14.198    design_1_i/CryptV_0/inst/enc/stage4_enc/m15[5]
    SLICE_X60Y56         LUT6 (Prop_lut6_I3_O)        0.332    14.530 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[5]_i_5/O
                         net (fo=1, routed)           0.864    15.395    design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[5]_i_5_n_0
    SLICE_X61Y59         LUT2 (Prop_lut2_I0_O)        0.150    15.545 r  design_1_i/CryptV_0/inst/enc/stage4_enc/w3_reg[5]_i_2/O
                         net (fo=4, routed)           0.804    16.349    design_1_i/CryptV_0/inst/enc/stage4_enc/o15[5]
    SLICE_X63Y58         LUT6 (Prop_lut6_I0_O)        0.332    16.681 r  design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[5]_i_1/O
                         net (fo=1, routed)           0.668    17.348    design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[5]_i_1_n_0
    SLICE_X62Y62         LDCE                                         r  design_1_i/CryptV_0/inst/enc/stage4_enc/x3_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_d0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/w0_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.733%)  route 0.086ns (29.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.563     0.899    design_1_i/axi_gpio_d0/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y47         FDRE                                         r  design_1_i/axi_gpio_d0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_1_i/axi_gpio_d0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=7, routed)           0.086     1.149    design_1_i/CryptV_0/inst/dec/stage5_dec/d0[3]
    SLICE_X43Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.194 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w0_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.194    design_1_i/CryptV_0/inst/dec/stage5_dec/w0_reg[4]_i_1__1_n_0
    SLICE_X43Y47         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/w0_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.433%)  route 0.144ns (43.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.585     0.921    design_1_i/axi_gpio_c1/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y46         FDRE                                         r  design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=7, routed)           0.144     1.205    design_1_i/CryptV_0/inst/dec/stage5_dec/c1[6]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.250 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.250    design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]_i_1__1_n_0
    SLICE_X64Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.433%)  route 0.162ns (46.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.585     0.921    design_1_i/axi_gpio_c2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y45         FDRE                                         r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=7, routed)           0.162     1.224    design_1_i/CryptV_0/inst/dec/stage5_dec/c2[6]
    SLICE_X64Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.269 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[1]_i_1__1_n_0
    SLICE_X64Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.585     0.921    design_1_i/axi_gpio_c1/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y46         FDRE                                         r  design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_gpio_c1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.172     1.233    design_1_i/CryptV_0/inst/dec/stage5_dec/c1[2]
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.278 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.278    design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[5]_i_1__1_n_0
    SLICE_X65Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/x1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.775%)  route 0.187ns (47.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.585     0.921    design_1_i/axi_gpio_c2/U0/gpio_core_1/s_axi_aclk
    SLICE_X62Y46         FDRE                                         r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.164     1.085 r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.187     1.272    design_1_i/CryptV_0/inst/dec/stage5_dec/c2[0]
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.317 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.317    design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[7]_i_1__1_n_0
    SLICE_X65Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/y1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/y3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (44.023%)  route 0.237ns (55.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.561     0.896    design_1_i/axi_gpio_c3/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y46         FDRE                                         r  design_1_i/axi_gpio_c3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_gpio_c3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=7, routed)           0.237     1.274    design_1_i/CryptV_0/inst/dec/stage5_dec/c3[0]
    SLICE_X49Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.319 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y3_reg[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.319    design_1_i/CryptV_0/inst/dec/stage5_dec/y3_reg[7]_i_1__1_n_0
    SLICE_X49Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/y3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_b2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.501%)  route 0.214ns (53.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.586     0.922    design_1_i/axi_gpio_b2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y47         FDRE                                         r  design_1_i/axi_gpio_b2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_gpio_b2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=7, routed)           0.214     1.276    design_1_i/CryptV_0/inst/dec/stage5_dec/b2[5]
    SLICE_X60Y44         LUT5 (Prop_lut5_I4_O)        0.045     1.321 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.321    design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[2]_i_1__1_n_0
    SLICE_X60Y44         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_b2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.270%)  route 0.216ns (53.730%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.586     0.922    design_1_i/axi_gpio_b2/U0/gpio_core_1/s_axi_aclk
    SLICE_X60Y47         FDRE                                         r  design_1_i/axi_gpio_b2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y47         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/axi_gpio_b2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=7, routed)           0.216     1.278    design_1_i/CryptV_0/inst/dec/stage5_dec/b2[5]
    SLICE_X60Y44         LUT5 (Prop_lut5_I0_O)        0.045     1.323 r  design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[2]_i_1__1_n_0
    SLICE_X60Y44         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/y2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.748%)  route 0.249ns (57.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.561     0.896    design_1_i/axi_gpio_c3/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y46         FDRE                                         r  design_1_i/axi_gpio_c3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/axi_gpio_c3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=7, routed)           0.249     1.287    design_1_i/CryptV_0/inst/dec/stage5_dec/c3[4]
    SLICE_X52Y45         LUT5 (Prop_lut5_I4_O)        0.045     1.332 r  design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]_i_1__1_n_0
    SLICE_X52Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/w2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.186ns (43.765%)  route 0.239ns (56.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=6017, routed)        0.585     0.921    design_1_i/axi_gpio_c2/U0/gpio_core_1/s_axi_aclk
    SLICE_X63Y44         FDRE                                         r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/axi_gpio_c2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=7, routed)           0.239     1.300    design_1_i/CryptV_0/inst/dec/stage5_dec/c2[2]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.345 r  design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.345    design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[5]_i_1__1_n_0
    SLICE_X65Y45         LDCE                                         r  design_1_i/CryptV_0/inst/dec/stage5_dec/x2_reg[5]/D
  -------------------------------------------------------------------    -------------------





