
*** Running vivado
    with args -log SystemAB.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SystemAB.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source SystemAB.tcl -notrace
Command: synth_design -top SystemAB -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10568
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SystemAB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/SystemAB.vhd:49]
	Parameter N bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'NodoA' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:34' bound to instance 'TX' of component 'NodoA' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/SystemAB.vhd:84]
INFO: [Synth 8-638] synthesizing module 'NodoA' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:48]
	Parameter N bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RomA' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RomA.vhd:25' bound to instance 'ROM1' of component 'RomA' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:111]
INFO: [Synth 8-638] synthesizing module 'RomA' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RomA.vhd:38]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RomA' (1#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RomA.vhd:38]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'RomAA' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RomAA.vhd:25' bound to instance 'ROM2' of component 'RomAA' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:121]
INFO: [Synth 8-638] synthesizing module 'RomAA' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RomAA.vhd:38]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RomAA' (2#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RomAA.vhd:38]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Contatore' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Contatore.vhd:26' bound to instance 'COUNTER' of component 'Contatore' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Contatore' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Contatore.vhd:39]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Contatore' (3#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Contatore.vhd:39]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:34' bound to instance 'ADDER' of component 'RippleCarryAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:141]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:44]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F1' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (4#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:44]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'Fi' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F8' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'Fi' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F8' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'Fi' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F8' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'Fi' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F8' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'Fi' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F8' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'Fi' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:61]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F8' of component 'FullAdder' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (5#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/RippleCarryAdder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'NodoA' (6#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoA.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'NodoB' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:34' bound to instance 'RX' of component 'NodoB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/SystemAB.vhd:96]
INFO: [Synth 8-638] synthesizing module 'NodoB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:50]
	Parameter N bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MemB' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/MemB.vhd:34' bound to instance 'MEM1' of component 'MemB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:113]
INFO: [Synth 8-638] synthesizing module 'MemB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/MemB.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MemB' (7#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/MemB.vhd:48]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'MemB' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/MemB.vhd:34' bound to instance 'MEM2' of component 'MemB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:125]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Contatore' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Contatore.vhd:26' bound to instance 'COUNTER1' of component 'Contatore' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:137]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'Contatore' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Contatore.vhd:26' bound to instance 'COUNTER2' of component 'Contatore' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:148]
INFO: [Synth 8-3491] module 'CompB' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/CompB.vhd:34' bound to instance 'COMP' of component 'CompB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:159]
INFO: [Synth 8-638] synthesizing module 'CompB' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/CompB.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'CompB' (8#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/CompB.vhd:41]
INFO: [Synth 8-3491] module 'Demux1_2' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Demux1_2.vhd:4' bound to instance 'DEMCOUNTER' of component 'Demux1_2' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Demux1_2' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Demux1_2.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Demux1_2' (9#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Demux1_2.vhd:13]
INFO: [Synth 8-3491] module 'Demux1_2' declared at 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/Demux1_2.vhd:4' bound to instance 'DEMWRITEMEM' of component 'Demux1_2' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'NodoB' (10#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/NodoB.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'SystemAB' (11#1) [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/SystemAB.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'NodoA'
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'NodoB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                          0000001 |                              000
                      s1 |                          0000010 |                              001
                      s2 |                          0000100 |                              010
                      s3 |                          0001000 |                              011
                      s4 |                          0010000 |                              100
                      s5 |                          0100000 |                              101
                      s6 |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'NodoA'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0001 |                               00
                      s1 |                             0010 |                               01
                      s2 |                             0100 |                               10
                      s3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'NodoB'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 26    
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 15    
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TX/regAdder[7] with 1st driver pin 'Y[7]_i_1/O' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TX/regAdder[7] with 2nd driver pin 'Y[7]_i_2/O' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TX/regAdder[7] with 3rd driver pin 'Y[7]_i_3/O' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TX/regAdder[7] with 4th driver pin 'Y[7]_i_4/O' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TX/regAdder[7] with 5th driver pin 'Y[7]_i_5/O' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:47]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin TX/regAdder[7] with 6th driver pin 'Y[7]_i_6/O' [C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.srcs/sources_1/new/FullAdder.vhd:47]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT2   |    68|
|4     |LUT3   |    13|
|5     |LUT4   |    13|
|6     |LUT5   |     6|
|7     |LUT6   |    42|
|8     |FDRE   |    82|
|9     |IBUF   |     3|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |   252|
|2     |  RX        |NodoB     |    25|
|3     |    MEM1    |MemB      |     8|
|4     |    MEM2    |MemB_0    |     8|
|5     |  TX        |NodoA     |   207|
|6     |    COUNTER |Contatore |   156|
|7     |    ROM1    |RomA      |     5|
|8     |    ROM2    |RomAA     |    18|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.273 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1000.273 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1000.273 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/eleun/Downloads/Progetto_Emanuele_Riccio - 3 FUNZIONA/Progetto_Emanuele_Riccio.runs/synth_1/SystemAB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SystemAB_utilization_synth.rpt -pb SystemAB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  8 15:47:26 2022...
