do do_memory_stage.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:20 on Apr 24,2024
# vcom -reportprogress 300 memory_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_stage
# -- Compiling architecture memory_stage_arch of memory_stage
# End time: 21:33:20 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:20 on Apr 24,2024
# vcom -reportprogress 300 memory_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_stage_tb
# -- Compiling architecture behavior of memory_stage_tb
# End time: 21:33:20 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.memory_stage_tb 
# Start time: 21:33:21 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_stage_tb(behavior)
# Loading work.memory_stage(memory_stage_arch)
# Loading work.memory(memory_arch)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'E:/College/year4-2/comp arch/project/Computer-Architecture/work.my_ndff(b_my_ndff)'
#    Time: 0 ps  Iteration: 0  Instance: /memory_stage_tb/uut/mem_wb_reg File: memory_stage.vhd Line: 106
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_memory_stage.do PAUSED at line 10
# Compile of memory_tb.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# 6 compiles, 0 failed with no errors.
do do_memory_stage.do
# End time: 21:35:09 on Apr 24,2024, Elapsed time: 0:01:48
# Errors: 1, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:09 on Apr 24,2024
# vcom -reportprogress 300 memory_stage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memory_stage
# -- Compiling architecture memory_stage_arch of memory_stage
# End time: 21:35:09 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:35:09 on Apr 24,2024
# vcom -reportprogress 300 memory_stage_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_stage_tb
# -- Compiling architecture behavior of memory_stage_tb
# End time: 21:35:09 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.memory_stage_tb 
# Start time: 21:35:09 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_stage_tb(behavior)
# Loading work.memory_stage(memory_stage_arch)
# Loading work.memory(memory_arch)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Omar  Hostname: DESKTOP-QM07EUH  ProcessID: 5680
#           Attempting to use alternate WLF file "./wlft2da0fw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2da0fw
run
run
do memory_tb.do
# End time: 21:36:01 on Apr 24,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:01 on Apr 24,2024
# vcom -reportprogress 300 memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture memory_arch of memory
# End time: 21:36:01 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:36:01 on Apr 24,2024
# vcom -reportprogress 300 memory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_tb
# -- Compiling architecture behavior of memory_tb
# End time: 21:36:02 on Apr 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -gui work.memory_tb 
# Start time: 21:36:02 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(behavior)
# Loading work.memory(memory_arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Omar  Hostname: DESKTOP-QM07EUH  ProcessID: 5680
#           Attempting to use alternate WLF file "./wlftf6ays6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftf6ays6
run
run
run
run
run
run
run
run
run
run
run
run
do memory_tb.do
# End time: 21:37:30 on Apr 24,2024, Elapsed time: 0:01:28
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:30 on Apr 24,2024
# vcom -reportprogress 300 memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture memory_arch of memory
# End time: 21:37:30 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:37:30 on Apr 24,2024
# vcom -reportprogress 300 memory_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_tb
# -- Compiling architecture behavior of memory_tb
# End time: 21:37:30 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.memory_tb 
# Start time: 21:37:30 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_tb(behavior)
# Loading work.memory(memory_arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Omar  Hostname: DESKTOP-QM07EUH  ProcessID: 5680
#           Attempting to use alternate WLF file "./wlft73r4a3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft73r4a3
run
run
run
run
run
run
# Compile of execute.vhd failed with 2 errors.
# Compile of memory_tb.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd failed with 1 errors.
# Compile of memory_stage_tb.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of execute.vhd was successful.
# 7 compiles, 1 failed with 1 error.
# Compile of execute.vhd was successful.
vsim -version
# Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 2020.1 Simulator 2020.02 Feb 28 2020
# 
# Compile of memory_tb.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of execute.vhd was successful.
# 7 compiles, 0 failed with no errors.
do do_execute.do
# End time: 22:43:37 on Apr 24,2024, Elapsed time: 1:06:07
# Errors: 0, Warnings: 8
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:37 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 22:43:37 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:43:37 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 22:43:37 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 22:43:37 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'E:/College/year4-2/comp arch/project/Computer-Architecture/work.alu(alu_behavior)'
#    Time: 0 ps  Iteration: 0  Instance: /execute_tb/uut/alu_component File: execute.vhd Line: 69
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_execute.do PAUSED at line 10
do do_execute.do
# End time: 22:47:21 on Apr 24,2024, Elapsed time: 0:03:44
# Errors: 1, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:21 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 22:47:21 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:21 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 22:47:21 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 22:47:21 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'E:/College/year4-2/comp arch/project/Computer-Architecture/work.alu(alu_behavior)'
#    Time: 0 ps  Iteration: 0  Instance: /execute_tb/uut/alu_component File: execute.vhd Line: 69
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_execute.do PAUSED at line 10
vsim -version
# Model Technology ModelSim - INTEL FPGA STARTER EDITION vsim 2020.1 Simulator 2020.02 Feb 28 2020
# 
do do_execute.do
# End time: 22:47:45 on Apr 24,2024, Elapsed time: 0:00:24
# Errors: 1, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:47:45 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# ** Error: execute.vhd(70): (vcom-1136) Unknown identifier "n".
# ** Error: execute.vhd(70): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: execute.vhd(70): Type error in range expression.
# ** Error: execute.vhd(72): (vcom-1136) Unknown identifier "n".
# ** Error: execute.vhd(72): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: execute.vhd(72): Type error in range expression.
# ** Note: execute.vhd(173): VHDL Compiler exiting
# End time: 22:47:45 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./do_execute.do line 6
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom execute.vhd"
do do_execute.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:17 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 22:51:17 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:51:17 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 22:51:17 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 22:51:17 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'E:/College/year4-2/comp arch/project/Computer-Architecture/work.alu(alu_behavior)'
#    Time: 0 ps  Iteration: 0  Instance: /execute_tb/uut/alu_component File: execute.vhd Line: 69
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./do_execute.do PAUSED at line 10
# Compile of execute.vhd was successful.
# Compile of execute_tb.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# 5 compiles, 0 failed with no errors.
do do_execute.do
# End time: 22:54:59 on Apr 24,2024, Elapsed time: 0:03:42
# Errors: 1, Warnings: 8
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:59 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 22:54:59 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:54:59 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 22:55:00 on Apr 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 22:55:00 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.alu(alu_behavior)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /execute_tb/uut/alu_component
do do_execute.do
# End time: 23:02:34 on Apr 24,2024, Elapsed time: 0:07:34
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:34 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 23:02:34 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:02:34 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 23:02:34 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 23:02:34 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# Loading work.alu(alu_behavior)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /execute_tb/uut/alu_component
do alu.do
# End time: 23:07:02 on Apr 24,2024, Elapsed time: 0:04:28
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:02 on Apr 24,2024
# vcom -reportprogress 300 alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture ALU_Behavior of ALU
# End time: 23:07:02 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:07:02 on Apr 24,2024
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU_tb
# -- Compiling architecture behavior of ALU_tb
# End time: 23:07:02 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.alu_tb 
# Start time: 23:07:03 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(behavior)
# Loading work.alu(alu_behavior)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /alu_tb/uut
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 30 ns  Iteration: 2  Instance: /alu_tb/uut
# Compile of execute.vhd was successful.
# Compile of execute_tb.vhd was successful.
# Compile of alu.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# 5 compiles, 0 failed with no errors.
do do_execute.do
# End time: 23:16:59 on Apr 24,2024, Elapsed time: 0:09:56
# Errors: 0, Warnings: 4
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:59 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 23:16:59 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:16:59 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 23:16:59 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 23:16:59 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.alu(alu_behavior)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /execute_tb/uut/alu_component
do do_execute.do
# End time: 23:22:26 on Apr 24,2024, Elapsed time: 0:05:27
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:26 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 23:22:26 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:22:26 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 23:22:26 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 23:22:26 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.alu(alu_behavior)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /execute_tb/uut/alu_component
do do_execute.do
# End time: 23:23:58 on Apr 24,2024, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:58 on Apr 24,2024
# vcom -reportprogress 300 execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture arch_execute of execute
# End time: 23:23:58 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:23:58 on Apr 24,2024
# vcom -reportprogress 300 execute_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute_tb
# -- Compiling architecture execute_tb_tb of execute_tb
# -- Loading entity execute
# End time: 23:23:59 on Apr 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -gui work.execute_tb 
# Start time: 23:23:59 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.execute_tb(execute_tb_tb)
# Loading work.execute(arch_execute)
# Loading work.alu(alu_behavior)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /execute_tb/uut/alu_component
do fetch_tb.do
# End time: 23:33:57 on Apr 24,2024, Elapsed time: 0:09:58
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:33:57 on Apr 24,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 23:33:57 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:33:57 on Apr 24,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 23:33:57 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 23:33:57 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# ** Fatal: (vsim-3381) Obsolete library format for design unit. Design unit 'E:/College/year4-2/comp arch/project/Computer-Architecture/work.pc(pc_behavioral)'
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/program_counter File: fetch.vhd Line: 74
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./fetch_tb.do PAUSED at line 10
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of decode.vhd failed with 2 errors.
# Compile of execute.vhd was successful.
# Compile of execute_tb.vhd was successful.
# Compile of fetch.vhd was successful.
# Compile of fetch_tb.vhd was successful.
# Compile of instruction_cache.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux4x1.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd failed with 5 errors.
# Compile of processor_tb2.vhd was successful.
# Compile of processor2.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of register_file_tb.vhd was successful.
# Compile of registers_array.vhd was successful.
# Compile of SignExtend.vhd was successful.
# Compile of SignExtend_tb.vhd was successful.
# Compile of write_back.vhd was successful.
# Compile of write_back_tb.vhd was successful.
# 28 compiles, 2 failed with 7 errors.
do fetch_tb.do
# End time: 23:36:00 on Apr 24,2024, Elapsed time: 0:02:03
# Errors: 1, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:00 on Apr 24,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 23:36:00 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:00 on Apr 24,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 23:36:00 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 23:36:00 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** UI-Msg: (vsim-7) Failed to open mem file "E:/College/year4-2/comp arch/project/project/instruction_cache.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./fetch_tb.do line 13
# ** UI-Msg: (vsim-7) Failed to open mem file "E:/College/year4-2/comp arch/project/project/instruction_cache.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i {E:/College/year4-2/comp arch/project/project/instruction_cache.mem} -update_properties /fetch_tb/uut/inst_cache/instruction"
do fetch_tb.do
# End time: 23:36:21 on Apr 24,2024, Elapsed time: 0:00:21
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:22 on Apr 24,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 23:36:22 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:36:22 on Apr 24,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 23:36:22 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 23:36:22 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** UI-Msg: (vsim-7) Failed to open mem file "E:/College/year4-2/comp arch/project/project/instruction_cache.mem" in read mode.
# No such file or directory. (errno = ENOENT)
# Error in macro ./fetch_tb.do line 13
# ** UI-Msg: (vsim-7) Failed to open mem file "E:/College/year4-2/comp arch/project/project/instruction_cache.mem" in read mode.
# No such file or directory. (errno = ENOENT)
#     while executing
# "mem load -i {E:/College/year4-2/comp arch/project/project/instruction_cache.mem} -update_properties /fetch_tb/uut/inst_cache/instruction"
mem load -i {E:/College/year4-2/comp arch/project/Computer-Architecture/instruction_cache.mem} /fetch_tb/uut/inst_cache/instruction
mem load -i {E:/College/year4-2/comp arch/project/Computer-Architecture/instruction_cache.mem} /fetch_tb/uut/inst_cache/instruction
do fetch_tb.do
# End time: 23:37:12 on Apr 24,2024, Elapsed time: 0:00:50
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:12 on Apr 24,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 23:37:13 on Apr 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:13 on Apr 24,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 23:37:13 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 23:37:13 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
do fetch_tb.do
# End time: 23:41:53 on Apr 24,2024, Elapsed time: 0:04:40
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:41:53 on Apr 24,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 23:41:53 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:41:54 on Apr 24,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 23:41:54 on Apr 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 23:41:54 on Apr 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
do fetch_tb.do
# End time: 00:09:08 on Apr 25,2024, Elapsed time: 0:27:14
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:09:08 on Apr 25,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 00:09:08 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:09:08 on Apr 25,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 00:09:08 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 00:09:08 on Apr 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
do fetch_tb.do
# End time: 01:46:51 on Apr 25,2024, Elapsed time: 1:37:43
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:46:51 on Apr 25,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# ** Error: fetch.vhd(102): Illegal target for signal assignment.
# ** Error: fetch.vhd(102): (vcom-1136) Unknown identifier "check_signal_next".
# ** Error: fetch.vhd(103): Enumeration literal '0' is not of type (error).
# ** Error: fetch.vhd(104): Enumeration literal '0' is not of type (error).
# ** Note: fetch.vhd(133): VHDL Compiler exiting
# End time: 01:46:51 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./fetch_tb.do line 6
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom fetch.vhd"
# Compile of alu.vhd was successful.
# Compile of alu_tb.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of decode.vhd failed with 2 errors.
# Compile of execute.vhd was successful.
# Compile of execute_tb.vhd was successful.
# Compile of fetch.vhd failed with 4 errors.
# Compile of fetch_tb.vhd was successful.
# Compile of instruction_cache.vhd was successful.
# Compile of memory.vhd was successful.
# Compile of memory_stage.vhd was successful.
# Compile of memory_stage_tb.vhd was successful.
# Compile of memory_tb.vhd was successful.
# Compile of mux4x1.vhd was successful.
# Compile of my_DFF.vhd was successful.
# Compile of my_nDFF.vhd was successful.
# Compile of pc.vhd was successful.
# Compile of processor.vhd failed with 5 errors.
# Compile of processor_tb2.vhd was successful.
# Compile of processor2.vhd was successful.
# Compile of ram.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of register_file_tb.vhd was successful.
# Compile of registers_array.vhd was successful.
# Compile of SignExtend.vhd was successful.
# Compile of SignExtend_tb.vhd was successful.
# Compile of write_back.vhd was successful.
# Compile of write_back_tb.vhd was successful.
# 28 compiles, 3 failed with 11 errors.
do fetch_tb.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:48:25 on Apr 25,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 01:48:25 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:48:25 on Apr 25,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 01:48:25 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 01:48:25 on Apr 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
#############  Autofindloop Analysis  ###############
#############  Loop found at time 120 ns ###############
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 0 at Value Z (fetch.vhd:62)
#       Signal: /fetch_tb/uut/inst_mux/sel @ sub-iteration 0 at Value unknown (E:/College/year4-2/comp arch/project/Computer-Architecture/mux4x1.vhd:19)
#       Signal: /fetch_tb/uut/check_signal @ sub-iteration 0 at Value X (fetch.vhd:65)
#   Active process: /fetch_tb/uut/line__102 @ sub-iteration 1
#     Source: fetch_tb.vhd:31
#   Active process: /fetch_tb/uut/inst_mux/line__21 @ sub-iteration 1
#     Source: fetch.vhd:119
#   Active process: /fetch_tb/uut/inst_mux/line__23 @ sub-iteration 1
#     Source: fetch.vhd:119
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/instruction_out_from_mux @ sub-iteration 2 at Value X (fetch.vhd:62)
#       Signal: /fetch_tb/uut/inst_mux/sel @ sub-iteration 2 at Value unknown (E:/College/year4-2/comp arch/project/Computer-Architecture/mux4x1.vhd:19)
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 120 ns.
do fetch_tb.do
# End time: 01:55:21 on Apr 25,2024, Elapsed time: 0:06:56
# Errors: 1, Warnings: 5
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:55:21 on Apr 25,2024
# vcom -reportprogress 300 fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fetch
# -- Compiling architecture arch_fetch of fetch
# End time: 01:55:21 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 01:55:21 on Apr 25,2024
# vcom -reportprogress 300 fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_tb
# -- Compiling architecture arch of fetch_tb
# End time: 01:55:21 on Apr 25,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui work.fetch_tb 
# Start time: 01:55:21 on Apr 25,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fetch_tb(arch)
# Loading ieee.numeric_std(body)
# Loading work.fetch(arch_fetch)
# Loading work.pc(pc_behavioral)
# Loading work.instruction_cache(ic_behavioral)
# Loading work.mux4x1(behavioral)
# Loading work.my_ndff(b_my_ndff)
# Loading work.my_dff(a_my_dff)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /fetch_tb/uut/inst_cache
