/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  reg [11:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [14:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire [22:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z[2] ? celloutsig_1_0z[11] : celloutsig_1_0z[13];
  assign celloutsig_0_11z = celloutsig_0_0z ? celloutsig_0_6z : celloutsig_0_10z;
  assign celloutsig_1_9z = ~(celloutsig_1_2z & celloutsig_1_1z[1]);
  assign celloutsig_0_18z = ~(celloutsig_0_1z & celloutsig_0_7z[4]);
  assign celloutsig_0_22z = ~(celloutsig_0_0z & celloutsig_0_9z[2]);
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_1z[1]) & celloutsig_1_1z[2]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z[12] | celloutsig_0_7z[5]) & celloutsig_0_5z[3]);
  assign celloutsig_0_1z = ~((in_data[26] | in_data[71]) & celloutsig_0_0z);
  assign celloutsig_0_28z = ~((celloutsig_0_6z | celloutsig_0_25z[1]) & celloutsig_0_20z[6]);
  assign celloutsig_1_3z = celloutsig_1_1z[2:0] & { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_11z } <= { celloutsig_1_10z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_1z } <= { celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[1] & ~(in_data[73]);
  assign celloutsig_0_24z = celloutsig_0_22z & ~(celloutsig_0_23z);
  assign celloutsig_0_2z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_36z = { celloutsig_0_35z[9:4], celloutsig_0_28z } % { 1'h1, celloutsig_0_7z[11:6] };
  assign celloutsig_0_9z = { celloutsig_0_8z[4:2], celloutsig_0_6z } % { 1'h1, in_data[51:49] };
  assign celloutsig_1_10z = { celloutsig_1_0z[12:6], celloutsig_1_8z } * celloutsig_1_0z[17:10];
  assign celloutsig_1_19z = celloutsig_1_7z ? { celloutsig_1_0z[16:4], celloutsig_1_16z, celloutsig_1_11z } : { celloutsig_1_10z[4:0], celloutsig_1_4z, celloutsig_1_18z, celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_3z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z } | { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[182:179] | in_data[117:114];
  assign celloutsig_0_4z = { in_data[48:37], celloutsig_0_1z } | in_data[89:77];
  assign celloutsig_0_19z = celloutsig_0_7z[8:6] | { celloutsig_0_4z[6], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = ~^ celloutsig_0_12z[7:1];
  assign celloutsig_1_4z = ^ { in_data[135:123], celloutsig_1_1z };
  assign celloutsig_1_8z = ^ { celloutsig_1_5z[5:4], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_1_18z = ^ celloutsig_1_0z[5:3];
  assign celloutsig_0_6z = ^ { celloutsig_0_5z[16:4], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_23z = ^ { celloutsig_0_5z[9:3], celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_0_20z = { celloutsig_0_7z[8:5], celloutsig_0_17z, celloutsig_0_10z } >> { celloutsig_0_7z[3:2], celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_16z[7:6], celloutsig_0_12z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_2z } >> { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } << { celloutsig_0_7z[8:0], celloutsig_0_6z };
  assign celloutsig_0_17z = celloutsig_0_7z[5:3] << celloutsig_0_8z[3:1];
  assign celloutsig_0_29z = { celloutsig_0_12z[1:0], celloutsig_0_4z } << { celloutsig_0_25z[14:2], celloutsig_0_22z, celloutsig_0_24z };
  assign celloutsig_1_0z = in_data[138:121] - in_data[152:135];
  assign celloutsig_1_5z = { in_data[175:172], celloutsig_1_2z, celloutsig_1_4z } - { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_5z = { in_data[26:6], celloutsig_0_2z, celloutsig_0_2z } - { in_data[24:13], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_8z = celloutsig_0_5z[15:9] - { in_data[16:14], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_12z = { celloutsig_1_0z[4:3], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z } ~^ { celloutsig_1_1z[3:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z[6:0] };
  assign celloutsig_1_17z = { celloutsig_1_12z[7:4], celloutsig_1_2z } ~^ { celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_35z = { celloutsig_0_29z[13:4], celloutsig_0_1z } ^ { celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z } ^ celloutsig_1_0z[6:4];
  assign celloutsig_0_7z = in_data[29:16] ^ { celloutsig_0_5z[19], celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_16z = 12'h000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_16z = celloutsig_0_7z[12:1];
  assign { out_data[128], out_data[112:96], out_data[42:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
