{
  "subdomain_title": "Performance and Energy",
  "domain_title": "Computer Architecture and Organization",
  "category_title": "System Fundamentals",
  "curriculum_type": "software-engineering",
  "processed_at": "2025-12-29T15:02:38.032675",
  "result": {
    "subdomain_title": "Performance and Energy",
    "curriculum_type": "software-engineering",
    "topic_root": "Performance and Energy",
    "topic_root_citation": "https://dl.acm.org/doi/10.1145/3511094",
    "detailed_hierarchy": [
      {
        "domain": "Hardware Architecture and Microarchitecture",
        "subdomains": [
          {
            "subdomain": "Processor Design and Optimization",
            "atomic_topics": [
              "Instruction Level Parallelism (ILP)",
              "Pipelining and Superscalar Execution",
              "Out-of-Order Execution and Register Renaming",
              "Speculative Execution and Branch Prediction",
              "VLIW and EPIC Architectures",
              "Dynamic Voltage and Frequency Scaling (DVFS)",
              "Dynamic Frequency Scaling (DFS)",
              "Adaptive Voltage Frequency Scaling (AVFS)",
              "Clock Gating and Wait-For-Idle",
              "Power Gating and Dormant Modes",
              "Simultaneous Multithreading (SMT)",
              "Heterogeneous Multi-Core (big.LITTLE, DynamIQ)",
              "CPU Capacity and Normalization",
              "Performance Domains and Operating Performance Points (OPP)",
              "Subthreshold Voltage Designs",
              "Threshold Voltage (VT) Techniques",
              "Reverse Body Bias (RBB) and Forward Body Bias (FBB)",
              "Adaptive Body Bias (ABB)",
              "Multi-Threshold CMOS (MTCMOS)",
              "Razor Flip-Flops for Timing Speculation",
              "Double-Sampling and Error Recovery"
            ]
          },
          {
            "subdomain": "Memory Systems and Hierarchy",
            "atomic_topics": [
              "Cache Architecture Design",
              "Cache Coherence Protocols",
              "Set-Associative Cache Optimizations",
              "Phased Caches and Sequential Access",
              "Way Prediction (MRU/MMRU)",
              "Selective Direct-Mapping",
              "Way Halting and Decaying Bloom Filters",
              "Memory DVFS",
              "Retention-Aware Intelligent DRAM Refresh (RAIDR)",
              "Reduced-Voltage Operation (Voltron)",
              "Dynamic Zero Compression (DZC)",
              "Frequent Value Cache (FVC)",
              "Heterogeneous Memory Systems",
              "Processing-in-Memory (PIM)",
              "Cache Block Layer I/O",
              "Emerging Memory Technologies",
              "Instruction Register File and Instruction Compression"
            ]
          },
          {
            "subdomain": "Domain-Specific and Specialized Architectures",
            "atomic_topics": [
              "Domain Specific Architectures (DSA)",
              "AI/ML Accelerators (TPU, Neural Engines)",
              "GPU Architecture and CUDA Programming",
              "GPGPU and Many-Core Processors",
              "Hardware Accelerators",
              "Networking Processors (P4GPU)",
              "Vision Processors (Mobileye)",
              "Non-von Neumann Architectures",
              "Dataflow Architectures (Eyeriss, Wave Computing)",
              "Spiking Neural Networks (SNN)",
              "Neuromorphic Computing (IBM TrueNorth, Intel Loihi, SpiNNaker)",
              "Quantum Computing",
              "Thermodynamic Computing and Landauer Limit",
              "Vector Processors (NEC SX-Aurora Tsubasa)",
              "Cell/B.E. Architecture"
            ]
          },
          {
            "subdomain": "Advanced Packaging and Integration",
            "atomic_topics": [
              "3D Stacking Technologies",
              "Through-Silicon-Via (TSV)",
              "Chiplets and Disaggregated Design",
              "Intel Foveros Technology",
              "Co-Packaged Optics (CPO)",
              "Hardware Miniaturization",
              "Component Reduction for Reliability"
            ]
          },
          {
            "subdomain": "Embedded and IoT Hardware",
            "atomic_topics": [
              "Arm Cortex-M Architecture",
              "RISC-V Customizable Architecture",
              "Ultra-Low-Power Microcontrollers (ESP32, STM32L)",
              "Low-Voltage Operation (3.3V vs 5V)",
              "Quiescent Current Draw Minimization",
              "Power Supply Management and Voltage Rails",
              "Clock Prescalers and Frequency Regulation",
              "Peripheral Management and Disabling",
              "Real-Time Clock (RTC) Timer-Only Mode",
              "Efficiency Sub-Processors (ATtiny)"
            ]
          }
        ]
      },
      {
        "domain": "Power Management Techniques",
        "subdomains": [
          {
            "subdomain": "Dynamic Power Management",
            "atomic_topics": [
              "Activity Factor Optimization",
              "Capacitance Estimation and Reduction",
              "Switching Activity Minimization",
              "Idle-Unit Activity Control",
              "Deterministic Clock Gating",
              "Precomputation and Guarded Evaluation",
              "Narrow-Width Operand Detection",
              "Value Gating",
              "Operation Packing",
              "Significance Compression",
              "Byte-Serial vs Byte-Parallel Pipelines",
              "Resource Resizing (IQ, LSQ, ROB)",
              "Wire Partitioning with Tri-State Buffers",
              "Bit-Line Segmentation",
              "Complexity-Adaptive Structures",
              "Bus Encoding Techniques (Gray-Code, T0, WZE, Bus-Invert)"
            ]
          },
          {
            "subdomain": "Static and Leakage Power Management",
            "atomic_topics": [
              "Subthreshold Leakage Control",
              "Gate-Oxide Leakage and Tunneling",
              "Stacking Effect",
              "Gated Vdd and Sleep Transistors",
              "Dynamically Resized (DRI) Cache",
              "Cache Decay and Generational Behavior",
              "Dead Time Prediction",
              "Adaptive Mode Control (AMC)",
              "Integral Miss Control (IMC)",
              "Drowsy Caches and Drowsy Effect",
              "Dynamic Voltage Scaling for Leakage",
              "Bank-Level Leakage Control",
              "Next Sub-Bank Prediction (NSBP)",
              "Dual-VT in Functional Units",
              "Asymmetric Memory Cells",
              "Thermal Runaway Prevention",
              "Temperature-Adaptive Hybrid Decay"
            ]
          },
          {
            "subdomain": "Sleep States and Low-Power Modes",
            "atomic_topics": [
              "Deep Sleep and Power-Down Modes",
              "Light Sleep and Intermediate States",
              "Standby Mode and Reduced Frequency",
              "System Sleep States (S0ix, S2R, Suspend-to-Disk)",
              "Active Idle (S0ix)",
              "CPU C-States and CPUIdle",
              "Hibernation and Disk Sleep",
              "Screen Sleep",
              "Modem-Sleep for Wireless",
              "Nanoamp-Level Consumption",
              "Wake-Up Triggers and Threshold Events"
            ]
          },
          {
            "subdomain": "Voltage and Frequency Control",
            "atomic_topics": [
              "System-Level DVFS",
              "Interval-Based Scheduling (OPT, FUTURE, PAST)",
              "Interactive Deadline Discovery",
              "Program-Level DVFS",
              "Profile-Assisted Compiler Analysis",
              "Mixed-Integer Linear Programming (MILP) for Loop Nests",
              "Runtime DVFS Optimizer (RDO)",
              "Multiple Clock Domains (MCD)",
              "Globally Asynchronous Locally Synchronous (GALS)",
              "Decentralized Control (Attack/Decay Algorithm)",
              "Inter-Domain Slack Exploitation",
              "Intel Speed Shift (Hardware P-states)",
              "CPU Clock Modulation",
              "User-Space Idle State Instructions"
            ]
          },
          {
            "subdomain": "Hardware Power Control and External Management",
            "atomic_topics": [
              "Series Resistor Optimization",
              "Total Electrical Cutoff with Relays",
              "Transistor-Based Power Switching",
              "RTC-Triggered Wake-Up",
              "Safe Shutdown vs Hard Power Cutoff",
              "Software-Controlled Power Tails",
              "Power Supply Unit (PSU) Control",
              "Voltage Regulator Frameworks",
              "RAPL Energy Counters (Intel)",
              "On-Chip Controllers",
              "Power Capping Mechanisms"
            ]
          }
        ]
      },
      {
        "domain": "Operating System and System Software",
        "subdomains": [
          {
            "subdomain": "OS Power Management Frameworks",
            "atomic_topics": [
              "Tickless Scheduling",
              "CPUFreq Governors (On-Demand, Interactive, Schedutil)",
              "Runtime PM Framework",
              "PM Quality of Service (QoS)",
              "Intel Dynamic Platform and Thermal Framework (DPTF)",
              "Operating System Scheduler Interaction",
              "Kernel Power Management Subsystems",
              "Power Management APIs",
              "System-Level Power States"
            ]
          },
          {
            "subdomain": "Energy-Aware Scheduling",
            "atomic_topics": [
              "Energy Aware Scheduling (EAS)",
              "Energy Model (EM) Framework",
              "Performance Domains",
              "Root Domains",
              "Per-Entity Load Tracking (PELT)",
              "Utilization Signals (Frequency-Invariant, CPU-Invariant)",
              "Spare Capacity Calculation",
              "Energy-Aware Task Placement",
              "Wake-Up Balancing",
              "Task Migration Simulation",
              "Energy Forecasting and Estimation",
              "Over-Utilization Detection",
              "Load Balancing Optimization",
              "Capacity Aware Scheduling",
              "Asymmetric CPU Topology Handling",
              "Heterogeneous CPU Topology Support",
              "Exclusive Cpusets",
              "Scheduling Domain Hierarchy"
            ]
          },
          {
            "subdomain": "Real-Time and Deadline Scheduling",
            "atomic_topics": [
              "Energy-Aware Real-Time Scheduling",
              "Deadline Scheduler Extension",
              "Real-Time Task Energy Optimization",
              "Dynamic Voltage Scaling for Real-Time",
              "Worst-Case Execution Time (WCET) Analysis",
              "Timing Constraint Satisfaction"
            ]
          }
        ]
      },
      {
        "domain": "Parallel and Distributed Computing",
        "subdomains": [
          {
            "subdomain": "Parallelism Strategies and Models",
            "atomic_topics": [
              "Instruction-Level Parallelism (ILP)",
              "Thread-Level Parallelism (TLP)",
              "Data-Level Parallelism (DLP)",
              "Task-Level Parallelism",
              "OpenMP Programming and Scalability",
              "GASPI (Global Address Space Programming Interface)",
              "Amdahl's Law and Speedup Limits",
              "Parallel Scaling Efficiency",
              "Resource Aggregation Trade-offs"
            ]
          },
          {
            "subdomain": "High-Performance Computing (HPC)",
            "atomic_topics": [
              "Supercomputer Energy Management",
              "HPC Energy-Aware Control",
              "GEOPM (Global Extensible Open Power Manager)",
              "Energy Efficient HPC (EEHPC) Consortium",
              "Warehouse-Scale Computing",
              "Multi-Node Performance-Energy Trade-offs",
              "Execution Geometries (GPUs per Node, IB Connections)",
              "InfiniBand Network Optimization",
              "Time to Solution vs Energy to Solution",
              "Scientific Computing Carbon Footprint"
            ]
          },
          {
            "subdomain": "Heterogeneous and Accelerated Computing",
            "atomic_topics": [
              "GPU-Accelerated Computing",
              "CPU-GPU Heterogeneous Systems",
              "Heterogeneous Multi-Processing (HMP)",
              "Performance and Energy Trade-Offs for Parallel Applications",
              "Dynamic Work Steering",
              "Width-Partitioned Microarchitectures",
              "Single-ISA Heterogeneous Cores",
              "Core Switching Based on Program Phases",
              "Activity Migration for Thermal Management",
              "Custom ARM Silicon (AWS Graviton)"
            ]
          },
          {
            "subdomain": "Interconnection and Communication",
            "atomic_topics": [
              "Chip-Scale Interconnection Networks",
              "Network-on-Chip (NoC) Design",
              "Emerging Interconnect Technologies",
              "Communication-Computation Overlap",
              "Message Passing Optimization",
              "Collective Communication Primitives"
            ]
          }
        ]
      },
      {
        "domain": "Application-Level Optimization",
        "subdomains": [
          {
            "subdomain": "Compiler and Code Optimization",
            "atomic_topics": [
              "Compiler Energy Efficiency Analysis",
              "Performance vs Energy Optimization Trade-offs",
              "Code Generation for Energy Efficiency",
              "Loop Optimization and Unrolling",
              "Vectorization",
              "Dead Code Elimination",
              "Instruction Selection",
              "Register Allocation",
              "Profile-Guided Optimization (PGO)",
              "Link-Time Optimization (LTO)",
              "Optimization Levels (-O1, -O2, -O3, -Os)"
            ]
          },
          {
            "subdomain": "Algorithm and Software Design",
            "atomic_topics": [
              "Algorithmic Efficiency",
              "Computational Complexity Reduction",
              "Optimized Processing Algorithms",
              "Interrupt Handling Optimization",
              "Event-Driven Programming",
              "Polling vs Event-Driven Design",
              "Operation Memoization and Work Reuse",
              "Instruction-Level Memoization",
              "Basic Block and Trace-Level Reuse",
              "Filter, Loop, and Trace Caches",
              "Speculative Activity Control",
              "Pipeline Gating",
              "Selective Throttling"
            ]
          },
          {
            "subdomain": "Application Profiling and Monitoring",
            "atomic_topics": [
              "Performance Counter Analysis",
              "Hardware Performance Counters",
              "Activity Proxies",
              "Application Performance Monitoring (APM)",
              "Trace Analysis",
              "Top-Down Microarchitecture Analysis",
              "Software Tracing Tools (Score-P, lo2s)",
              "Benchmarking Frameworks (BenchIT)",
              "Dynamic Code Generation for Stress Tests (FIRESTARTER)",
              "Energy Profiling Tools"
            ]
          },
          {
            "subdomain": "Domain-Specific Application Optimization",
            "atomic_topics": [
              "Computational Fluid Dynamics (CFD) Optimization",
              "Molecular Dynamics Optimization (GROMACS, LAMMPS)",
              "Numerical Weather Prediction (NWP)",
              "Climate Modeling Optimization (ICON)",
              "Quantum Chromodynamics (QCD) Lattice Computations (MILC)",
              "Matrix Multiplication Optimization (DGEMM)",
              "Fast Matrix Multiplication Algorithms",
              "Scientific Application Porting"
            ]
          }
        ]
      },
      {
        "domain": "Machine Learning and AI Systems",
        "subdomains": [
          {
            "subdomain": "Model Architecture and Design",
            "atomic_topics": [
              "Transformer Architecture Efficiency",
              "Mixture-of-Experts (MoE)",
              "Hybrid Reasoning Architectures",
              "Model Compression Techniques",
              "Knowledge Distillation",
              "Neural Architecture Search (NAS)",
              "Efficient Neural Network Design"
            ]
          },
          {
            "subdomain": "Training Optimization",
            "atomic_topics": [
              "Training Energy Consumption",
              "Carbon Footprint of Training LLMs",
              "Distributed Training Strategies",
              "Mixed-Precision Training",
              "Accurate Quantized Training (AQT)",
              "Gradient Accumulation",
              "Training Cluster Optimization",
              "GPU Clock Frequency Management"
            ]
          },
          {
            "subdomain": "Inference Optimization",
            "atomic_topics": [
              "Inference Energy Consumption",
              "Model Quantization for Inference",
              "Speculative Decoding",
              "Large Batch Size Processing",
              "Optimized Idling and Model Movement",
              "XLA ML Compiler",
              "Pallas Kernels",
              "Pathways Systems for JAX",
              "TPU Optimization for Inference",
              "Dynamic Near-Real-Time Scheduling",
              "Edge Computing and Local Inference"
            ]
          },
          {
            "subdomain": "AI Infrastructure and Carbon Metrics",
            "atomic_topics": [
              "Full System Dynamic Power Measurement",
              "Idle Machine Accounting",
              "Host Component Consumption",
              "AI Cluster Densification",
              "FLOPS-to-Power Efficiency",
              "Carbon Offsetting",
              "Water-Energy Trade-offs in Cooling",
              "Watershed Health Assessments",
              "Environmental Impact Metrics"
            ]
          }
        ]
      },
      {
        "domain": "Networking and Communication",
        "subdomains": [
          {
            "subdomain": "Data Center Networking",
            "atomic_topics": [
              "Power Consumption per Unit Throughput (W/Gbit)",
              "Power Envelope Management",
              "Network Processor Evolution (FP4 to FP5)",
              "High-Throughput Switching (102.4 Tbps)",
              "Line-Rate 800GE Port Density",
              "Data Center Fabric Optimization",
              "Network Switch Energy Efficiency",
              "Router Power Management",
              "Throughput-to-Footprint Ratio"
            ]
          },
          {
            "subdomain": "Optical and Physical Layer",
            "atomic_topics": [
              "Linear Drive Pluggable Optics (LPO)",
              "Low Power Receive Optics (LRO)",
              "Co-Packaged Optics (CPO)",
              "Digital Signal Processor (DSP) Elimination",
              "Photonic Computing"
            ]
          },
          {
            "subdomain": "Wireless and IoT Networking",
            "atomic_topics": [
              "Low-Power Wide-Area Networks (LPWAN)",
              "NB-IoT",
              "Sigfox",
              "LoRaWAN and Duty Cycling",
              "Bluetooth Low Energy (BLE)",
              "BLE Advertising Packets",
              "Wi-Fi Power Management",
              "Cellular Network Energy Optimization",
              "Radio-Frequency (RF) Minimization",
              "MQTT-SN Protocol",
              "Rx vs Tx Power Management",
              "Intermittent Transmission Strategies"
            ]
          }
        ]
      },
      {
        "domain": "Storage Systems",
        "subdomains": [
          {
            "subdomain": "Storage Architecture and Technologies",
            "atomic_topics": [
              "Solid-State Drives (SSD) Energy Efficiency",
              "Hard Disk Drive (HDD) Power Consumption",
              "HDD Spin Speed Optimization (RPM)",
              "Tape Storage Zero-Energy Idle",
              "NVMe Power States",
              "SSD Low-Power Modes",
              "Storage Media Selection"
            ]
          },
          {
            "subdomain": "RAID and Redundancy",
            "atomic_topics": [
              "RAID Configuration Energy Awareness",
              "RAID Level Selection (RAID 1, 5, 6, 10)",
              "RAID Controller Power Management",
              "Energy-Aware RAID for SSDs",
              "Drive Energy Saving Functions",
              "RAID Group Energy Saving"
            ]
          },
          {
            "subdomain": "Storage Management and Optimization",
            "atomic_topics": [
              "Tiered Storage",
              "Automated Storage Tiering (AST)",
              "Storage Virtualization",
              "Software-Defined Storage (SDS)",
              "Thin Provisioning",
              "Data Compression",
              "Deduplication",
              "Snapshot Technology",
              "Delta Snapshots",
              "Massive Array of Idle Disks (MAID)",
              "Scale-Out Storage",
              "Storage Utilization Optimization",
              "Scalable I/O Analysis"
            ]
          }
        ]
      },
      {
        "domain": "Database Systems",
        "subdomains": [
          {
            "subdomain": "Query Optimization",
            "atomic_topics": [
              "Energy-Aware Query Optimization",
              "Query Execution Planning",
              "SQL Query Processor Optimization",
              "Index Selection and Design",
              "Query Rewriting",
              "Join Optimization",
              "Predicate Pushdown"
            ]
          },
          {
            "subdomain": "Database Architecture",
            "atomic_topics": [
              "Relational Database Energy Efficiency",
              "NoSQL Database Energy Analysis",
              "Distributed Database Systems",
              "In-Memory Databases",
              "Columnar Storage",
              "Row-Based Storage"
            ]
          },
          {
            "subdomain": "Database Resource Management",
            "atomic_topics": [
              "Buffer Pool Management",
              "Cache Warming",
              "Connection Pooling",
              "Transaction Processing Optimization",
              "Concurrency Control",
              "Lock Management",
              "Energy Consumption Profiling for Queries"
            ]
          }
        ]
      },
      {
        "domain": "Data Center and Cloud Infrastructure",
        "subdomains": [
          {
            "subdomain": "Data Center Energy Efficiency",
            "atomic_topics": [
              "Power Usage Effectiveness (PUE)",
              "ISO/IEC Energy Standards",
              "Ultra-Low PUE Design (1.09-1.15)",
              "Air-Cooled vs Liquid-Cooled Systems",
              "Cooling System Optimization",
              "Data Center Overhead Accounting",
              "Space and Electrical Energy Demand",
              "Science-Backed Cooling Design"
            ]
          },
          {
            "subdomain": "Workload and Resource Management",
            "atomic_topics": [
              "Energy Proportional Computing",
              "Workload Consolidation",
              "Server Consolidation",
              "Job Batching",
              "Dynamic Resource Allocation",
              "Resource Monitoring",
              "Resource Adaptation",
              "Utilization Rate Optimization",
              "Over-Provisioning Prevention"
            ]
          },
          {
            "subdomain": "Cloud and Virtualization",
            "atomic_topics": [
              "Virtual Machine (VM) Power Management",
              "Container Energy Efficiency",
              "Hypervisor Optimization",
              "VM Migration Strategies",
              "Serverless Computing Energy",
              "Multi-Tenancy Resource Sharing",
              "Cloud Provider Carbon Metrics"
            ]
          }
        ]
      },
      {
        "domain": "Measurement, Modeling, and Metrics",
        "subdomains": [
          {
            "subdomain": "Power and Energy Metrics",
            "atomic_topics": [
              "Energy (Joules)",
              "Power (Watts)",
              "Kilowatt-Hours (kWh)",
              "Energy-per-Instruction (EPI)",
              "Energy-Delay Product (EDP)",
              "Energy-Delay-Squared (ED2P)",
              "Energy-Delay-Cubed (ED3P)",
              "Performance per Watt",
              "Watts per Gbit (W/Gbit)",
              "FLOPS per Watt"
            ]
          },
          {
            "subdomain": "Power Modeling and Simulation",
            "atomic_topics": [
              "Analytic Power Models",
              "Empirical Power Models",
              "Dynamic Power Modeling",
              "Leakage Power Modeling",
              "Subthreshold Leakage Equations",
              "Butts and Sohi Models",
              "K-Design and K-Tech Factors",
              "Thermal Modeling (RC Duals)",
              "HotSpot Compact Models",
              "Steady-State vs Localized Heating"
            ]
          },
          {
            "subdomain": "Measurement and Monitoring Tools",
            "atomic_topics": [
              "Wattch Simulator",
              "Cacti Power Model",
              "SimplePower",
              "PowerTimer",
              "High Definition Energy Efficiency Monitoring (HDEEM)",
              "MetricQ Time-Series Infrastructure",
              "Infrared (IR) Thermal Imaging",
              "Inverse Heat Transfer Solutions",
              "RAPL (Running Average Power Limit)",
              "Grafana API Power Queries",
              "Hardware Power Meters"
            ]
          },
          {
            "subdomain": "Performance Evaluation Standards",
            "atomic_topics": [
              "SPEC (Standard Performance Evaluation Cooperation)",
              "SPEC Power Benchmarks",
              "SPEC CPU Benchmarks",
              "Energy Star Certification",
              "Arm-membench Throughput Benchmark",
              "Multi-Objective Optimization Models",
              "Pareto Front Analysis",
              "Speedup Calculations"
            ]
          }
        ]
      },
      {
        "domain": "Green and Sustainable Computing",
        "subdomains": [
          {
            "subdomain": "Green Software Development",
            "atomic_topics": [
              "Green Software Foundation Principles",
              "Energy Efficiency in Software",
              "Carbon-Aware Computing",
              "Sustainable Software Design",
              "Green Coding Practices",
              "Energy-Efficient Programming Languages",
              "Code Optimization for Sustainability",
              "End-to-End Efficiency"
            ]
          },
          {
            "subdomain": "Carbon and Environmental Metrics",
            "atomic_topics": [
              "Carbon Footprint Measurement",
              "Carbon Dioxide Emissions (mTon CO2eq)",
              "User-Centric Carbon Footprints",
              "Greenhouse Gas Emissions",
              "Clean Energy vs Fossil Fuels",
              "Green Energy and Renewable Energy",
              "High-Carbon vs Low-Carbon Sources",
              "Primary vs Secondary Energy",
              "Electricity as Carbon Proxy"
            ]
          },
          {
            "subdomain": "Sustainability Strategies",
            "atomic_topics": [
              "Carbon Offsetting",
              "Energy-to-Solution Tracking",
              "Scientific Results per Megawatt-Hour",
              "Sustainable Computing Goals",
              "The Green Grid Consortium",
              "Energy Reduction vs Neutralization",
              "Data Center Twins",
              "Location-Based Energy-Water-Emissions Balance"
            ]
          }
        ]
      },
      {
        "domain": "Scaling Laws and Fundamental Limits",
        "subdomains": [
          {
            "subdomain": "Historical Scaling Trends",
            "atomic_topics": [
              "Moore's Law",
              "Dennard Scaling",
              "Transistor Density Scaling",
              "Voltage and Current Scaling Limits",
              "Constant Power Density Era",
              "End of Dennard Scaling",
              "CMOS Technology Limits"
            ]
          },
          {
            "subdomain": "Physical and Theoretical Limits",
            "atomic_topics": [
              "Power Walls",
              "Dark Silicon",
              "Thermal Limits",
              "Landauer Limit",
              "Speed vs Energy Relationship",
              "Quadratic Energy-Speed Trade-off",
              "Exponential Power Increase with Speed",
              "Soft Error Rate (SER) at Low Voltages"
            ]
          }
        ]
      },
      {
        "domain": "Standards, Frameworks, and Consortiums",
        "subdomains": [
          {
            "subdomain": "Industry Standards",
            "atomic_topics": [
              "Unified Power Format (UPF) IEEE 1801",
              "IEEE P2415 Cross-Layer Abstractions",
              "IEEE P2416 Cross-Layer Abstractions",
              "ISO/IEC Energy Standards",
              "ACPI (Advanced Configuration and Power Interface)",
              "CXL (Compute Express Link)",
              "PCI-SIG Standards"
            ]
          },
          {
            "subdomain": "Consortiums and Organizations",
            "atomic_topics": [
              "Green Software Foundation",
              "The Green Grid",
              "Energy Efficient HPC (EEHPC) Consortium",
              "Standard Performance Evaluation Cooperation (SPEC)",
              "Energy Star Program"
            ]
          }
        ]
      }
    ]
  },
  "metadata": {
    "duration_seconds": 1527.768065,
    "timestamp": "2025-12-29T14:45:20.204313"
  }
}