#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Fri Jan  9 17:38:33 2026
# Process ID         : 11845
# Current directory  : /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1
# Command line       : vivado -log bd_ref_design_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_ref_design_wrapper.tcl
# Log file           : /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/bd_ref_design_wrapper.vds
# Journal file       : /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/vivado.jou
# Running On         : PORT-BABIN-L
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2062.410 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33074 MB
# Swap memory        : 2046 MB
# Total Virtual      : 35121 MB
# Available Virtual  : 25109 MB
#-----------------------------------------------------------
source bd_ref_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/ip_repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design /home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/sources_1/bd/bd_ref_design/bd_ref_design.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 bd_ref_design_util_vector_logic_0_0
bd_ref_design_util_vector_logic_1_0
Command: synth_design -top bd_ref_design_wrapper -part xcku060-ffva1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku060'
INFO: [Common 17-1686] The version limit for your license is '2026.01' and will not allow you to run AMD software released after that date (year & month). A version limit expiration means that while you will be able to continue to use the current version of tools or IP with this license, you will not be able to use any updates or new releases.
INFO: [Device 21-403] Loading part xcku060-ffva1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11904
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2569.348 ; gain = 410.773 ; free physical = 11599 ; free virtual = 22250
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_wrapper' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/hdl/bd_ref_design_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_dummy_adc_data_capture_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_dummy_adc_data_capture_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_dummy_adc_data_capture_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_dummy_adc_data_capture_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lrx_hier_imp_HSX5UU' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1010]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_LRX_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_LRX_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_LRX_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_LRX_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_axi_interconnect_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:210]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_N4NTWY' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1672]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_N4NTWY' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1672]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1JJM12E' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1787]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1JJM12E' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1787]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1GXRUMZ' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1902]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1GXRUMZ' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1902]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_AGSWZZ' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:2017]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_AGSWZZ' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:2017]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_N134IP' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:2132]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_N134IP' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:2132]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_L986DP' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:2247]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_axi_interconnect_0_imp_auto_pc_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_axi_interconnect_0_imp_auto_pc_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_L986DP' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:2247]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_axi_interconnect_0_imp_xbar_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_axi_interconnect_0_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_axi_interconnect_0_imp_xbar_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_axi_interconnect_0_imp_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_ref_design_axi_interconnect_0_imp_xbar_0' is unconnected for instance 'xbar' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:969]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_ref_design_axi_interconnect_0_imp_xbar_0' is unconnected for instance 'xbar' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:969]
WARNING: [Synth 8-7023] instance 'xbar' of module 'bd_ref_design_axi_interconnect_0_imp_xbar_0' has 40 connections declared, but only 38 given [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:969]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_axi_interconnect_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:210]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_clock_manager_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_clock_manager_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_clock_manager_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_clock_manager_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'sw_rst_appclk_n' of module 'bd_ref_design_clock_manager_0_0' is unconnected for instance 'clock_manager_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1617]
WARNING: [Synth 8-7023] instance 'clock_manager_0' of module 'bd_ref_design_clock_manager_0_0' has 10 connections declared, but only 9 given [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1617]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_jtag_axi_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_jtag_axi_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_jtag_axi_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_util_vector_logic_1_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_util_vector_logic_1_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_util_vector_logic_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lrx_hier_imp_HSX5UU' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:1010]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:193]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_system_ila_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_system_ila_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_ref_design_util_vector_logic_0_0' [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_util_vector_logic_0_0' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/.Xil/Vivado-11845-PORT-BABIN-L/realtime/bd_ref_design_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_ref_design_wrapper' (0#1) [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/hdl/bd_ref_design_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lrx_hier'. This will prevent further optimization [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:139]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'system_ila_0'. This will prevent further optimization [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:193]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dummy_adc_data_capture_0'. This will prevent further optimization [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/synth/bd_ref_design.v:96]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bd_ref_design_i'. This will prevent further optimization [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/hdl/bd_ref_design_wrapper.v:52]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_L986DP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_L986DP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_N134IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_N134IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_N134IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_N134IP is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_AGSWZZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_AGSWZZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_AGSWZZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_AGSWZZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_1GXRUMZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_1GXRUMZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_1GXRUMZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_1GXRUMZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1JJM12E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1JJM12E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1JJM12E is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1JJM12E is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_N4NTWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_N4NTWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_N4NTWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_N4NTWY is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2654.285 ; gain = 495.711 ; free physical = 11610 ; free virtual = 22261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2666.160 ; gain = 507.586 ; free physical = 11610 ; free virtual = 22261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2666.160 ; gain = 507.586 ; free physical = 11610 ; free virtual = 22261
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2666.160 ; gain = 0.000 ; free physical = 11610 ; free virtual = 22262
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_util_vector_logic_0_0/bd_ref_design_util_vector_logic_0_0/bd_ref_design_util_vector_logic_1_0_in_context.xdc] for cell 'bd_ref_design_i/util_vector_logic_0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_util_vector_logic_0_0/bd_ref_design_util_vector_logic_0_0/bd_ref_design_util_vector_logic_1_0_in_context.xdc] for cell 'bd_ref_design_i/util_vector_logic_0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_dummy_adc_data_capture_0_0/bd_ref_design_dummy_adc_data_capture_0_0/bd_ref_design_dummy_adc_data_capture_0_0_in_context.xdc] for cell 'bd_ref_design_i/dummy_adc_data_capture_0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_dummy_adc_data_capture_0_0/bd_ref_design_dummy_adc_data_capture_0_0/bd_ref_design_dummy_adc_data_capture_0_0_in_context.xdc] for cell 'bd_ref_design_i/dummy_adc_data_capture_0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/bd_ref_design_jtag_axi_0_0/bd_ref_design_jtag_axi_0_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_jtag_axi_0_0/bd_ref_design_jtag_axi_0_0/bd_ref_design_jtag_axi_0_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/jtag_axi_0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_util_vector_logic_1_0/bd_ref_design_util_vector_logic_1_0/bd_ref_design_util_vector_logic_1_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/util_vector_logic_1'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_util_vector_logic_1_0/bd_ref_design_util_vector_logic_1_0/bd_ref_design_util_vector_logic_1_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/util_vector_logic_1'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/bd_ref_design_clock_manager_0_0/bd_ref_design_clock_manager_0_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/clock_manager_0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_clock_manager_0_0/bd_ref_design_clock_manager_0_0/bd_ref_design_clock_manager_0_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/clock_manager_0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/bd_ref_design_LRX_0_0/bd_ref_design_LRX_0_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_LRX_0_0/bd_ref_design_LRX_0_0/bd_ref_design_LRX_0_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/LRX_0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_axi_interconnect_0_imp_xbar_0/bd_ref_design_axi_interconnect_0_imp_xbar_0/bd_ref_design_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_axi_interconnect_0_imp_xbar_0/bd_ref_design_axi_interconnect_0_imp_xbar_0/bd_ref_design_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/axi_interconnect_0/xbar'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_axi_interconnect_0_imp_auto_pc_0/bd_ref_design_axi_interconnect_0_imp_auto_pc_0/bd_ref_design_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_axi_interconnect_0_imp_auto_pc_0/bd_ref_design_axi_interconnect_0_imp_auto_pc_0/bd_ref_design_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'bd_ref_design_i/lrx_hier/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_ref_design_system_ila_0_0/bd_ref_design_system_ila_0_0_in_context.xdc] for cell 'bd_ref_design_i/system_ila_0'
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.gen/sources_1/bd/bd_ref_design/ip/bd_ref_design_system_ila_0_0/bd_ref_design_system_ila_0_0/bd_ref_design_system_ila_0_0_in_context.xdc] for cell 'bd_ref_design_i/system_ila_0'
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_100m_p' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:2]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[0]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:9]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[1]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:10]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[2]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:11]
WARNING: [Constraints 18-619] A clock with name 'rx_clk_p[3]' already exists, overwriting the previous clock with the same name. [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc:12]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.srcs/constrs_1/imports/xdc/adc_rx_xcku060.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_ref_design_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_ref_design_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.148 ; gain = 0.000 ; free physical = 11596 ; free virtual = 22247
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2709.184 ; gain = 0.000 ; free physical = 11607 ; free virtual = 22259
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'bd_ref_design_i/system_ila_0' at clock pin 'clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2709.184 ; gain = 550.609 ; free physical = 11609 ; free virtual = 22261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku060-ffva1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2717.152 ; gain = 558.578 ; free physical = 11609 ; free virtual = 22261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.152 ; gain = 558.578 ; free physical = 11608 ; free virtual = 22260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2717.152 ; gain = 558.578 ; free physical = 11610 ; free virtual = 22263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2760 (col length:120)
BRAMs: 2160 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module bd_ref_design_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2717.152 ; gain = 558.578 ; free physical = 11625 ; free virtual = 22284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_100m_p'
WARNING: [Synth 8-565] redefining clock 'rx_clk_p[0]'
WARNING: [Synth 8-565] redefining clock 'rx_clk_p[1]'
WARNING: [Synth 8-565] redefining clock 'rx_clk_p[2]'
WARNING: [Synth 8-565] redefining clock 'rx_clk_p[3]'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2912.098 ; gain = 753.523 ; free physical = 11442 ; free virtual = 22100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2914.098 ; gain = 755.523 ; free physical = 11442 ; free virtual = 22100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.113 ; gain = 766.539 ; free physical = 11434 ; free virtual = 22093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------------+----------+
|      |BlackBox name                                  |Instances |
+------+-----------------------------------------------+----------+
|1     |bd_ref_design_dummy_adc_data_capture_0_0       |         1|
|2     |bd_ref_design_LRX_0_0                          |         1|
|3     |bd_ref_design_axi_interconnect_0_imp_xbar_0    |         1|
|4     |bd_ref_design_axi_interconnect_0_imp_auto_pc_0 |         1|
|5     |bd_ref_design_clock_manager_0_0                |         1|
|6     |bd_ref_design_jtag_axi_0_0                     |         1|
|7     |bd_ref_design_util_vector_logic_1_0            |         1|
|8     |bd_ref_design_system_ila_0_0                   |         1|
|9     |bd_ref_design_util_vector_logic_0_0            |         1|
+------+-----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------+------+
|      |Cell                                         |Count |
+------+---------------------------------------------+------+
|1     |bd_ref_design_LRX_0                          |     1|
|2     |bd_ref_design_axi_interconnect_0_imp_auto_pc |     1|
|3     |bd_ref_design_axi_interconnect_0_imp_xbar    |     1|
|4     |bd_ref_design_clock_manager_0                |     1|
|5     |bd_ref_design_dummy_adc_data_capture_0       |     1|
|6     |bd_ref_design_jtag_axi_0                     |     1|
|7     |bd_ref_design_system_ila_0                   |     1|
|8     |bd_ref_design_util_vector_logic_0            |     1|
|9     |bd_ref_design_util_vector_logic_1            |     1|
|10    |IBUF                                         |     1|
|11    |OBUF                                         |     3|
+------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11285 ; free virtual = 21943
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3099.926 ; gain = 898.328 ; free physical = 11296 ; free virtual = 21954
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3099.926 ; gain = 941.352 ; free physical = 11295 ; free virtual = 21954
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3099.926 ; gain = 0.000 ; free physical = 11420 ; free virtual = 22079
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3099.926 ; gain = 0.000 ; free physical = 11417 ; free virtual = 22075
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

Synth Design complete | Checksum: 626aaf89
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 64 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3099.926 ; gain = 1487.863 ; free physical = 11417 ; free virtual = 22075
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2265.230; main = 2261.388; forked = 275.777
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3854.352; main = 3089.289; forked = 970.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3113.297 ; gain = 0.000 ; free physical = 11417 ; free virtual = 22075
INFO: [Common 17-1381] The checkpoint '/home/deos/hu.babin-riby/Documents/Code/TSW_ADC_DAC_PROCESSING/ADC_DEMO/project/adc_ref_design.runs/synth_1/bd_ref_design_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_ref_design_wrapper_utilization_synth.rpt -pb bd_ref_design_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  9 17:38:57 2026...
