Start time: 15:30:58 on Feb 14,2025
qverilog que5_tb.v 
-- Compiling module regN
-- Compiling module tb

Top level modules:
	tb
# vsim tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# run -all
#  D = 00000000, enable = 0, clear = 0, Q = xxxxxxxx
#  D = 10001001, enable = 1, clear = 0, Q = 10001001
#  D = 00000000, enable = 0, clear = 0, Q = 10001001
#  D = 00000001, enable = 1, clear = 1, Q = 00000000
# ** Note: $finish    : que5_tb.v(22)
#    Time: 40 ns  Iteration: 0  Instance: /tb
# End time: 15:30:59 on Feb 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
