
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.srcs/constrs_1/imports/computer-architecture-laboratory/mipssc.xdc]
Finished Parsing XDC File [/home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.srcs/constrs_1/imports/computer-architecture-laboratory/mipssc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1534.219 ; gain = 0.000 ; free physical = 472 ; free virtual = 7226
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.219 ; gain = 182.332 ; free physical = 471 ; free virtual = 7225
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1579.234 ; gain = 41.016 ; free physical = 464 ; free virtual = 7219

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bb55a5d1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2046.734 ; gain = 467.500 ; free physical = 128 ; free virtual = 6835

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c47e03d7

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 128 ; free virtual = 6768
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2817ad19f

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 128 ; free virtual = 6768
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 197 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e88dcddd

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 748 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e88dcddd

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 25caca9bf

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25caca9bf

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |              37  |             197  |                                              0  |
|  Sweep                        |               0  |             748  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
Ending Logic Optimization Task | Checksum: 25caca9bf

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 25caca9bf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25caca9bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
Ending Netlist Obfuscation Task | Checksum: 25caca9bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.734 ; gain = 588.516 ; free physical = 127 ; free virtual = 6768
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.734 ; gain = 0.000 ; free physical = 127 ; free virtual = 6768
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2158.750 ; gain = 0.000 ; free physical = 125 ; free virtual = 6766
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.750 ; gain = 0.000 ; free physical = 124 ; free virtual = 6766
INFO: [Common 17-1381] The checkpoint '/home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lhq/Workspace/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 125 ; free virtual = 6728
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c76de6c3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 125 ; free virtual = 6728
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 125 ; free virtual = 6728

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d0473a50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 118 ; free virtual = 6709

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c89b6ffa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 132 ; free virtual = 6721

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c89b6ffa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 132 ; free virtual = 6721
Phase 1 Placer Initialization | Checksum: 2c89b6ffa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 132 ; free virtual = 6721

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 234318bf1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 132 ; free virtual = 6721

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 122 ; free virtual = 6712

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2465aa0fe

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 6712
Phase 2 Global Placement | Checksum: 1ebceb5cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 6712

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ebceb5cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 6712

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22b746ef7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 6712

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 184048644

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 122 ; free virtual = 6712

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20f3d36f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 122 ; free virtual = 6712

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2c0a8be1d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25e780f05

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e7ff1d77

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709
Phase 3 Detail Placement | Checksum: 1e7ff1d77

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c90decbf

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c90decbf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.729. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e2f6eea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709
Phase 4.1 Post Commit Optimization | Checksum: 1e2f6eea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6709

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e2f6eea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6710

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e2f6eea2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6710

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6710
Phase 4.4 Final Placement Cleanup | Checksum: 1a69d8bf3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6710
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a69d8bf3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 120 ; free virtual = 6710
Ending Placer Task | Checksum: cd234d25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 130 ; free virtual = 6719
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 130 ; free virtual = 6719
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 126 ; free virtual = 6717
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 128 ; free virtual = 6719
INFO: [Common 17-1381] The checkpoint '/home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 123 ; free virtual = 6713
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2206.773 ; gain = 0.000 ; free physical = 129 ; free virtual = 6719
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 918a6958 ConstDB: 0 ShapeSum: 3b98e3cd RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a17a4cfc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2318.676 ; gain = 111.902 ; free physical = 118 ; free virtual = 6573
Post Restoration Checksum: NetGraph: 13a50c25 NumContArr: 8dd540d7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a17a4cfc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2343.672 ; gain = 136.898 ; free physical = 101 ; free virtual = 6542

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a17a4cfc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2358.672 ; gain = 151.898 ; free physical = 109 ; free virtual = 6519

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a17a4cfc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2358.672 ; gain = 151.898 ; free physical = 111 ; free virtual = 6518
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 82f9ac81

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 137 ; free virtual = 6517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.487  | TNS=0.000  | WHS=-0.017 | THS=-0.168 |

Phase 2 Router Initialization | Checksum: 118b3227d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6518

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1eda3e3d4

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 139 ; free virtual = 6519

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.486  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a40b4214

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519
Phase 4 Rip-up And Reroute | Checksum: 1a40b4214

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a40b4214

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a40b4214

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519
Phase 5 Delay and Skew Optimization | Checksum: 1a40b4214

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13e8cfbea

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.582  | TNS=0.000  | WHS=0.235  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13e8cfbea

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519
Phase 6 Post Hold Fix | Checksum: 13e8cfbea

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0833007 %
  Global Horizontal Routing Utilization  = 0.121199 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13e8cfbea

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 139 ; free virtual = 6519

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13e8cfbea

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a228d4ce

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 138 ; free virtual = 6519

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.582  | TNS=0.000  | WHS=0.235  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a228d4ce

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 139 ; free virtual = 6519
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 157 ; free virtual = 6537

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 2377.938 ; gain = 171.164 ; free physical = 157 ; free virtual = 6537
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2377.938 ; gain = 0.000 ; free physical = 157 ; free virtual = 6537
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.938 ; gain = 0.000 ; free physical = 154 ; free virtual = 6535
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2377.938 ; gain = 0.000 ; free physical = 153 ; free virtual = 6535
INFO: [Common 17-1381] The checkpoint '/home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lhq/Workspace/computer-architecture-laboratory/mips-sc/mips-sc.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 10:10:28 2019...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1346.723 ; gain = 0.000 ; free physical = 1113 ; free virtual = 7495
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2023.730 ; gain = 2.000 ; free physical = 370 ; free virtual = 6752
Restored from archive | CPU: 0.200000 secs | Memory: 1.717331 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2023.730 ; gain = 2.000 ; free physical = 370 ; free virtual = 6752
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.730 ; gain = 0.000 ; free physical = 371 ; free virtual = 6753
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2023.730 ; gain = 677.008 ; free physical = 370 ; free virtual = 6752
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lhq/Workspace/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.566 ; gain = 446.836 ; free physical = 468 ; free virtual = 6742
INFO: [Common 17-206] Exiting Vivado at Sat Mar 23 10:11:23 2019...
