architecture Behavioral of D_FF_Sim is

COMPONENT D_FF
  PORT( D, Res, Clk : IN STD_LOGIC; 
        Q, Qbar : OUT STD_LOGIC);
END COMPONENT;

    SIGNAL g0, g1, g2 : std_logic;
    SIGNAL Q, Qbar : std_logic;
begin
UUT: D_FF PORT MAP(D => g0, 
                   Res => g1, 
                   Clk => g2, 
                   Q  => Q,
                   Qbar=>Qbar);
process
   begin
    g0 <= '0'; -- set initial values
    g1 <= '0';
    g2 <= '0';
    WAIT FOR 100 ns; -- after 100 ns change inputs
    g2 <= '1';
    WAIT FOR 100 ns; --change again
    g1 <= '1';
    g2 <= '0';
    WAIT FOR 100 ns; --change again
    g2 <= '1';
    WAIT FOR 100 ns; --change again
    g0 <= '1';
    g1 <= '0';
    g2 <= '0';
    WAIT FOR 100 ns; --change again
    g2 <= '1';
    WAIT FOR 100 ns; --change again
    g1 <= '1';
    g2 <= '0';
    WAIT FOR 100 ns; --change again
    g2 <= '1';
    WAIT; -- will wait forever
end process;
end Behavioral;