Here you can see FIFO Memory design for both Asynchronous FIFO and Synchronous FIFO verilog code.
