#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jan 17 18:16:46 2019
# Process ID: 25176
# Current directory: /home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_linetest_0_0_synth_1
# Command line: vivado -log mmap_linetest_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mmap_linetest_0_0.tcl
# Log file: /home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_linetest_0_0_synth_1/mmap_linetest_0_0.vds
# Journal file: /home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_linetest_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mmap_linetest_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/huntingt/repos/ip_repo/point_decompression_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/huntingt/repos/ip_repo/3d_to_2d_converter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/huntingt/repos/ip_repo/simple_video_timer_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/huntingt/repos/PYNQ'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/huntingt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top mmap_linetest_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25327 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.781 ; gain = 8.902 ; free physical = 4838 ; free virtual = 11889
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mmap_linetest_0_0' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/bd/mmap/ip/mmap_linetest_0_0/synth/mmap_linetest_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'linetest' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/graphics.v:1]
INFO: [Synth 8-4471] merging register 'ready_reg' into 'dwait_reg' [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/graphics.v:8]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/graphics.v:8]
INFO: [Synth 8-6155] done synthesizing module 'linetest' (1#1) [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/new/graphics.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mmap_linetest_0_0' (2#1) [/home/huntingt/repos/hdmi_mmap/hdmi_mmap.srcs/sources_1/bd/mmap/ip/mmap_linetest_0_0/synth/mmap_linetest_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1424.531 ; gain = 54.652 ; free physical = 4746 ; free virtual = 11798
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.531 ; gain = 54.652 ; free physical = 4746 ; free virtual = 11798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1424.531 ; gain = 54.652 ; free physical = 4746 ; free virtual = 11798
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.551 ; gain = 0.000 ; free physical = 4380 ; free virtual = 11431
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.551 ; gain = 0.000 ; free physical = 4380 ; free virtual = 11431
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1751.551 ; gain = 2.000 ; free physical = 4372 ; free virtual = 11424
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4411 ; free virtual = 11465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4411 ; free virtual = 11465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4413 ; free virtual = 11467
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "color" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4400 ; free virtual = 11454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      9 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module linetest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      9 Bit        Muxes := 2     
	   9 Input      9 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "inst/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst/" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/color_reg )
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[0]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[1]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[2]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[3]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[4]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[5]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y1_reg[6]' (FDSE) to 'inst/y1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[0]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[1]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[2]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[3]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[4]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[5]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x1_reg[6]' (FDRE) to 'inst/x1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[0]' (FDRE) to 'inst/y0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[1]' (FDRE) to 'inst/y0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[2]' (FDRE) to 'inst/y0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[3]' (FDRE) to 'inst/y0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[4]' (FDRE) to 'inst/y0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[5]' (FDRE) to 'inst/y0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/y0_reg[6]' (FDRE) to 'inst/y0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[0]' (FDRE) to 'inst/x0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[1]' (FDRE) to 'inst/x0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[2]' (FDRE) to 'inst/x0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[3]' (FDRE) to 'inst/x0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[4]' (FDRE) to 'inst/x0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[5]' (FDRE) to 'inst/x0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/x0_reg[6]' (FDRE) to 'inst/x0_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst/mode_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4384 ; free virtual = 11439
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4178 ; free virtual = 11233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4178 ; free virtual = 11233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4176 ; free virtual = 11232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     8|
|5     |LUT5 |     3|
|6     |LUT6 |     3|
|7     |FDRE |    12|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |    33|
|2     |  inst   |linetest |    33|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1751.551 ; gain = 381.672 ; free physical = 4170 ; free virtual = 11226
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1751.551 ; gain = 54.652 ; free physical = 4228 ; free virtual = 11284
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1751.559 ; gain = 381.672 ; free physical = 4228 ; free virtual = 11284
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1751.559 ; gain = 0.000 ; free physical = 4159 ; free virtual = 11215
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1751.559 ; gain = 381.777 ; free physical = 4214 ; free virtual = 11270
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.559 ; gain = 0.000 ; free physical = 4214 ; free virtual = 11269
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_linetest_0_0_synth_1/mmap_linetest_0_0.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1775.562 ; gain = 0.000 ; free physical = 4194 ; free virtual = 11249
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/huntingt/repos/hdmi_mmap/hdmi_mmap.runs/mmap_linetest_0_0_synth_1/mmap_linetest_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mmap_linetest_0_0_utilization_synth.rpt -pb mmap_linetest_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 17 18:17:47 2019...
