vendor_name = ModelSim
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ors/or_4.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ors/or_3.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ands/and_32_bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ands/and_4.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ands/and_3.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/muxes/mux2x1_32bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/muxes/mux2x1_4bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/adders/fulladder_gm.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/adders/cla_gen_4.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/adders/cl_adder_4.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/adders/adder_16.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/my_testbench.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ands/and_4bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/muxes/mux8x1_32bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/ors/or_32_bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/nors/nor_32_bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/xors/xor_32_bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/adders/adder_32.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/subtractors/subtractor_32.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/nots/not_32_bit.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/lessthan/lessthan_32.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/muxes/mux_2x1.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/mod_related/mod_fsm.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/mod_related/mod_cu.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/mod_related/mod_dp.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/mod_related/mod.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/alu.v
source_file = 1, C:/Users/boran/Homeworks-and-Solutions/cse331/Project2/db/Project2.cbx.xml
design_name = alu
instance = comp, \result[0]~output , result[0]~output, alu, 1
instance = comp, \result[1]~output , result[1]~output, alu, 1
instance = comp, \result[2]~output , result[2]~output, alu, 1
instance = comp, \result[3]~output , result[3]~output, alu, 1
instance = comp, \result[4]~output , result[4]~output, alu, 1
instance = comp, \result[5]~output , result[5]~output, alu, 1
instance = comp, \result[6]~output , result[6]~output, alu, 1
instance = comp, \result[7]~output , result[7]~output, alu, 1
instance = comp, \result[8]~output , result[8]~output, alu, 1
instance = comp, \result[9]~output , result[9]~output, alu, 1
instance = comp, \result[10]~output , result[10]~output, alu, 1
instance = comp, \result[11]~output , result[11]~output, alu, 1
instance = comp, \result[12]~output , result[12]~output, alu, 1
instance = comp, \result[13]~output , result[13]~output, alu, 1
instance = comp, \result[14]~output , result[14]~output, alu, 1
instance = comp, \result[15]~output , result[15]~output, alu, 1
instance = comp, \result[16]~output , result[16]~output, alu, 1
instance = comp, \result[17]~output , result[17]~output, alu, 1
instance = comp, \result[18]~output , result[18]~output, alu, 1
instance = comp, \result[19]~output , result[19]~output, alu, 1
instance = comp, \result[20]~output , result[20]~output, alu, 1
instance = comp, \result[21]~output , result[21]~output, alu, 1
instance = comp, \result[22]~output , result[22]~output, alu, 1
instance = comp, \result[23]~output , result[23]~output, alu, 1
instance = comp, \result[24]~output , result[24]~output, alu, 1
instance = comp, \result[25]~output , result[25]~output, alu, 1
instance = comp, \result[26]~output , result[26]~output, alu, 1
instance = comp, \result[27]~output , result[27]~output, alu, 1
instance = comp, \result[28]~output , result[28]~output, alu, 1
instance = comp, \result[29]~output , result[29]~output, alu, 1
instance = comp, \result[30]~output , result[30]~output, alu, 1
instance = comp, \result[31]~output , result[31]~output, alu, 1
instance = comp, \b[31]~input , b[31]~input, alu, 1
instance = comp, \a[31]~input , a[31]~input, alu, 1
instance = comp, \lt1|different~0 , lt1|different~0, alu, 1
instance = comp, \sel[1]~input , sel[1]~input, alu, 1
instance = comp, \sel[2]~input , sel[2]~input, alu, 1
instance = comp, \sel[0]~input , sel[0]~input, alu, 1
instance = comp, \mux1|mux4|mux1|or5~0 , mux1|mux4|mux1|or5~0, alu, 1
instance = comp, \a[29]~input , a[29]~input, alu, 1
instance = comp, \b[29]~input , b[29]~input, alu, 1
instance = comp, \b[28]~input , b[28]~input, alu, 1
instance = comp, \a[28]~input , a[28]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a4|fa1|and1~0 , lt1|sub1|adder|adder2|a4|fa1|and1~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a4|gen|or_r3|or3~0 , lt1|sub1|adder|adder2|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \b[21]~input , b[21]~input, alu, 1
instance = comp, \a[21]~input , a[21]~input, alu, 1
instance = comp, \b[20]~input , b[20]~input, alu, 1
instance = comp, \a[20]~input , a[20]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a2|fa1|xor1~0 , lt1|sub1|adder|adder2|a2|fa1|xor1~0, alu, 1
instance = comp, \b[19]~input , b[19]~input, alu, 1
instance = comp, \a[19]~input , a[19]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a1|fa4|xor1~0 , lt1|sub1|adder|adder2|a1|fa4|xor1~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or3~0 , lt1|sub1|adder|adder2|level2|or_r3|or3~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or3~1 , lt1|sub1|adder|adder2|level2|or_r3|or3~1, alu, 1
instance = comp, \a[27]~input , a[27]~input, alu, 1
instance = comp, \b[27]~input , b[27]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a3|fa4|xor1~0 , lt1|sub1|adder|adder2|a3|fa4|xor1~0, alu, 1
instance = comp, \a[26]~input , a[26]~input, alu, 1
instance = comp, \b[26]~input , b[26]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a3|fa3|xor1~0 , lt1|sub1|adder|adder2|a3|fa3|xor1~0, alu, 1
instance = comp, \a[25]~input , a[25]~input, alu, 1
instance = comp, \b[24]~input , b[24]~input, alu, 1
instance = comp, \b[25]~input , b[25]~input, alu, 1
instance = comp, \a[24]~input , a[24]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a3|gen|and4_1|and3 , lt1|sub1|adder|adder2|a3|gen|and4_1|and3, alu, 1
instance = comp, \b[22]~input , b[22]~input, alu, 1
instance = comp, \a[23]~input , a[23]~input, alu, 1
instance = comp, \b[23]~input , b[23]~input, alu, 1
instance = comp, \sub1|adder|adder2|level2|or_r3|or3~0 , sub1|adder|adder2|level2|or_r3|or3~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or3~3 , lt1|sub1|adder|adder2|level2|or_r3|or3~3, alu, 1
instance = comp, \a[22]~input , a[22]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or3~4 , lt1|sub1|adder|adder2|level2|or_r3|or3~4, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a2|fa4|xor1~0 , lt1|sub1|adder|adder2|a2|fa4|xor1~0, alu, 1
instance = comp, \sub1|adder|adder2|level2|or_r2|or1~0 , sub1|adder|adder2|level2|or_r2|or1~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or3~2 , lt1|sub1|adder|adder2|level2|or_r3|or3~2, alu, 1
instance = comp, \b[13]~input , b[13]~input, alu, 1
instance = comp, \b[16]~input , b[16]~input, alu, 1
instance = comp, \b[18]~input , b[18]~input, alu, 1
instance = comp, \a[18]~input , a[18]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a1|fa3|xor1~0 , lt1|sub1|adder|adder2|a1|fa3|xor1~0, alu, 1
instance = comp, \b[17]~input , b[17]~input, alu, 1
instance = comp, \a[17]~input , a[17]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~4 , lt1|sub1|adder|adder2|level2|or_r3|or1~4, alu, 1
instance = comp, \a[15]~input , a[15]~input, alu, 1
instance = comp, \b[15]~input , b[15]~input, alu, 1
instance = comp, \a[16]~input , a[16]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~5 , lt1|sub1|adder|adder2|level2|or_r3|or1~5, alu, 1
instance = comp, \a[12]~input , a[12]~input, alu, 1
instance = comp, \b[10]~input , b[10]~input, alu, 1
instance = comp, \a[10]~input , a[10]~input, alu, 1
instance = comp, \a[11]~input , a[11]~input, alu, 1
instance = comp, \b[11]~input , b[11]~input, alu, 1
instance = comp, \b[8]~input , b[8]~input, alu, 1
instance = comp, \b[9]~input , b[9]~input, alu, 1
instance = comp, \a[8]~input , a[8]~input, alu, 1
instance = comp, \a[9]~input , a[9]~input, alu, 1
instance = comp, \sub1|adder|adder1|a3|gen|or4_1|or3~0 , sub1|adder|adder1|a3|gen|or4_1|or3~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~1 , lt1|sub1|adder|adder2|level2|or_r3|or1~1, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a3|gen|and4_1|and3~0 , lt1|sub1|adder|adder1|a3|gen|and4_1|and3~0, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a3|gen|and4_1|and3 , lt1|sub1|adder|adder1|a3|gen|and4_1|and3, alu, 1
instance = comp, \a[7]~input , a[7]~input, alu, 1
instance = comp, \b[7]~input , b[7]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~2 , lt1|sub1|adder|adder2|level2|or_r3|or1~2, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a2|fa4|xor1~0 , lt1|sub1|adder|adder1|a2|fa4|xor1~0, alu, 1
instance = comp, \b[5]~input , b[5]~input, alu, 1
instance = comp, \a[5]~input , a[5]~input, alu, 1
instance = comp, \b[4]~input , b[4]~input, alu, 1
instance = comp, \a[4]~input , a[4]~input, alu, 1
instance = comp, \b[0]~input , b[0]~input, alu, 1
instance = comp, \b[1]~input , b[1]~input, alu, 1
instance = comp, \a[0]~input , a[0]~input, alu, 1
instance = comp, \a[1]~input , a[1]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a1|gen|or4_1|or1~0 , lt1|sub1|adder|adder1|a1|gen|or4_1|or1~0, alu, 1
instance = comp, \a[2]~input , a[2]~input, alu, 1
instance = comp, \b[3]~input , b[3]~input, alu, 1
instance = comp, \sub1|adder|adder1|level2|or_r1~0 , sub1|adder|adder1|level2|or_r1~0, alu, 1
instance = comp, \a[3]~input , a[3]~input, alu, 1
instance = comp, \b[2]~input , b[2]~input, alu, 1
instance = comp, \sub1|adder|adder1|level2|or_r1~1 , sub1|adder|adder1|level2|or_r1~1, alu, 1
instance = comp, \sub1|adder|adder1|a2|gen|or_r1 , sub1|adder|adder1|a2|gen|or_r1, alu, 1
instance = comp, \sub1|adder|adder1|a2|gen|or_r3|or3~0 , sub1|adder|adder1|a2|gen|or_r3|or3~0, alu, 1
instance = comp, \a[6]~input , a[6]~input, alu, 1
instance = comp, \b[6]~input , b[6]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~0 , lt1|sub1|adder|adder2|level2|or_r3|or1~0, alu, 1
instance = comp, \b[12]~input , b[12]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~3 , lt1|sub1|adder|adder2|level2|or_r3|or1~3, alu, 1
instance = comp, \b[14]~input , b[14]~input, alu, 1
instance = comp, \a[14]~input , a[14]~input, alu, 1
instance = comp, \a[13]~input , a[13]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~6 , lt1|sub1|adder|adder2|level2|or_r3|or1~6, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~7 , lt1|sub1|adder|adder2|level2|or_r3|or1~7, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or1~8 , lt1|sub1|adder|adder2|level2|or_r3|or1~8, alu, 1
instance = comp, \lt1|sub1|adder|adder2|level2|or_r3|or3~5 , lt1|sub1|adder|adder2|level2|or_r3|or3~5, alu, 1
instance = comp, \b[30]~input , b[30]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a4|fa1|xor1~0 , lt1|sub1|adder|adder2|a4|fa1|xor1~0, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a4|fa2|xor1~0 , lt1|sub1|adder|adder2|a4|fa2|xor1~0, alu, 1
instance = comp, \a[30]~input , a[30]~input, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a4|gen|or_r3|or3~1 , lt1|sub1|adder|adder2|a4|gen|or_r3|or3~1, alu, 1
instance = comp, \clk~input , clk~input, alu, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|fa1|xor2 , mod1|dp1|sub1|adder|adder1|a1|fa1|xor2, alu, 1
instance = comp, \reset~input , reset~input, alu, 1
instance = comp, \mod1|state~0 , mod1|state~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|fa2|xor1~0 , mod1|dp1|sub1|adder|adder2|a4|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa3|xor1~0 , mod1|dp1|sub1|adder|adder2|a3|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|fa2|xor3 , mod1|dp1|sub1|adder|adder1|a1|fa2|xor3, alu, 1
instance = comp, \mod1|temp[1] , mod1|temp[1], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|fa3|xor3 , mod1|dp1|sub1|adder|adder1|a1|fa3|xor3, alu, 1
instance = comp, \mod1|temp[2] , mod1|temp[2], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder1|a1|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|fa4|xor1~0 , mod1|dp1|sub1|adder|adder1|a1|fa4|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|fa4|xor3 , mod1|dp1|sub1|adder|adder1|a1|fa4|xor3, alu, 1
instance = comp, \mod1|temp[3] , mod1|temp[3], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~0 , mod1|dp1|sub1|adder|adder1|or1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa1|xor1~0 , mod1|dp1|sub1|adder|adder1|a2|fa1|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa1|xor3 , mod1|dp1|sub1|adder|adder1|a2|fa1|xor3, alu, 1
instance = comp, \mod1|temp[4] , mod1|temp[4], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa2|xor1~0 , mod1|dp1|sub1|adder|adder1|a2|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa2|xor3 , mod1|dp1|sub1|adder|adder1|a2|fa2|xor3, alu, 1
instance = comp, \mod1|temp[5] , mod1|temp[5], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa3|xor1~0 , mod1|dp1|sub1|adder|adder1|a2|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|gen|or_r1 , mod1|dp1|sub1|adder|adder1|a2|gen|or_r1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa3|xor3 , mod1|dp1|sub1|adder|adder1|a2|fa3|xor3, alu, 1
instance = comp, \mod1|temp[6] , mod1|temp[6], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder1|a2|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|fa4|xor3 , mod1|dp1|sub1|adder|adder1|a2|fa4|xor3, alu, 1
instance = comp, \mod1|temp[7] , mod1|temp[7], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|gen|or4_1|or3~0 , mod1|dp1|sub1|adder|adder1|a2|gen|or4_1|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a2|gen|or4_1|or3~1 , mod1|dp1|sub1|adder|adder1|a2|gen|or4_1|or3~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~7 , mod1|dp1|sub1|adder|adder1|or1~7, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~1 , mod1|dp1|sub1|adder|adder1|or1~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|fa2|xor1~0 , mod1|dp1|sub1|adder|adder1|a3|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|fa1|xor3 , mod1|dp1|sub1|adder|adder1|a3|fa1|xor3, alu, 1
instance = comp, \mod1|temp[8] , mod1|temp[8], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|fa2|xor3 , mod1|dp1|sub1|adder|adder1|a3|fa2|xor3, alu, 1
instance = comp, \mod1|temp[9] , mod1|temp[9], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~0 , mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|gen|or_r2|or1 , mod1|dp1|sub1|adder|adder1|a3|gen|or_r2|or1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|fa3|xor1~0 , mod1|dp1|sub1|adder|adder1|a3|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|fa3|xor3 , mod1|dp1|sub1|adder|adder1|a3|fa3|xor3, alu, 1
instance = comp, \mod1|temp[10] , mod1|temp[10], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder1|a3|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|fa4|xor3 , mod1|dp1|sub1|adder|adder1|a3|fa4|xor3, alu, 1
instance = comp, \mod1|temp[11] , mod1|temp[11], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|level2|and3_3~0 , mod1|dp1|sub1|adder|adder1|level2|and3_3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|level2|and3_3~1 , mod1|dp1|sub1|adder|adder1|level2|and3_3~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~2 , mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~2, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~1 , mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~3 , mod1|dp1|sub1|adder|adder1|a3|gen|or4_1|or3~3, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa1|xor3 , mod1|dp1|sub1|adder|adder1|a4|fa1|xor3, alu, 1
instance = comp, \mod1|temp[12] , mod1|temp[12], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa1|xor1~0 , mod1|dp1|sub1|adder|adder1|a4|fa1|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|gen|or_r1 , mod1|dp1|sub1|adder|adder1|a4|gen|or_r1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa2|xor1~0 , mod1|dp1|sub1|adder|adder1|a4|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa2|xor3 , mod1|dp1|sub1|adder|adder1|a4|fa2|xor3, alu, 1
instance = comp, \mod1|temp[13] , mod1|temp[13], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa3|xor3 , mod1|dp1|sub1|adder|adder1|a4|fa3|xor3, alu, 1
instance = comp, \mod1|temp[14] , mod1|temp[14], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa3|xor1~0 , mod1|dp1|sub1|adder|adder1|a4|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder1|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa4|xor3 , mod1|dp1|sub1|adder|adder1|a4|fa4|xor3, alu, 1
instance = comp, \mod1|temp[15] , mod1|temp[15], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~5 , mod1|dp1|sub1|adder|adder1|or1~5, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~2 , mod1|dp1|sub1|adder|adder1|or1~2, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~6 , mod1|dp1|sub1|adder|adder1|or1~6, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~3 , mod1|dp1|sub1|adder|adder1|or1~3, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|or1~4 , mod1|dp1|sub1|adder|adder1|or1~4, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa1|xor3 , mod1|dp1|sub1|adder|adder2|a1|fa1|xor3, alu, 1
instance = comp, \mod1|temp[16]~feeder , mod1|temp[16]~feeder, alu, 1
instance = comp, \mod1|temp[16] , mod1|temp[16], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa1|xor1~0 , mod1|dp1|sub1|adder|adder2|a1|fa1|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~0 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa1|and1 , mod1|dp1|sub1|adder|adder2|a1|fa1|and1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa3|xor1~0 , mod1|dp1|sub1|adder|adder2|a1|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa2|xor1~0 , mod1|dp1|sub1|adder|adder2|a1|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa2|xor3 , mod1|dp1|sub1|adder|adder2|a1|fa2|xor3, alu, 1
instance = comp, \mod1|temp[17] , mod1|temp[17], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa3|xor3 , mod1|dp1|sub1|adder|adder2|a1|fa3|xor3, alu, 1
instance = comp, \mod1|temp[18] , mod1|temp[18], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder2|a1|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa4|xor3~0 , mod1|dp1|sub1|adder|adder2|a1|fa4|xor3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a1|fa4|xor3 , mod1|dp1|sub1|adder|adder2|a1|fa4|xor3, alu, 1
instance = comp, \mod1|temp[19] , mod1|temp[19], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~3 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~3, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa1|xor1~0 , mod1|dp1|sub1|adder|adder2|a2|fa1|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~1 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~2 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~2, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa1|xor3 , mod1|dp1|sub1|adder|adder2|a2|fa1|xor3, alu, 1
instance = comp, \mod1|temp[20] , mod1|temp[20], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~6 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~6, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa2|xor1~0 , mod1|dp1|sub1|adder|adder2|a2|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa2|xor3 , mod1|dp1|sub1|adder|adder2|a2|fa2|xor3, alu, 1
instance = comp, \mod1|temp[21] , mod1|temp[21], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa2|and1~0 , mod1|dp1|sub1|adder|adder2|a2|fa2|and1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|gen|or_r2|or1~0 , mod1|dp1|sub1|adder|adder2|a2|gen|or_r2|or1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa3|xor3 , mod1|dp1|sub1|adder|adder2|a2|fa3|xor3, alu, 1
instance = comp, \mod1|temp[22] , mod1|temp[22], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a2|fa4|xor3 , mod1|dp1|sub1|adder|adder2|a2|fa4|xor3, alu, 1
instance = comp, \mod1|temp[23] , mod1|temp[23], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~1 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~5 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~5, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~0 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~7 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~7, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~2 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~2, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa2|xor1~0 , mod1|dp1|sub1|adder|adder2|a3|fa2|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa1|xor3 , mod1|dp1|sub1|adder|adder2|a3|fa1|xor3, alu, 1
instance = comp, \mod1|temp[24] , mod1|temp[24], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa2|xor3 , mod1|dp1|sub1|adder|adder2|a3|fa2|xor3, alu, 1
instance = comp, \mod1|temp[25] , mod1|temp[25], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa3|xor3 , mod1|dp1|sub1|adder|adder2|a3|fa3|xor3, alu, 1
instance = comp, \mod1|temp[26] , mod1|temp[26], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa3|and1~0 , mod1|dp1|sub1|adder|adder2|a3|fa3|and1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder2|a3|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|gen|or_r3|or3 , mod1|dp1|sub1|adder|adder2|a3|gen|or_r3|or3, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa4|xor3 , mod1|dp1|sub1|adder|adder2|a3|fa4|xor3, alu, 1
instance = comp, \mod1|temp[27] , mod1|temp[27], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~3 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~3, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|fa1|xor3 , mod1|dp1|sub1|adder|adder2|a4|fa1|xor3, alu, 1
instance = comp, \mod1|temp[28] , mod1|temp[28], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|gen|or_r3|or1 , mod1|dp1|sub1|adder|adder2|a4|gen|or_r3|or1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|fa2|xor3 , mod1|dp1|sub1|adder|adder2|a4|fa2|xor3, alu, 1
instance = comp, \mod1|temp[29] , mod1|temp[29], alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|fa3|xor1~0 , mod1|dp1|sub1|adder|adder2|a4|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|fa3|xor3 , mod1|dp1|sub1|adder|adder2|a4|fa3|xor3, alu, 1
instance = comp, \mod1|temp[30] , mod1|temp[30], alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|a4|gen|or_r3|or1~1 , mod1|dp1|lt1|sub1|adder|adder2|a4|gen|or_r3|or1~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|gen|or_r3|or3~0 , mod1|dp1|sub1|adder|adder2|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a4|fa4|xor3 , mod1|dp1|sub1|adder|adder2|a4|fa4|xor3, alu, 1
instance = comp, \mod1|temp[31] , mod1|temp[31], alu, 1
instance = comp, \mod1|dp1|lt1|mux1|or1~0 , mod1|dp1|lt1|mux1|or1~0, alu, 1
instance = comp, \mod1|dp1|lt1|mux1|or1~1 , mod1|dp1|lt1|mux1|or1~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~4 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or3~4, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa4|xor3~1 , mod1|dp1|sub1|adder|adder2|a3|fa4|xor3~1, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|a3|fa4|xor3~0 , mod1|dp1|sub1|adder|adder2|a3|fa4|xor3~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~6 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~6, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~7 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~7, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~6 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~6, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~5 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~5, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~1 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~0 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~4 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~4, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~2 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~2, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~3 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~3, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~3 , mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~3, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~1 , mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~2 , mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~2, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~0 , mod1|dp1|lt1|sub1|adder|adder2|level2|and1_1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a4|fa4|and1~0 , mod1|dp1|lt1|sub1|adder|adder1|a4|fa4|and1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~2 , mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~2, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~3 , mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~3, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~1 , mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a4|gen|and4_1|and3~1 , mod1|dp1|lt1|sub1|adder|adder1|a4|gen|and4_1|and3~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a4|gen|and4_1|and3~0 , mod1|dp1|lt1|sub1|adder|adder1|a4|gen|and4_1|and3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a4|fa4|xor3~0 , mod1|dp1|sub1|adder|adder1|a4|fa4|xor3~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|andg3~1 , mod1|dp1|lt1|sub1|adder|adder1|level2|andg3~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|andg3~0 , mod1|dp1|lt1|sub1|adder|adder1|level2|andg3~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a3|fa4|xor1~0 , mod1|dp1|lt1|sub1|adder|adder1|a3|fa4|xor1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~7 , mod1|dp1|lt1|sub1|adder|adder1|or1~7, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~8 , mod1|dp1|lt1|sub1|adder|adder1|or1~8, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~9 , mod1|dp1|lt1|sub1|adder|adder1|or1~9, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a2|gen|and4_1|and3~1 , mod1|dp1|lt1|sub1|adder|adder1|a2|gen|and4_1|and3~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a2|gen|and4_1|and3~0 , mod1|dp1|lt1|sub1|adder|adder1|a2|gen|and4_1|and3~0, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder1|a1|gen|or_r3|or3~1 , mod1|dp1|sub1|adder|adder1|a1|gen|or_r3|or3~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~2 , mod1|dp1|lt1|sub1|adder|adder1|or1~2, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~3 , mod1|dp1|lt1|sub1|adder|adder1|or1~3, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~4 , mod1|dp1|lt1|sub1|adder|adder1|or1~4, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a2|fa4|xor1~0 , mod1|dp1|lt1|sub1|adder|adder1|a2|fa4|xor1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~0 , mod1|dp1|lt1|sub1|adder|adder1|or1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~5 , mod1|dp1|lt1|sub1|adder|adder1|or1~5, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|a3|fa3|xor1~0 , mod1|dp1|lt1|sub1|adder|adder1|a3|fa3|xor1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~3 , mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~3, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~4 , mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~4, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~0 , mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~1 , mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~2 , mod1|dp1|lt1|sub1|adder|adder1|level2|or4_1|or1~2, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~1 , mod1|dp1|lt1|sub1|adder|adder1|or1~1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder1|or1~6 , mod1|dp1|lt1|sub1|adder|adder1|or1~6, alu, 1
instance = comp, \mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~4 , mod1|dp1|sub1|adder|adder2|level2|or_r3|or1~4, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~0 , mod1|dp1|lt1|sub1|adder|adder2|a1|gen|or4_1|or1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or1~0 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or1~0, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or1 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or1, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~5 , mod1|dp1|lt1|sub1|adder|adder2|level2|or_r3|or3~5, alu, 1
instance = comp, \mod1|dp1|lt1|sub1|adder|adder2|a4|gen|or_r3|or1~0 , mod1|dp1|lt1|sub1|adder|adder2|a4|gen|or_r3|or1~0, alu, 1
instance = comp, \mod1|cu1|next_state[0]~0 , mod1|cu1|next_state[0]~0, alu, 1
instance = comp, \mod1|state[0] , mod1|state[0], alu, 1
instance = comp, \mod1|state~2 , mod1|state~2, alu, 1
instance = comp, \mod1|state~1 , mod1|state~1, alu, 1
instance = comp, \mod1|state[1] , mod1|state[1], alu, 1
instance = comp, \mod1|Equal0~0 , mod1|Equal0~0, alu, 1
instance = comp, \mod1|temp[0] , mod1|temp[0], alu, 1
instance = comp, \mod1|result[0]~0 , mod1|result[0]~0, alu, 1
instance = comp, \mod1|result[0] , mod1|result[0], alu, 1
instance = comp, \mux1|mux4|mux1|or5~2 , mux1|mux4|mux1|or5~2, alu, 1
instance = comp, \mux1|mux4|mux1|or5~1 , mux1|mux4|mux1|or5~1, alu, 1
instance = comp, \mux1|mux4|mux1|or5~3 , mux1|mux4|mux1|or5~3, alu, 1
instance = comp, \mux1|mux6|mux8|or7~0 , mux1|mux6|mux8|or7~0, alu, 1
instance = comp, \mux1|mux6|mux8|or7~1 , mux1|mux6|mux8|or7~1, alu, 1
instance = comp, \sub1|adder|adder1|a1|fa2|xor3 , sub1|adder|adder1|a1|fa2|xor3, alu, 1
instance = comp, \mux1|mux6|mux1|or6~0 , mux1|mux6|mux1|or6~0, alu, 1
instance = comp, \mod1|result[1] , mod1|result[1], alu, 1
instance = comp, \mux1|mux2|mux1|and2|and2 , mux1|mux2|mux1|and2|and2, alu, 1
instance = comp, \mux1|mux6|mux1|or6~1 , mux1|mux6|mux1|or6~1, alu, 1
instance = comp, \mux1|mux6|mux1|or7~0 , mux1|mux6|mux1|or7~0, alu, 1
instance = comp, \sub1|adder|adder1|a1|gen|or_r3|or3~0 , sub1|adder|adder1|a1|gen|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder1|a1|fa3|xor3 , sub1|adder|adder1|a1|fa3|xor3, alu, 1
instance = comp, \mod1|result[2] , mod1|result[2], alu, 1
instance = comp, \add1|adder1|a1|gen|or_r3|or3~0 , add1|adder1|a1|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux1|and2|and3 , mux1|mux2|mux1|and2|and3, alu, 1
instance = comp, \mux1|mux6|mux1|or7~1 , mux1|mux6|mux1|or7~1, alu, 1
instance = comp, \mux1|mux2|mux1|and2|and4 , mux1|mux2|mux1|and2|and4, alu, 1
instance = comp, \mux1|mux6|mux1|or8~0 , mux1|mux6|mux1|or8~0, alu, 1
instance = comp, \sub1|adder|adder1|a1|fa4|xor3 , sub1|adder|adder1|a1|fa4|xor3, alu, 1
instance = comp, \mod1|result[3] , mod1|result[3], alu, 1
instance = comp, \mux1|mux6|mux1|or8~1 , mux1|mux6|mux1|or8~1, alu, 1
instance = comp, \add1|adder1|a1|gen|or4_1|or3 , add1|adder1|a1|gen|or4_1|or3, alu, 1
instance = comp, \mux1|mux2|mux2|and2|and1 , mux1|mux2|mux2|and2|and1, alu, 1
instance = comp, \mux1|mux6|mux2|or5~0 , mux1|mux6|mux2|or5~0, alu, 1
instance = comp, \sub1|adder|adder1|a2|fa1|xor3 , sub1|adder|adder1|a2|fa1|xor3, alu, 1
instance = comp, \mod1|result[4] , mod1|result[4], alu, 1
instance = comp, \mux1|mux6|mux2|or5~1 , mux1|mux6|mux2|or5~1, alu, 1
instance = comp, \sub1|adder|adder1|a2|fa2|xor3 , sub1|adder|adder1|a2|fa2|xor3, alu, 1
instance = comp, \mux1|mux6|mux2|or6~0 , mux1|mux6|mux2|or6~0, alu, 1
instance = comp, \mod1|result[5] , mod1|result[5], alu, 1
instance = comp, \mux1|mux2|mux2|and2|and2 , mux1|mux2|mux2|and2|and2, alu, 1
instance = comp, \mux1|mux6|mux2|or6~1 , mux1|mux6|mux2|or6~1, alu, 1
instance = comp, \sub1|adder|adder1|a2|fa3|xor3 , sub1|adder|adder1|a2|fa3|xor3, alu, 1
instance = comp, \add1|adder1|a2|gen|or_r3|or3~0 , add1|adder1|a2|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux2|and2|and3 , mux1|mux2|mux2|and2|and3, alu, 1
instance = comp, \mod1|result[6] , mod1|result[6], alu, 1
instance = comp, \mux1|mux6|mux2|or7~0 , mux1|mux6|mux2|or7~0, alu, 1
instance = comp, \mux1|mux6|mux2|or7~1 , mux1|mux6|mux2|or7~1, alu, 1
instance = comp, \mux1|mux2|mux2|and2|and4 , mux1|mux2|mux2|and2|and4, alu, 1
instance = comp, \sub1|adder|adder1|a2|fa4|xor3 , sub1|adder|adder1|a2|fa4|xor3, alu, 1
instance = comp, \mod1|result[7] , mod1|result[7], alu, 1
instance = comp, \mux1|mux6|mux2|or8~0 , mux1|mux6|mux2|or8~0, alu, 1
instance = comp, \mux1|mux6|mux2|or8~1 , mux1|mux6|mux2|or8~1, alu, 1
instance = comp, \add1|adder1|a2|gen|or4_1|or3~0 , add1|adder1|a2|gen|or4_1|or3~0, alu, 1
instance = comp, \add1|adder1|level2|or_r2|or2~0 , add1|adder1|level2|or_r2|or2~0, alu, 1
instance = comp, \add1|adder1|level2|and2_2~0 , add1|adder1|level2|and2_2~0, alu, 1
instance = comp, \add1|adder1|level2|or_r2|or2 , add1|adder1|level2|or_r2|or2, alu, 1
instance = comp, \mux1|mux2|mux3|and2|and1 , mux1|mux2|mux3|and2|and1, alu, 1
instance = comp, \mux1|mux6|mux3|or5~0 , mux1|mux6|mux3|or5~0, alu, 1
instance = comp, \sub1|adder|adder1|a2|gen|or4_1|or3~0 , sub1|adder|adder1|a2|gen|or4_1|or3~0, alu, 1
instance = comp, \sub1|adder|adder1|level2|or_r2|or1~0 , sub1|adder|adder1|level2|or_r2|or1~0, alu, 1
instance = comp, \sub1|adder|adder1|level2|or_r2|or1~1 , sub1|adder|adder1|level2|or_r2|or1~1, alu, 1
instance = comp, \sub1|adder|adder1|level2|or_r3|or3~0 , sub1|adder|adder1|level2|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder1|a3|fa1|xor3 , sub1|adder|adder1|a3|fa1|xor3, alu, 1
instance = comp, \mod1|result[8] , mod1|result[8], alu, 1
instance = comp, \mux1|mux6|mux3|or5~1 , mux1|mux6|mux3|or5~1, alu, 1
instance = comp, \sub1|adder|adder1|a3|gen|or_r1 , sub1|adder|adder1|a3|gen|or_r1, alu, 1
instance = comp, \sub1|adder|adder1|a3|fa2|xor3 , sub1|adder|adder1|a3|fa2|xor3, alu, 1
instance = comp, \mux1|mux6|mux3|or6~0 , mux1|mux6|mux3|or6~0, alu, 1
instance = comp, \add1|adder1|a3|gen|or_r1 , add1|adder1|a3|gen|or_r1, alu, 1
instance = comp, \mux1|mux2|mux3|and2|and2 , mux1|mux2|mux3|and2|and2, alu, 1
instance = comp, \mod1|result[9] , mod1|result[9], alu, 1
instance = comp, \mux1|mux6|mux3|or6~1 , mux1|mux6|mux3|or6~1, alu, 1
instance = comp, \add1|adder1|a3|gen|or_r3|or3~0 , add1|adder1|a3|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux3|and2|and3 , mux1|mux2|mux3|and2|and3, alu, 1
instance = comp, \sub1|adder|adder1|a3|gen|or_r3|or3~0 , sub1|adder|adder1|a3|gen|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder1|a3|fa3|xor3 , sub1|adder|adder1|a3|fa3|xor3, alu, 1
instance = comp, \mod1|result[10] , mod1|result[10], alu, 1
instance = comp, \mux1|mux6|mux3|or7~0 , mux1|mux6|mux3|or7~0, alu, 1
instance = comp, \mux1|mux6|mux3|or7~1 , mux1|mux6|mux3|or7~1, alu, 1
instance = comp, \mux1|mux6|mux3|or8~0 , mux1|mux6|mux3|or8~0, alu, 1
instance = comp, \mux1|mux2|mux3|and2|and4 , mux1|mux2|mux3|and2|and4, alu, 1
instance = comp, \mod1|result[11] , mod1|result[11], alu, 1
instance = comp, \sub1|adder|adder1|a3|fa4|xor3 , sub1|adder|adder1|a3|fa4|xor3, alu, 1
instance = comp, \mux1|mux6|mux3|or8~1 , mux1|mux6|mux3|or8~1, alu, 1
instance = comp, \add1|adder1|level2|or4_1|or3~0 , add1|adder1|level2|or4_1|or3~0, alu, 1
instance = comp, \add1|adder1|a3|gen|or4_1|or3~0 , add1|adder1|a3|gen|or4_1|or3~0, alu, 1
instance = comp, \add1|adder1|a3|gen|or4_1|or3~1 , add1|adder1|a3|gen|or4_1|or3~1, alu, 1
instance = comp, \add1|adder1|level2|or_r3|or3~0 , add1|adder1|level2|or_r3|or3~0, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a4|fa1|xor1~0 , lt1|sub1|adder|adder1|a4|fa1|xor1~0, alu, 1
instance = comp, \mux1|mux2|mux4|and2|and1 , mux1|mux2|mux4|and2|and1, alu, 1
instance = comp, \mux1|mux6|mux4|or5~0 , mux1|mux6|mux4|or5~0, alu, 1
instance = comp, \sub1|adder|adder1|level2|or_r3|or3~1 , sub1|adder|adder1|level2|or_r3|or3~1, alu, 1
instance = comp, \sub1|adder|adder1|a4|fa1|xor3 , sub1|adder|adder1|a4|fa1|xor3, alu, 1
instance = comp, \mod1|result[12] , mod1|result[12], alu, 1
instance = comp, \mux1|mux6|mux4|or5~1 , mux1|mux6|mux4|or5~1, alu, 1
instance = comp, \add1|adder1|a4|gen|or_r1 , add1|adder1|a4|gen|or_r1, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a4|fa2|xor1~0 , lt1|sub1|adder|adder1|a4|fa2|xor1~0, alu, 1
instance = comp, \mux1|mux2|mux4|and2|and2 , mux1|mux2|mux4|and2|and2, alu, 1
instance = comp, \sub1|adder|adder1|a4|gen|or_r1 , sub1|adder|adder1|a4|gen|or_r1, alu, 1
instance = comp, \sub1|adder|adder1|a4|fa2|xor3 , sub1|adder|adder1|a4|fa2|xor3, alu, 1
instance = comp, \mux1|mux6|mux4|or6~0 , mux1|mux6|mux4|or6~0, alu, 1
instance = comp, \mod1|result[13] , mod1|result[13], alu, 1
instance = comp, \mux1|mux6|mux4|or6~1 , mux1|mux6|mux4|or6~1, alu, 1
instance = comp, \sub1|adder|adder1|a4|gen|or_r3|or3~0 , sub1|adder|adder1|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder1|a4|fa3|xor3 , sub1|adder|adder1|a4|fa3|xor3, alu, 1
instance = comp, \mux1|mux6|mux4|or7~0 , mux1|mux6|mux4|or7~0, alu, 1
instance = comp, \mod1|result[14] , mod1|result[14], alu, 1
instance = comp, \add1|adder1|a4|gen|or_r3|or3~0 , add1|adder1|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux4|and2|and3 , mux1|mux2|mux4|and2|and3, alu, 1
instance = comp, \mux1|mux6|mux4|or7~1 , mux1|mux6|mux4|or7~1, alu, 1
instance = comp, \mux1|mux2|mux4|and2|and4 , mux1|mux2|mux4|and2|and4, alu, 1
instance = comp, \mux1|mux6|mux4|or8~0 , mux1|mux6|mux4|or8~0, alu, 1
instance = comp, \mod1|result[15] , mod1|result[15], alu, 1
instance = comp, \sub1|adder|adder1|a4|fa4|xor3 , sub1|adder|adder1|a4|fa4|xor3, alu, 1
instance = comp, \mux1|mux6|mux4|or8~1 , mux1|mux6|mux4|or8~1, alu, 1
instance = comp, \mux1|mux6|mux5|or5~0 , mux1|mux6|mux5|or5~0, alu, 1
instance = comp, \sub1|adder|adder1|or1~1 , sub1|adder|adder1|or1~1, alu, 1
instance = comp, \lt1|sub1|adder|adder1|a4|fa2|and1~0 , lt1|sub1|adder|adder1|a4|fa2|and1~0, alu, 1
instance = comp, \sub1|adder|adder1|or1~2 , sub1|adder|adder1|or1~2, alu, 1
instance = comp, \sub1|adder|adder1|or1~0 , sub1|adder|adder1|or1~0, alu, 1
instance = comp, \sub1|adder|adder2|a1|fa1|xor3 , sub1|adder|adder2|a1|fa1|xor3, alu, 1
instance = comp, \add1|adder1|level2|or4_1|or3~1 , add1|adder1|level2|or4_1|or3~1, alu, 1
instance = comp, \add1|adder1|level2|or4_1|or3~2 , add1|adder1|level2|or4_1|or3~2, alu, 1
instance = comp, \add1|adder1|level2|or4_1|or3~3 , add1|adder1|level2|or4_1|or3~3, alu, 1
instance = comp, \add1|adder1|level2|or4_1|or3~4 , add1|adder1|level2|or4_1|or3~4, alu, 1
instance = comp, \add1|adder1|level2|or4_1|or3~5 , add1|adder1|level2|or4_1|or3~5, alu, 1
instance = comp, \mux1|mux2|mux5|and2|and1 , mux1|mux2|mux5|and2|and1, alu, 1
instance = comp, \mod1|result[16] , mod1|result[16], alu, 1
instance = comp, \mux1|mux6|mux5|or5~1 , mux1|mux6|mux5|or5~1, alu, 1
instance = comp, \mux1|mux6|mux5|or6~0 , mux1|mux6|mux5|or6~0, alu, 1
instance = comp, \mux1|mux2|mux5|and2|and2 , mux1|mux2|mux5|and2|and2, alu, 1
instance = comp, \sub1|adder|adder2|a1|gen|or_r1 , sub1|adder|adder2|a1|gen|or_r1, alu, 1
instance = comp, \sub1|adder|adder2|a1|fa2|xor3 , sub1|adder|adder2|a1|fa2|xor3, alu, 1
instance = comp, \mod1|result[17] , mod1|result[17], alu, 1
instance = comp, \mux1|mux6|mux5|or6~1 , mux1|mux6|mux5|or6~1, alu, 1
instance = comp, \mux1|mux6|mux5|or7~0 , mux1|mux6|mux5|or7~0, alu, 1
instance = comp, \sub1|adder|adder2|a1|gen|or_r3|or3~0 , sub1|adder|adder2|a1|gen|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder2|a1|fa3|xor3 , sub1|adder|adder2|a1|fa3|xor3, alu, 1
instance = comp, \add1|adder2|a1|gen|or_r3|or3~0 , add1|adder2|a1|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux5|and2|and3 , mux1|mux2|mux5|and2|and3, alu, 1
instance = comp, \mod1|result[18] , mod1|result[18], alu, 1
instance = comp, \mux1|mux6|mux5|or7~1 , mux1|mux6|mux5|or7~1, alu, 1
instance = comp, \mux1|mux6|mux5|or8~0 , mux1|mux6|mux5|or8~0, alu, 1
instance = comp, \sub1|adder|adder2|a1|fa4|xor3 , sub1|adder|adder2|a1|fa4|xor3, alu, 1
instance = comp, \mux1|mux2|mux5|and2|and4 , mux1|mux2|mux5|and2|and4, alu, 1
instance = comp, \mod1|result[19] , mod1|result[19], alu, 1
instance = comp, \mux1|mux6|mux5|or8~1 , mux1|mux6|mux5|or8~1, alu, 1
instance = comp, \sub1|adder|adder2|level2|or_r1~0 , sub1|adder|adder2|level2|or_r1~0, alu, 1
instance = comp, \sub1|adder|adder2|level2|or_r1~1 , sub1|adder|adder2|level2|or_r1~1, alu, 1
instance = comp, \sub1|adder|adder2|a2|fa1|xor3 , sub1|adder|adder2|a2|fa1|xor3, alu, 1
instance = comp, \add1|adder2|level2|or_r1~0 , add1|adder2|level2|or_r1~0, alu, 1
instance = comp, \add1|adder2|level2|or_r1~1 , add1|adder2|level2|or_r1~1, alu, 1
instance = comp, \mux1|mux2|mux6|and2|and1 , mux1|mux2|mux6|and2|and1, alu, 1
instance = comp, \mux1|mux6|mux6|or5~0 , mux1|mux6|mux6|or5~0, alu, 1
instance = comp, \mod1|result[20] , mod1|result[20], alu, 1
instance = comp, \mux1|mux6|mux6|or5~1 , mux1|mux6|mux6|or5~1, alu, 1
instance = comp, \add1|adder2|a2|gen|or_r1 , add1|adder2|a2|gen|or_r1, alu, 1
instance = comp, \mux1|mux2|mux6|and2|and2 , mux1|mux2|mux6|and2|and2, alu, 1
instance = comp, \sub1|adder|adder2|a2|fa2|xor3 , sub1|adder|adder2|a2|fa2|xor3, alu, 1
instance = comp, \mux1|mux6|mux6|or6~0 , mux1|mux6|mux6|or6~0, alu, 1
instance = comp, \mod1|result[21] , mod1|result[21], alu, 1
instance = comp, \mux1|mux6|mux6|or6~1 , mux1|mux6|mux6|or6~1, alu, 1
instance = comp, \mux1|mux6|mux6|or7~0 , mux1|mux6|mux6|or7~0, alu, 1
instance = comp, \add1|adder2|a2|gen|or_r3|or3~0 , add1|adder2|a2|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux6|and2|and3 , mux1|mux2|mux6|and2|and3, alu, 1
instance = comp, \sub1|adder|adder2|a2|gen|or_r3|or3~0 , sub1|adder|adder2|a2|gen|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder2|a2|fa3|xor3 , sub1|adder|adder2|a2|fa3|xor3, alu, 1
instance = comp, \mod1|result[22] , mod1|result[22], alu, 1
instance = comp, \mux1|mux6|mux6|or7~1 , mux1|mux6|mux6|or7~1, alu, 1
instance = comp, \sub1|adder|adder2|a2|fa4|xor3 , sub1|adder|adder2|a2|fa4|xor3, alu, 1
instance = comp, \mux1|mux2|mux6|and2|and4 , mux1|mux2|mux6|and2|and4, alu, 1
instance = comp, \mod1|result[23] , mod1|result[23], alu, 1
instance = comp, \mux1|mux6|mux6|or8~0 , mux1|mux6|mux6|or8~0, alu, 1
instance = comp, \mux1|mux6|mux6|or8~1 , mux1|mux6|mux6|or8~1, alu, 1
instance = comp, \mux1|mux6|mux7|or5~0 , mux1|mux6|mux7|or5~0, alu, 1
instance = comp, \sub1|adder|adder2|level2|or_r2|or1~1 , sub1|adder|adder2|level2|or_r2|or1~1, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a2|fa2|and1~0 , lt1|sub1|adder|adder2|a2|fa2|and1~0, alu, 1
instance = comp, \sub1|adder|adder2|a2|gen|or4_1|or1~0 , sub1|adder|adder2|a2|gen|or4_1|or1~0, alu, 1
instance = comp, \sub1|adder|adder2|level2|or_r2|or2~0 , sub1|adder|adder2|level2|or_r2|or2~0, alu, 1
instance = comp, \sub1|adder|adder2|a3|fa1|xor3 , sub1|adder|adder2|a3|fa1|xor3, alu, 1
instance = comp, \add1|adder2|level2|or_r2|or1~0 , add1|adder2|level2|or_r2|or1~0, alu, 1
instance = comp, \add1|adder2|level2|or_r2|or2~0 , add1|adder2|level2|or_r2|or2~0, alu, 1
instance = comp, \add1|adder2|level2|or_r2|or2~1 , add1|adder2|level2|or_r2|or2~1, alu, 1
instance = comp, \add1|adder2|level2|or_r2|or1~1 , add1|adder2|level2|or_r2|or1~1, alu, 1
instance = comp, \mux1|mux2|mux7|and2|and1 , mux1|mux2|mux7|and2|and1, alu, 1
instance = comp, \mod1|result[24] , mod1|result[24], alu, 1
instance = comp, \mux1|mux6|mux7|or5~1 , mux1|mux6|mux7|or5~1, alu, 1
instance = comp, \sub1|adder|adder2|a3|gen|or_r1 , sub1|adder|adder2|a3|gen|or_r1, alu, 1
instance = comp, \sub1|adder|adder2|a3|fa2|xor3 , sub1|adder|adder2|a3|fa2|xor3, alu, 1
instance = comp, \mux1|mux6|mux7|or6~0 , mux1|mux6|mux7|or6~0, alu, 1
instance = comp, \mod1|result[25] , mod1|result[25], alu, 1
instance = comp, \add1|adder2|a3|gen|or_r1 , add1|adder2|a3|gen|or_r1, alu, 1
instance = comp, \mux1|mux2|mux7|and2|and2 , mux1|mux2|mux7|and2|and2, alu, 1
instance = comp, \mux1|mux6|mux7|or6~1 , mux1|mux6|mux7|or6~1, alu, 1
instance = comp, \sub1|adder|adder2|a3|fa3|xor3 , sub1|adder|adder2|a3|fa3|xor3, alu, 1
instance = comp, \add1|adder2|a3|gen|or_r3|or3~0 , add1|adder2|a3|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux7|and2|and3 , mux1|mux2|mux7|and2|and3, alu, 1
instance = comp, \mux1|mux6|mux7|or7~0 , mux1|mux6|mux7|or7~0, alu, 1
instance = comp, \mod1|result[26] , mod1|result[26], alu, 1
instance = comp, \mux1|mux6|mux7|or7~1 , mux1|mux6|mux7|or7~1, alu, 1
instance = comp, \sub1|adder|adder2|a3|fa4|xor3 , sub1|adder|adder2|a3|fa4|xor3, alu, 1
instance = comp, \mux1|mux6|mux7|or8~0 , mux1|mux6|mux7|or8~0, alu, 1
instance = comp, \mod1|result[27] , mod1|result[27], alu, 1
instance = comp, \mux1|mux2|mux7|and2|and4 , mux1|mux2|mux7|and2|and4, alu, 1
instance = comp, \mux1|mux6|mux7|or8~1 , mux1|mux6|mux7|or8~1, alu, 1
instance = comp, \sub1|adder|adder2|a4|fa1|xor3 , sub1|adder|adder2|a4|fa1|xor3, alu, 1
instance = comp, \add1|adder2|level2|or_r3|or3~0 , add1|adder2|level2|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux8|and2|and1 , mux1|mux2|mux8|and2|and1, alu, 1
instance = comp, \mux1|mux6|mux8|or5~0 , mux1|mux6|mux8|or5~0, alu, 1
instance = comp, \mod1|result[28] , mod1|result[28], alu, 1
instance = comp, \mux1|mux6|mux8|or5~1 , mux1|mux6|mux8|or5~1, alu, 1
instance = comp, \sub1|adder|adder2|a4|gen|and1_1 , sub1|adder|adder2|a4|gen|and1_1, alu, 1
instance = comp, \sub1|adder|adder2|a4|fa2|xor3 , sub1|adder|adder2|a4|fa2|xor3, alu, 1
instance = comp, \add1|adder2|a4|gen|or_r1 , add1|adder2|a4|gen|or_r1, alu, 1
instance = comp, \mux1|mux2|mux8|and2|and2 , mux1|mux2|mux8|and2|and2, alu, 1
instance = comp, \mod1|result[29] , mod1|result[29], alu, 1
instance = comp, \mux1|mux6|mux8|or6~0 , mux1|mux6|mux8|or6~0, alu, 1
instance = comp, \mux1|mux6|mux8|or6~1 , mux1|mux6|mux8|or6~1, alu, 1
instance = comp, \mux1|mux6|mux8|or7~2 , mux1|mux6|mux8|or7~2, alu, 1
instance = comp, \lt1|sub1|adder|adder2|a4|fa3|xor1~0 , lt1|sub1|adder|adder2|a4|fa3|xor1~0, alu, 1
instance = comp, \mux1|mux2|mux8|and2|and3 , mux1|mux2|mux8|and2|and3, alu, 1
instance = comp, \sub1|adder|adder2|a4|fa3|xor3 , sub1|adder|adder2|a4|fa3|xor3, alu, 1
instance = comp, \mod1|result[30] , mod1|result[30], alu, 1
instance = comp, \mux1|mux6|mux8|or7~3 , mux1|mux6|mux8|or7~3, alu, 1
instance = comp, \add1|adder2|a4|gen|or_r3|or3~0 , add1|adder2|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \mux1|mux2|mux8|and2|and4 , mux1|mux2|mux8|and2|and4, alu, 1
instance = comp, \mux1|mux6|mux8|or8~0 , mux1|mux6|mux8|or8~0, alu, 1
instance = comp, \sub1|adder|adder2|a4|gen|or_r3|or3~0 , sub1|adder|adder2|a4|gen|or_r3|or3~0, alu, 1
instance = comp, \sub1|adder|adder2|a4|fa4|xor3 , sub1|adder|adder2|a4|fa4|xor3, alu, 1
instance = comp, \mod1|result[31] , mod1|result[31], alu, 1
instance = comp, \mux1|mux6|mux8|or8~1 , mux1|mux6|mux8|or8~1, alu, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, alu, 1
