;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -7, @-20
	JMP -7, @-20
	SUB @129, 109
	SUB @532, 100
	SUB @127, 106
	JMP -7, @-20
	SUB @127, 106
	CMP #1, @-32
	SLT 270, 1
	JMP <121, 106
	ADD <171, 90
	ADD <171, 90
	ADD 320, 0
	JMP 1, <-32
	JMP <121, 106
	JMP <121, 106
	SLT 130, 9
	CMP @532, 100
	MOV -1, <-25
	SUB #1, @-32
	CMP #1, @-32
	ADD <171, 90
	SLT @-0, @-3
	MOV -7, <-20
	CMP #1, @-32
	SUB @120, 6
	SUB @120, 6
	SLT 130, 9
	SUB @120, 6
	CMP @127, 106
	SUB @127, 100
	ADD @10, 0
	ADD @10, 0
	ADD 132, 9
	CMP -7, <-420
	CMP 12, @10
	CMP -7, <-420
	CMP -7, <-420
	ADD @10, 0
	CMP -7, <-420
	SPL 0, <-2
	SPL 0, <-2
	SUB 3, -802
	JMZ <139, 809
	JMZ <139, 809
	SPL 300, 90
	JMZ <139, 809
