strict digraph "" {
	node [label="\N"];
	"35:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e132fc850>",
		clk_sens=False,
		fillcolor=gold,
		label="35:AL",
		sens="['START']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['START']"];
	"36:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132fced0>",
		fillcolor=turquoise,
		label="36:BL
startCRC <= START;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132fc550>]",
		style=filled,
		typ=Block];
	"35:AL" -> "36:BL"	 [cond="[]",
		lineno=None];
	"Leaf_35:AL"	 [def_var="['startCRC']",
		label="Leaf_35:AL"];
	"36:BL" -> "Leaf_35:AL"	 [cond="[]",
		lineno=None];
}
