{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396483568986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396483568992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr  2 20:06:08 2014 " "Processing started: Wed Apr  2 20:06:08 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396483568992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396483568992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3B -c mastermindVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3B -c mastermindVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396483568994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1396483569246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mastermindVGA.sv 9 9 " "Found 9 design units, including 9 entities, in source file mastermindVGA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mastermindVGA " "Found entity 1: mastermindVGA" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "2 drawNumber " "Found entity 2: drawNumber" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "3 drawZnarlyZood " "Found entity 3: drawZnarlyZood" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "4 drawShape " "Found entity 4: drawShape" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga " "Found entity 5: vga" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "6 range_check " "Found entity 6: range_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 715 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "7 offset_check " "Found entity 7: offset_check" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "8 simple_counter " "Found entity 8: simple_counter" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 742 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""} { "Info" "ISGN_ENTITY_NAME" "9 registerAZ " "Found entity 9: registerAZ" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3b.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569332 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtoSevenSegment " "Found entity 2: BCDtoSevenSegment" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569332 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux hw7prob1.sv " "Entity \"mux\" obtained from \"hw7prob1.sv\" instead of from Quartus II megafunction library" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 64 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1396483569335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw7prob1.sv 12 12 " "Found 12 design units, including 12 entities, in source file hw7prob1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator_test " "Found entity 2: comparator_test" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_test " "Found entity 4: adder_test" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux " "Found entity 5: mux" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_test " "Found entity 6: mux_test" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2to1 " "Found entity 7: mux2to1" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux2to1_test " "Found entity 8: mux2to1_test" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "9 decoder " "Found entity 9: decoder" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "10 decoder_test " "Found entity 10: decoder_test" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "11 register " "Found entity 11: register" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""} { "Info" "ISGN_ENTITY_NAME" "12 register_test " "Found entity 12: register_test" {  } { { "hw7prob1.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/hw7prob1.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coinaccepting.sv 2 2 " "Found 2 design units, including 2 entities, in source file coinaccepting.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topCoinAccept " "Found entity 1: topCoinAccept" {  } { { "coinaccepting.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/coinaccepting.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569338 ""} { "Info" "ISGN_ENTITY_NAME" "2 coinAccept " "Found entity 2: coinAccept" {  } { { "coinaccepting.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/coinaccepting.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadingmaster.sv 1 1 " "Found 1 design units, including 1 entities, in source file loadingmaster.sv" { { "Info" "ISGN_ENTITY_NAME" "1 loadMaster " "Found entity 1: loadMaster" {  } { { "loadingmaster.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/loadingmaster.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569340 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "gradeguess.sv(37) " "Verilog HDL Module Instantiation warning at gradeguess.sv(37): ignored dangling comma in List of Port Connections" {  } { { "gradeguess.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1396483569342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gradeguess.sv 3 3 " "Found 3 design units, including 3 entities, in source file gradeguess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GradeGuessTop " "Found entity 1: GradeGuessTop" {  } { { "gradeguess.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569343 ""} { "Info" "ISGN_ENTITY_NAME" "2 guessControlFsm " "Found entity 2: guessControlFsm" {  } { { "gradeguess.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569343 ""} { "Info" "ISGN_ENTITY_NAME" "3 loadGuess " "Found entity 3: loadGuess" {  } { { "gradeguess.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_playing.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_playing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_playing " "Found entity 1: game_playing" {  } { { "game_playing.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/game_playing.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gradeZood.sv 3 3 " "Found 3 design units, including 3 entities, in source file gradeZood.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GradeZood " "Found entity 1: GradeZood" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569347 ""} { "Info" "ISGN_ENTITY_NAME" "2 GradeZoodIndex " "Found entity 2: GradeZoodIndex" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569347 ""} { "Info" "ISGN_ENTITY_NAME" "3 zoodGradeTracker " "Found entity 3: zoodGradeTracker" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gradeZnarly.sv 1 1 " "Found 1 design units, including 1 entities, in source file gradeZnarly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GradeZnarly " "Found entity 1: GradeZnarly" {  } { { "gradeZnarly.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZnarly.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483569349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483569349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chipInterface " "Elaborating entity \"chipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1396483569450 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7..3\] lab3b.sv(8) " "Output port \"LEDG\[7..3\]\" at lab3b.sv(8) has no driver" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1396483569454 "|chipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment BCDtoSevenSegment:zn " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"BCDtoSevenSegment:zn\"" {  } { { "lab3b.sv" "zn" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topCoinAccept topCoinAccept:tca " "Elaborating entity \"topCoinAccept\" for hierarchy \"topCoinAccept:tca\"" {  } { { "lab3b.sv" "tca" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 coinaccepting.sv(17) " "Verilog HDL assignment warning at coinaccepting.sv(17): truncated value with size 32 to match size of target (4)" {  } { { "coinaccepting.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/coinaccepting.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569485 "|chipInterface|topCoinAccept:tca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinAccept topCoinAccept:tca\|coinAccept:ca " "Elaborating entity \"coinAccept\" for hierarchy \"topCoinAccept:tca\|coinAccept:ca\"" {  } { { "coinaccepting.sv" "ca" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/coinaccepting.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register topCoinAccept:tca\|register:r1 " "Elaborating entity \"register\" for hierarchy \"topCoinAccept:tca\|register:r1\"" {  } { { "coinaccepting.sv" "r1" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/coinaccepting.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator topCoinAccept:tca\|comparator:c1 " "Elaborating entity \"comparator\" for hierarchy \"topCoinAccept:tca\|comparator:c1\"" {  } { { "coinaccepting.sv" "c1" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/coinaccepting.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadMaster loadMaster:lms " "Elaborating entity \"loadMaster\" for hierarchy \"loadMaster:lms\"" {  } { { "lab3b.sv" "lms" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register loadMaster:lms\|register:m0 " "Elaborating entity \"register\" for hierarchy \"loadMaster:lms\|register:m0\"" {  } { { "loadingmaster.sv" "m0" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/loadingmaster.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder loadMaster:lms\|decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"loadMaster:lms\|decoder:d1\"" {  } { { "loadingmaster.sv" "d1" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/loadingmaster.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GradeGuessTop GradeGuessTop:ggt " "Elaborating entity \"GradeGuessTop\" for hierarchy \"GradeGuessTop:ggt\"" {  } { { "lab3b.sv" "ggt" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569493 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gradeguess.sv(20) " "Verilog HDL assignment warning at gradeguess.sv(20): truncated value with size 32 to match size of target (4)" {  } { { "gradeguess.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569494 "|chipInterface|GradeGuessTop:ggt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GradeZnarly GradeGuessTop:ggt\|GradeZnarly:gzn " "Elaborating entity \"GradeZnarly\" for hierarchy \"GradeGuessTop:ggt\|GradeZnarly:gzn\"" {  } { { "gradeguess.sv" "gzn" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gradeZnarly.sv(15) " "Verilog HDL assignment warning at gradeZnarly.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "gradeZnarly.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZnarly.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569511 "|chipInterface|GradeGuessTop:ggt|GradeZnarly:gzn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GradeZood GradeGuessTop:ggt\|GradeZood:gz0 " "Elaborating entity \"GradeZood\" for hierarchy \"GradeGuessTop:ggt\|GradeZood:gz0\"" {  } { { "gradeguess.sv" "gz0" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GradeZoodIndex GradeGuessTop:ggt\|GradeZood:gz0\|GradeZoodIndex:idg " "Elaborating entity \"GradeZoodIndex\" for hierarchy \"GradeGuessTop:ggt\|GradeZood:gz0\|GradeZoodIndex:idg\"" {  } { { "gradeZood.sv" "idg" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gradeZood.sv(131) " "Verilog HDL assignment warning at gradeZood.sv(131): truncated value with size 32 to match size of target (1)" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569533 "|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gradeZood.sv(135) " "Verilog HDL assignment warning at gradeZood.sv(135): truncated value with size 32 to match size of target (1)" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569533 "|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gradeZood.sv(139) " "Verilog HDL assignment warning at gradeZood.sv(139): truncated value with size 32 to match size of target (1)" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569533 "|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gradeZood.sv(143) " "Verilog HDL assignment warning at gradeZood.sv(143): truncated value with size 32 to match size of target (1)" {  } { { "gradeZood.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569534 "|chipInterface|GradeGuessTop:ggt|GradeZood:gz0|GradeZoodIndex:idg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zoodGradeTracker GradeGuessTop:ggt\|GradeZood:gz0\|GradeZoodIndex:idg\|zoodGradeTracker:zgt " "Elaborating entity \"zoodGradeTracker\" for hierarchy \"GradeGuessTop:ggt\|GradeZood:gz0\|GradeZoodIndex:idg\|zoodGradeTracker:zgt\"" {  } { { "gradeZood.sv" "zgt" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register GradeGuessTop:ggt\|GradeZood:gz0\|GradeZoodIndex:idg\|zoodGradeTracker:zgt\|register:m0 " "Elaborating entity \"register\" for hierarchy \"GradeGuessTop:ggt\|GradeZood:gz0\|GradeZoodIndex:idg\|zoodGradeTracker:zgt\|register:m0\"" {  } { { "gradeZood.sv" "m0" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeZood.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "guessControlFsm GradeGuessTop:ggt\|guessControlFsm:gcfsm " "Elaborating entity \"guessControlFsm\" for hierarchy \"GradeGuessTop:ggt\|guessControlFsm:gcfsm\"" {  } { { "gradeguess.sv" "gcfsm" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadGuess GradeGuessTop:ggt\|loadGuess:lg " "Elaborating entity \"loadGuess\" for hierarchy \"GradeGuessTop:ggt\|loadGuess:lg\"" {  } { { "gradeguess.sv" "lg" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder GradeGuessTop:ggt\|adder:ad " "Elaborating entity \"adder\" for hierarchy \"GradeGuessTop:ggt\|adder:ad\"" {  } { { "gradeguess.sv" "ad" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/gradeguess.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_playing game_playing:igp " "Elaborating entity \"game_playing\" for hierarchy \"game_playing:igp\"" {  } { { "lab3b.sv" "igp" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mastermindVGA mastermindVGA:mm " "Elaborating entity \"mastermindVGA\" for hierarchy \"mastermindVGA:mm\"" {  } { { "lab3b.sv" "mm" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(209) " "Verilog HDL assignment warning at mastermindVGA.sv(209): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569590 "|chipInterface|mastermindVGA:mm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 mastermindVGA.sv(210) " "Verilog HDL assignment warning at mastermindVGA.sv(210): truncated value with size 10 to match size of target (4)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569590 "|chipInterface|mastermindVGA:mm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(222) " "Verilog HDL assignment warning at mastermindVGA.sv(222): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569590 "|chipInterface|mastermindVGA:mm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 mastermindVGA.sv(223) " "Verilog HDL assignment warning at mastermindVGA.sv(223): truncated value with size 4 to match size of target (2)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569590 "|chipInterface|mastermindVGA:mm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mastermindVGA.sv(224) " "Verilog HDL assignment warning at mastermindVGA.sv(224): truncated value with size 4 to match size of target (3)" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1396483569590 "|chipInterface|mastermindVGA:mm"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memGuess " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memGuess\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1396483569590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga mastermindVGA:mm\|vga:vgaCounter " "Elaborating entity \"vga\" for hierarchy \"mastermindVGA:mm\|vga:vgaCounter\"" {  } { { "mastermindVGA.sv" "vgaCounter" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:mm\|vga:vgaCounter\|simple_counter:row_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:mm\|vga:vgaCounter\|simple_counter:row_counter\"" {  } { { "mastermindVGA.sv" "row_counter" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter mastermindVGA:mm\|vga:vgaCounter\|simple_counter:col_counter " "Elaborating entity \"simple_counter\" for hierarchy \"mastermindVGA:mm\|vga:vgaCounter\|simple_counter:col_counter\"" {  } { { "mastermindVGA.sv" "col_counter" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerAZ mastermindVGA:mm\|registerAZ:numGamesReg " "Elaborating entity \"registerAZ\" for hierarchy \"mastermindVGA:mm\|registerAZ:numGamesReg\"" {  } { { "mastermindVGA.sv" "numGamesReg" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "range_check mastermindVGA:mm\|range_check:gameFieldX " "Elaborating entity \"range_check\" for hierarchy \"mastermindVGA:mm\|range_check:gameFieldX\"" {  } { { "mastermindVGA.sv" "gameFieldX" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawNumber mastermindVGA:mm\|drawNumber:numDrawer " "Elaborating entity \"drawNumber\" for hierarchy \"mastermindVGA:mm\|drawNumber:numDrawer\"" {  } { { "mastermindVGA.sv" "numDrawer" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_check mastermindVGA:mm\|drawNumber:numDrawer\|offset_check:segCheckX0 " "Elaborating entity \"offset_check\" for hierarchy \"mastermindVGA:mm\|drawNumber:numDrawer\|offset_check:segCheckX0\"" {  } { { "mastermindVGA.sv" "segCheckX0" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawShape mastermindVGA:mm\|drawShape:shapeDrawer " "Elaborating entity \"drawShape\" for hierarchy \"mastermindVGA:mm\|drawShape:shapeDrawer\"" {  } { { "mastermindVGA.sv" "shapeDrawer" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawZnarlyZood mastermindVGA:mm\|drawZnarlyZood:zzDrawer " "Elaborating entity \"drawZnarlyZood\" for hierarchy \"mastermindVGA:mm\|drawZnarlyZood:zzDrawer\"" {  } { { "mastermindVGA.sv" "zzDrawer" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1396483569608 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:mm\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:mm\|Div1\"" {  } { { "mastermindVGA.sv" "Div1" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 210 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1396483570717 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mastermindVGA:mm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mastermindVGA:mm\|Div0\"" {  } { { "mastermindVGA.sv" "Div0" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 209 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1396483570717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:mm\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:mm\|Mult3\"" {  } { { "mastermindVGA.sv" "Mult3" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1396483570717 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mastermindVGA:mm\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mastermindVGA:mm\|Mult2\"" {  } { { "mastermindVGA.sv" "Mult2" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 241 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1396483570717 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1396483570717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:mm\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"mastermindVGA:mm\|lpm_divide:Div1\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 210 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1396483570762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:mm\|lpm_divide:Div1 " "Instantiated megafunction \"mastermindVGA:mm\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570763 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570763 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 210 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1396483570763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uim " "Found entity 1: lpm_divide_uim" {  } { { "db/lpm_divide_uim.tdf" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/db/lpm_divide_uim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483570807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483570807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483570816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483570816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/db/alt_u_div_07f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483570831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483570831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483570877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483570877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396483570922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396483570922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mastermindVGA:mm\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\"" {  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1396483570959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mastermindVGA:mm\|lpm_mult:Mult3 " "Instantiated megafunction \"mastermindVGA:mm\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1396483570959 ""}  } { { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1396483570959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:mm\|lpm_mult:Mult3\|multcore:mult_core mastermindVGA:mm\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\|multcore:mult_core\", which is child of megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1396483570979 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:mm\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder mastermindVGA:mm\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\"" {  } { { "multcore.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1396483570990 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mastermindVGA:mm\|lpm_mult:Mult3\|altshift:external_latency_ffs mastermindVGA:mm\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mastermindVGA:mm\|lpm_mult:Mult3\"" {  } { { "lpm_mult.tdf" "" { Text "/afs/ece/support/altera/release/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mastermindVGA.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/mastermindVGA.sv" 242 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1396483571000 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "21 " "21 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1396483571360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "loadingmaster.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/loadingmaster.sv" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1396483571430 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1396483571430 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1396483572060 "|chipInterface|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1396483572060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1396483572170 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1396483572842 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1396483573193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1396483573193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396483573340 "|chipInterface|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396483573340 "|chipInterface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "lab3b.sv" "" { Text "/afs/ece.cmu.edu/usr/sgreco/Desktop/lab3b/lab3b.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396483573340 "|chipInterface|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1396483573340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1406 " "Implemented 1406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1396483573341 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1396483573341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1290 " "Implemented 1290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1396483573341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1396483573341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "352 " "Peak virtual memory: 352 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396483573409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr  2 20:06:13 2014 " "Processing ended: Wed Apr  2 20:06:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396483573409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396483573409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396483573409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396483573409 ""}
