Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 16:38:26 2023
| Host         : DESKTOP-J9AK86M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_vga_top_timing_summary_routed.rpt -pb cpu_vga_top_timing_summary_routed.pb -rpx cpu_vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_vga_top
| Device       : 7a35tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 67 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 2653 register/latch pins with no clock driven by root clock pin: test_clk/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7562 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.675      -26.881                     12                  290        0.144        0.000                      0                  290        3.000        0.000                       0                   133  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
my_vga/u_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_ip          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_ip          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
my_vga/u_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_ip               -2.675      -26.881                     12                  290        0.144        0.000                      0                  290        7.192        0.000                       0                   129  
  clkfbout_clk_wiz_ip                                                                                                                                                           47.462        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  my_vga/u_clk_wiz/inst/clk_in1
  To Clock:  my_vga/u_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_vga/u_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_vga/u_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_ip
  To Clock:  clk_out1_clk_wiz_ip

Setup :           12  Failing Endpoints,  Worst Slack       -2.675ns,  Total Violation      -26.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.675ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.920ns  (logic 11.222ns (62.624%)  route 6.698ns (37.376%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 17.013 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 f  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.757    18.858    my_vga/reg_r211_in
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.148    19.006 f  my_vga/reg_r[3]_i_4/O
                         net (fo=3, routed)           0.589    19.596    my_vga/reg_r[3]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.148    19.744 r  my_vga/reg_r[3]_i_2/O
                         net (fo=1, routed)           0.000    19.744    my_vga/reg_r[3]_i_2_n_0
    SLICE_X55Y21         FDRE                                         r  my_vga/reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.628    17.013    my_vga/clk_vga
    SLICE_X55Y21         FDRE                                         r  my_vga/reg_r_reg[3]/C
                         clock pessimism              0.138    17.151    
                         clock uncertainty           -0.132    17.018    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.050    17.068    my_vga/reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -19.744    
  -------------------------------------------------------------------
                         slack                                 -2.675    

Slack (VIOLATED) :        -2.652ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.899ns  (logic 11.222ns (62.697%)  route 6.677ns (37.303%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 17.013 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 f  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.757    18.858    my_vga/reg_r211_in
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.148    19.006 f  my_vga/reg_r[3]_i_4/O
                         net (fo=3, routed)           0.569    19.575    my_vga/reg_r[3]_i_4_n_0
    SLICE_X55Y21         LUT6 (Prop_lut6_I3_O)        0.148    19.723 r  my_vga/reg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    19.723    my_vga/reg_r[1]_i_1_n_0
    SLICE_X55Y21         FDRE                                         r  my_vga/reg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.628    17.013    my_vga/clk_vga
    SLICE_X55Y21         FDRE                                         r  my_vga/reg_r_reg[1]/C
                         clock pessimism              0.138    17.151    
                         clock uncertainty           -0.132    17.018    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.052    17.070    my_vga/reg_r_reg[1]
  -------------------------------------------------------------------
                         required time                         17.070    
                         arrival time                         -19.723    
  -------------------------------------------------------------------
                         slack                                 -2.652    

Slack (VIOLATED) :        -2.623ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.871ns  (logic 11.256ns (62.983%)  route 6.615ns (37.017%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 17.015 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.114 r  my_vga/reg_r_reg[2]_i_117/O[0]
                         net (fo=1, routed)           0.558    13.672    my_vga_n_9
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.000 r  reg_r[2]_i_82/O
                         net (fo=1, routed)           0.000    14.000    my_vga/reg_g[3]_i_30[0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.651 r  my_vga/reg_r_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.651    my_vga/reg_r_reg[2]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.055 f  my_vga/reg_r_reg[2]_i_23/O[1]
                         net (fo=19, routed)          1.112    16.167    my_vga/reg_r4__4_5[1]
    SLICE_X52Y14         LUT2 (Prop_lut2_I0_O)        0.340    16.507 r  my_vga/reg_r[2]_i_17/O
                         net (fo=1, routed)           0.000    16.507    my_vga/reg_r[2]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    17.144 r  my_vga/reg_r_reg[2]_i_3/CO[3]
                         net (fo=6, routed)           1.155    18.299    my_vga/reg_r214_in
    SLICE_X51Y15         LUT6 (Prop_lut6_I3_O)        0.148    18.447 r  my_vga/reg_r[3]_i_4_comp_2/O
                         net (fo=1, routed)           1.100    19.547    my_vga/reg_r[3]_i_4_n_0_repN_1
    SLICE_X55Y20         LUT6 (Prop_lut6_I5_O)        0.148    19.695 r  my_vga/reg_r[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.695    my_vga/reg_r[0]_i_1_n_0
    SLICE_X55Y20         FDRE                                         r  my_vga/reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.630    17.015    my_vga/clk_vga
    SLICE_X55Y20         FDRE                                         r  my_vga/reg_r_reg[0]/C
                         clock pessimism              0.138    17.153    
                         clock uncertainty           -0.132    17.020    
    SLICE_X55Y20         FDRE (Setup_fdre_C_D)        0.052    17.072    my_vga/reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                         17.072    
                         arrival time                         -19.695    
  -------------------------------------------------------------------
                         slack                                 -2.623    

Slack (VIOLATED) :        -2.413ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.721ns  (logic 11.222ns (63.325%)  route 6.499ns (36.675%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 17.015 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 f  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.374    18.476    my_vga/reg_r211_in
    SLICE_X57Y18         LUT6 (Prop_lut6_I5_O)        0.148    18.624 r  my_vga/reg_g[2]_i_2_replica/O
                         net (fo=1, routed)           0.773    19.397    my_vga/reg_g[2]_i_2_n_0_repN
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.148    19.545 r  my_vga/reg_g[1]_i_1/O
                         net (fo=1, routed)           0.000    19.545    my_vga/reg_g[1]
    SLICE_X54Y20         FDRE                                         r  my_vga/reg_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.630    17.015    my_vga/clk_vga
    SLICE_X54Y20         FDRE                                         r  my_vga/reg_g_reg[1]/C
                         clock pessimism              0.138    17.153    
                         clock uncertainty           -0.132    17.020    
    SLICE_X54Y20         FDRE (Setup_fdre_C_D)        0.112    17.132    my_vga/reg_g_reg[1]
  -------------------------------------------------------------------
                         required time                         17.132    
                         arrival time                         -19.545    
  -------------------------------------------------------------------
                         slack                                 -2.413    

Slack (VIOLATED) :        -2.385ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.630ns  (logic 11.222ns (63.651%)  route 6.408ns (36.349%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 17.011 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 f  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.757    18.858    my_vga/reg_r211_in
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.148    19.006 f  my_vga/reg_r[3]_i_4/O
                         net (fo=3, routed)           0.300    19.306    my_vga/reg_r[3]_i_4_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I1_O)        0.148    19.454 r  my_vga/reg_r[2]_i_1/O
                         net (fo=1, routed)           0.000    19.454    my_vga/reg_r[2]_i_1_n_0
    SLICE_X49Y21         FDRE                                         r  my_vga/reg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.626    17.011    my_vga/clk_vga
    SLICE_X49Y21         FDRE                                         r  my_vga/reg_r_reg[2]/C
                         clock pessimism              0.138    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.053    17.069    my_vga/reg_r_reg[2]
  -------------------------------------------------------------------
                         required time                         17.069    
                         arrival time                         -19.454    
  -------------------------------------------------------------------
                         slack                                 -2.385    

Slack (VIOLATED) :        -2.238ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.482ns  (logic 11.256ns (64.386%)  route 6.226ns (35.614%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 17.011 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.114 r  my_vga/reg_r_reg[2]_i_117/O[0]
                         net (fo=1, routed)           0.558    13.672    my_vga_n_9
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.000 r  reg_r[2]_i_82/O
                         net (fo=1, routed)           0.000    14.000    my_vga/reg_g[3]_i_30[0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.651 r  my_vga/reg_r_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.651    my_vga/reg_r_reg[2]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.055 f  my_vga/reg_r_reg[2]_i_23/O[1]
                         net (fo=19, routed)          1.112    16.167    my_vga/reg_r4__4_5[1]
    SLICE_X52Y14         LUT2 (Prop_lut2_I0_O)        0.340    16.507 r  my_vga/reg_r[2]_i_17/O
                         net (fo=1, routed)           0.000    16.507    my_vga/reg_r[2]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    17.144 f  my_vga/reg_r_reg[2]_i_3/CO[3]
                         net (fo=6, routed)           1.283    18.427    my_vga/reg_r214_in
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.148    18.575 r  my_vga/reg_g[2]_i_2/O
                         net (fo=3, routed)           0.583    19.158    my_vga/reg_g[2]_i_2_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I5_O)        0.148    19.306 r  my_vga/reg_g[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.306    my_vga/reg_g[0]
    SLICE_X49Y21         FDRE                                         r  my_vga/reg_g_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.626    17.011    my_vga/clk_vga
    SLICE_X49Y21         FDRE                                         r  my_vga/reg_g_reg[0]/C
                         clock pessimism              0.138    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.052    17.068    my_vga/reg_g_reg[0]
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                 -2.238    

Slack (VIOLATED) :        -2.089ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.331ns  (logic 11.256ns (64.947%)  route 6.075ns (35.053%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.626ns = ( 17.011 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.114 r  my_vga/reg_r_reg[2]_i_117/O[0]
                         net (fo=1, routed)           0.558    13.672    my_vga_n_9
    SLICE_X53Y20         LUT2 (Prop_lut2_I1_O)        0.328    14.000 r  reg_r[2]_i_82/O
                         net (fo=1, routed)           0.000    14.000    my_vga/reg_g[3]_i_30[0]
    SLICE_X53Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.651 r  my_vga/reg_r_reg[2]_i_46/CO[3]
                         net (fo=1, routed)           0.000    14.651    my_vga/reg_r_reg[2]_i_46_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404    15.055 f  my_vga/reg_r_reg[2]_i_23/O[1]
                         net (fo=19, routed)          1.112    16.167    my_vga/reg_r4__4_5[1]
    SLICE_X52Y14         LUT2 (Prop_lut2_I0_O)        0.340    16.507 r  my_vga/reg_r[2]_i_17/O
                         net (fo=1, routed)           0.000    16.507    my_vga/reg_r[2]_i_17_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    17.144 f  my_vga/reg_r_reg[2]_i_3/CO[3]
                         net (fo=6, routed)           1.283    18.427    my_vga/reg_r214_in
    SLICE_X50Y22         LUT6 (Prop_lut6_I3_O)        0.148    18.575 r  my_vga/reg_g[2]_i_2/O
                         net (fo=3, routed)           0.432    19.007    my_vga/reg_g[2]_i_2_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I2_O)        0.148    19.155 r  my_vga/reg_g[3]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    19.155    my_vga/reg_g[3]
    SLICE_X49Y21         FDRE                                         r  my_vga/reg_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.626    17.011    my_vga/clk_vga
    SLICE_X49Y21         FDRE                                         r  my_vga/reg_g_reg[3]/C
                         clock pessimism              0.138    17.149    
                         clock uncertainty           -0.132    17.016    
    SLICE_X49Y21         FDRE (Setup_fdre_C_D)        0.050    17.066    my_vga/reg_g_reg[3]
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -19.155    
  -------------------------------------------------------------------
                         slack                                 -2.089    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.221ns  (logic 11.222ns (65.163%)  route 5.999ns (34.837%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 17.019 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 r  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.229    18.331    my_vga/reg_r211_in
    SLICE_X57Y16         LUT4 (Prop_lut4_I0_O)        0.148    18.479 r  my_vga/reg_b[3]_i_2/O
                         net (fo=4, routed)           0.418    18.897    my_vga/reg_b[3]_i_2_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I2_O)        0.148    19.045 r  my_vga/reg_b[0]_i_1/O
                         net (fo=1, routed)           0.000    19.045    my_vga/reg_b[0]
    SLICE_X57Y16         FDRE                                         r  my_vga/reg_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.634    17.019    my_vga/clk_vga
    SLICE_X57Y16         FDRE                                         r  my_vga/reg_b_reg[0]/C
                         clock pessimism              0.138    17.157    
                         clock uncertainty           -0.132    17.024    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.050    17.074    my_vga/reg_b_reg[0]
  -------------------------------------------------------------------
                         required time                         17.074    
                         arrival time                         -19.045    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.971ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.223ns  (logic 11.222ns (65.156%)  route 6.001ns (34.844%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 17.018 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 r  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.229    18.331    my_vga/reg_r211_in
    SLICE_X57Y16         LUT4 (Prop_lut4_I0_O)        0.148    18.479 r  my_vga/reg_b[3]_i_2/O
                         net (fo=4, routed)           0.420    18.899    my_vga/reg_b[3]_i_2_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I2_O)        0.148    19.047 r  my_vga/reg_b[2]_i_1/O
                         net (fo=1, routed)           0.000    19.047    my_vga/reg_b[2]
    SLICE_X57Y17         FDRE                                         r  my_vga/reg_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.633    17.018    my_vga/clk_vga
    SLICE_X57Y17         FDRE                                         r  my_vga/reg_b_reg[2]/C
                         clock pessimism              0.138    17.156    
                         clock uncertainty           -0.132    17.023    
    SLICE_X57Y17         FDRE (Setup_fdre_C_D)        0.053    17.076    my_vga/reg_b_reg[2]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -19.047    
  -------------------------------------------------------------------
                         slack                                 -1.971    

Slack (VIOLATED) :        -1.970ns  (required time - arrival time)
  Source:                 my_vga/v_cur_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/reg_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_ip rise@15.385ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        17.224ns  (logic 11.222ns (65.155%)  route 6.002ns (34.845%))
  Logic Levels:           14  (CARRY4=6 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.634ns = ( 17.019 - 15.385 ) 
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          2.009     2.009    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.416    -2.407 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.269    -0.138    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.138    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.824     1.824    my_vga/clk_vga
    SLICE_X46Y19         FDRE                                         r  my_vga/v_cur_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.610     2.434 r  my_vga/v_cur_reg[5]/Q
                         net (fo=67, routed)          1.659     4.093    my_vga/v_cur_reg_n_0_[5]
    SLICE_X55Y15         LUT5 (Prop_lut5_I1_O)        0.148     4.241 r  my_vga/reg_r4_i_5/O
                         net (fo=4, routed)           0.346     4.587    my_vga/reg_r4_i_5_n_0
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.955     9.542 r  my_vga/reg_r4__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.544    my_vga/reg_r4__0_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.814    11.358 r  my_vga/reg_r4__1/P[0]
                         net (fo=2, routed)           0.683    12.041    my_vga/reg_r4__1_n_105
    SLICE_X52Y19         LUT2 (Prop_lut2_I0_O)        0.148    12.189 r  my_vga/reg_r[2]_i_128/O
                         net (fo=1, routed)           0.000    12.189    my_vga/reg_r[2]_i_128_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.658    12.847 r  my_vga/reg_r_reg[2]_i_111/CO[3]
                         net (fo=1, routed)           0.000    12.847    my_vga/reg_r_reg[2]_i_111_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.141    12.988 r  my_vga/reg_r_reg[2]_i_117/CO[3]
                         net (fo=1, routed)           0.000    12.988    my_vga/reg_r_reg[2]_i_117_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    13.255 r  my_vga/reg_r_reg[2]_i_87/O[0]
                         net (fo=1, routed)           0.558    13.813    my_vga_n_13
    SLICE_X53Y21         LUT2 (Prop_lut2_I1_O)        0.328    14.141 r  reg_r[2]_i_51/O
                         net (fo=1, routed)           0.000    14.141    my_vga/reg_g[3]_i_28[0]
    SLICE_X53Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651    14.792 r  my_vga/reg_r_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.792    my_vga/reg_r_reg[2]_i_23_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375    15.167 f  my_vga/reg_r_reg[2]_i_5/O[3]
                         net (fo=26, routed)          1.104    16.271    my_vga/reg_r4__4_6[3]
    SLICE_X49Y16         LUT2 (Prop_lut2_I0_O)        0.357    16.628 r  my_vga/reg_r[3]_i_33/O
                         net (fo=1, routed)           0.000    16.628    my_vga/reg_r[3]_i_33_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.474    17.102 r  my_vga/reg_r_reg[3]_i_10/CO[3]
                         net (fo=5, routed)           1.229    18.331    my_vga/reg_r211_in
    SLICE_X57Y16         LUT4 (Prop_lut4_I0_O)        0.148    18.479 r  my_vga/reg_b[3]_i_2/O
                         net (fo=4, routed)           0.421    18.900    my_vga/reg_b[3]_i_2_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.148    19.048 r  my_vga/reg_b[3]_i_1/O
                         net (fo=1, routed)           0.000    19.048    my_vga/reg_b[3]
    SLICE_X57Y15         FDRE                                         r  my_vga/reg_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.774    17.159    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.985    13.174 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.087    15.261    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.124    15.385 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.634    17.019    my_vga/clk_vga
    SLICE_X57Y15         FDRE                                         r  my_vga/reg_b_reg[3]/C
                         clock pessimism              0.138    17.157    
                         clock uncertainty           -0.132    17.024    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)        0.053    17.077    my_vga/reg_b_reg[3]
  -------------------------------------------------------------------
                         required time                         17.077    
                         arrival time                         -19.048    
  -------------------------------------------------------------------
                         slack                                 -1.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.255ns (41.105%)  route 0.365ns (58.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.086ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 f  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.365     1.327    my_vga/mode[1]
    SLICE_X12Y54         LUT3 (Prop_lut3_I0_O)        0.062     1.389 r  my_vga/flag_i_1/O
                         net (fo=1, routed)           0.000     1.389    my_vga/flag_i_1_n_0
    SLICE_X12Y54         FDRE                                         r  my_vga/flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.086     1.086    my_vga/clk_vga
    SLICE_X12Y54         FDRE                                         r  my_vga/flag_reg/C
                         clock pessimism              0.000     1.086    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.159     1.245    my_vga/flag_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.255ns (38.387%)  route 0.409ns (61.613%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.409     1.371    my_vga/mode[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I2_O)        0.062     1.433 r  my_vga/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.433    my_vga/count[6]
    SLICE_X33Y51         FDRE                                         r  my_vga/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.079     1.079    my_vga/clk_vga
    SLICE_X33Y51         FDRE                                         r  my_vga/count_reg[6]/C
                         clock pessimism              0.000     1.079    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.126     1.205    my_vga/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.255ns (38.214%)  route 0.412ns (61.786%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.412     1.374    my_vga/mode[1]
    SLICE_X33Y51         LUT5 (Prop_lut5_I2_O)        0.062     1.436 r  my_vga/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.436    my_vga/count[7]
    SLICE_X33Y51         FDRE                                         r  my_vga/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.079     1.079    my_vga/clk_vga
    SLICE_X33Y51         FDRE                                         r  my_vga/count_reg[7]/C
                         clock pessimism              0.000     1.079    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.126     1.205    my_vga/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.255ns (37.989%)  route 0.416ns (62.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.416     1.378    my_vga/mode[1]
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.062     1.440 r  my_vga/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.440    my_vga/count[3]
    SLICE_X32Y51         FDRE                                         r  my_vga/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.079     1.079    my_vga/clk_vga
    SLICE_X32Y51         FDRE                                         r  my_vga/count_reg[3]/C
                         clock pessimism              0.000     1.079    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.126     1.205    my_vga/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.673ns  (logic 0.255ns (37.898%)  route 0.418ns (62.102%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.079ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.418     1.380    my_vga/mode[1]
    SLICE_X32Y51         LUT5 (Prop_lut5_I2_O)        0.062     1.442 r  my_vga/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.442    my_vga/count[9]
    SLICE_X32Y51         FDRE                                         r  my_vga/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.079     1.079    my_vga/clk_vga
    SLICE_X32Y51         FDRE                                         r  my_vga/count_reg[9]/C
                         clock pessimism              0.000     1.079    
    SLICE_X32Y51         FDRE (Hold_fdre_C_D)         0.126     1.205    my_vga/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 my_vga/modenum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.193ns (57.926%)  route 0.140ns (42.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.091ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/modenum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/modenum_reg[0]/Q
                         net (fo=1, routed)           0.140     1.102    my_vga/modenum[0]
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.091     1.091    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[0]/C
                         clock pessimism             -0.322     0.769    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.095     0.864    my_vga/mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.255ns (36.639%)  route 0.441ns (63.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.078ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[0]/Q
                         net (fo=52, routed)          0.441     1.403    my_vga/mode[0]
    SLICE_X32Y53         LUT5 (Prop_lut5_I1_O)        0.062     1.465 r  my_vga/count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.465    my_vga/count[20]
    SLICE_X32Y53         FDRE                                         r  my_vga/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.078     1.078    my_vga/clk_vga
    SLICE_X32Y53         FDRE                                         r  my_vga/count_reg[20]/C
                         clock pessimism              0.000     1.078    
    SLICE_X32Y53         FDRE (Hold_fdre_C_D)         0.124     1.202    my_vga/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.255ns (35.383%)  route 0.466ns (64.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[0]/Q
                         net (fo=52, routed)          0.466     1.428    my_vga/mode[0]
    SLICE_X35Y53         LUT5 (Prop_lut5_I1_O)        0.062     1.490 r  my_vga/count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.490    my_vga/count[21]
    SLICE_X35Y53         FDRE                                         r  my_vga/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.075     1.075    my_vga/clk_vga
    SLICE_X35Y53         FDRE                                         r  my_vga/count_reg[21]/C
                         clock pessimism              0.000     1.075    
    SLICE_X35Y53         FDRE (Hold_fdre_C_D)         0.124     1.199    my_vga/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.255ns (34.596%)  route 0.482ns (65.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.482     1.444    my_vga/mode[1]
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.062     1.506 r  my_vga/count[27]_i_1/O
                         net (fo=1, routed)           0.000     1.506    my_vga/count[27]
    SLICE_X35Y54         FDRE                                         r  my_vga/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.075     1.075    my_vga/clk_vga
    SLICE_X35Y54         FDRE                                         r  my_vga/count_reg[27]/C
                         clock pessimism              0.000     1.075    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.126     1.201    my_vga/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 my_vga/mode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            my_vga/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_ip  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_ip
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_ip rise@0.000ns - clk_out1_clk_wiz_ip rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.255ns (34.456%)  route 0.485ns (65.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.075ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.798     0.798    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.639 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.044    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.044    -0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         0.769     0.769    my_vga/clk_vga
    SLICE_X15Y46         FDRE                                         r  my_vga/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.193     0.962 r  my_vga/mode_reg[1]/Q
                         net (fo=52, routed)          0.485     1.447    my_vga/mode[1]
    SLICE_X35Y54         LUT5 (Prop_lut5_I2_O)        0.062     1.509 r  my_vga/count[28]_i_1/O
                         net (fo=1, routed)           0.000     1.509    my_vga/count[28]
    SLICE_X35Y54         FDRE                                         r  my_vga/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_ip rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.113     1.113    my_vga/u_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.784    -0.671 r  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.625    -0.046    my_vga/u_clk_wiz/inst/clk_out1_clk_wiz_ip
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.046     0.000 r  my_vga/u_clk_wiz/inst/clkout1_buf/O
                         net (fo=127, routed)         1.075     1.075    my_vga/clk_vga
    SLICE_X35Y54         FDRE                                         r  my_vga/count_reg[28]/C
                         clock pessimism              0.000     1.075    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.126     1.201    my_vga/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_ip
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.538         15.385      12.847     BUFGCTRL_X0Y1    my_vga/u_clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y20     my_vga/v_cur_reg[6]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y19     my_vga/v_cur_reg[6]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X56Y18     my_vga/v_cur_reg[3]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y18     my_vga/v_cur_reg[3]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X57Y19     my_vga/v_cur_reg[4]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X45Y19     my_vga/v_cur_reg[4]_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X55Y13     my_vga/h_cur_reg[8]_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X46Y18     my_vga/v_cur_reg[6]_replica_2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y20     my_vga/v_cur_reg[6]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y19     my_vga/v_cur_reg[6]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y18     my_vga/v_cur_reg[3]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y18     my_vga/v_cur_reg[3]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y19     my_vga/v_cur_reg[4]_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y18     my_vga/v_cur_reg[10]_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X40Y14     my_vga/h_cur_reg[1]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X41Y34     my_vga/h_cur_reg[2]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y16     my_vga/reg_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y17     my_vga/reg_b_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y19     my_vga/v_cur_reg[6]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y18     my_vga/v_cur_reg[3]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y18     my_vga/v_cur_reg[3]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y19     my_vga/v_cur_reg[4]_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y19     my_vga/v_cur_reg[4]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y18     my_vga/v_cur_reg[6]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X57Y18     my_vga/v_cur_reg[10]_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y18     my_vga/v_cur_reg[3]_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y53     my_vga/count_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y54     my_vga/count_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_ip
  To Clock:  clkfbout_clk_wiz_ip

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_ip
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.538         50.000      47.462     BUFGCTRL_X0Y3    my_vga/u_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  my_vga/u_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



