
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# 1 PORTS
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# SPI ports
# -----------------------------------------------------------------------------
add_port "spi_MISO" I
add_port "spi_MOSI" O
add_port "spi_SS"   O
add_port "spi_clk"  O

# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# 2 IP/MODULES
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------
# 3 CONNECTIONS
# -----------------------------------------------------------------------------
# -----------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# Connections Processing System (PS)
# -----------------------------------------------------------------------------
switch $::rt::board {
# -----------------------------------------------------------------------------
Z10 - Z20 {
# -------------------------------------------------------
connect "pins" processing_system7_0/SPI0_MOSI_O         \
        "ports" spi_MOSI
# -------------------------------------------------------
connect	"pins" processing_system7_0/SPI0_SCLK_O         \
        "ports" spi_clk
# -------------------------------------------------------
connect	"pins" processing_system7_0/SPI0_SS_O           \
        "ports" spi_SS
# -------------------------------------------------------
connect	"pins" processing_system7_0/SPI0_MISO_I         \
        "ports" spi_MISO
# -------------------------------------------------------
connect "pins" processing_system7_0/SPI0_SS_I           \
        "pins" vdd33/dout
# -------------------------------------------------------
}
# -------------------------------------------------------
GENESYS {
# -------------------------------------------------------
connect	"pins" zynq_ultra_ps_e_0/emio_spi0_m_i          \
        "ports" spi_MISO
# -------------------------------------------------------
connect "pins" zynq_ultra_ps_e_0/emio_spi0_m_o          \
        "ports" spi_MOSI
# -------------------------------------------------------
connect	"pins" zynq_ultra_ps_e_0/emio_spi0_sclk_o       \
        "ports" spi_clk
# -------------------------------------------------------
connect	"pins" zynq_ultra_ps_e_0/emio_spi0_ss_o_n       \
        "ports" spi_SS
# -------------------------------------------------------
connect "pins" zynq_ultra_ps_e_0/emio_spi0_ss_i_n
        "pins" vdd33/dout
}
}
