Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Aug 10 19:08:46 2016
| Host         : peppalien running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Briscola_timing_summary_routed.rpt -rpx Briscola_timing_summary_routed.rpx
| Design       : Briscola
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1402 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.511        0.000                      0                 4150        0.059        0.000                      0                 4150        3.000        0.000                       0                  1405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_2    {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_2    {0.000 15.000}     30.000          33.333          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_2_1  {0.000 19.865}     39.730          25.170          
  clkfbout_clk_wiz_2_1  {0.000 15.000}     30.000          33.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2          0.511        0.000                      0                 4150        0.165        0.000                      0                 4150       19.365        0.000                       0                  1401  
  clkfbout_clk_wiz_2                                                                                                                                                     22.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2_1        0.516        0.000                      0                 4150        0.165        0.000                      0                 4150       19.365        0.000                       0                  1401  
  clkfbout_clk_wiz_2_1                                                                                                                                                   22.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_2_1  clk_out1_clk_wiz_2          0.511        0.000                      0                 4150        0.059        0.000                      0                 4150  
clk_out1_clk_wiz_2    clk_out1_clk_wiz_2_1        0.511        0.000                      0                 4150        0.059        0.000                      0                 4150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        39.025ns  (logic 16.570ns (42.460%)  route 22.455ns (57.540%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.559 r  vga/U3/rom_address18_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.875    41.435    vga/U3/rom_address18_reg[8]_i_3_n_4
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.306    41.741 r  vga/U3/rom_address18[11]_i_1/O
                         net (fo=1, routed)           0.000    41.741    vga/U3/temp_addr[11]
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.106    42.223    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.029    42.252    vga/U3/rom_address18_reg[11]
  -------------------------------------------------------------------
                         required time                         42.252    
                         arrival time                         -41.741    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.904ns  (logic 16.492ns (42.391%)  route 22.412ns (57.609%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.301 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.485 r  vga/U3/rom_address18_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.832    41.317    vga/U3/rom_address18_reg[8]_i_3_n_5
    SLICE_X63Y85         LUT5 (Prop_lut5_I3_O)        0.302    41.619 r  vga/U3/rom_address18[10]_i_1/O
                         net (fo=1, routed)           0.000    41.619    vga/U3/temp_addr[10]
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.506    42.301    vga/U3/clk_out1
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/C
                         clock pessimism              0.027    42.328    
                         clock uncertainty           -0.106    42.222    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.029    42.251    vga/U3/rom_address18_reg[10]
  -------------------------------------------------------------------
                         required time                         42.251    
                         arrival time                         -41.619    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.813ns  (logic 16.684ns (42.985%)  route 22.129ns (57.015%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.296 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.673 r  vga/U3/rom_address18_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.549    41.223    vga/U3/rom_address18_reg[12]_i_3_n_4
    SLICE_X53Y88         LUT5 (Prop_lut5_I3_O)        0.306    41.529 r  vga/U3/rom_address18[15]_i_1/O
                         net (fo=1, routed)           0.000    41.529    vga/U3/temp_addr[15]
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.501    42.296    vga/U3/clk_out1
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/C
                         clock pessimism              0.027    42.323    
                         clock uncertainty           -0.106    42.217    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.029    42.246    vga/U3/rom_address18_reg[15]
  -------------------------------------------------------------------
                         required time                         42.246    
                         arrival time                         -41.529    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.812ns  (logic 16.472ns (42.441%)  route 22.340ns (57.559%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.468 r  vga/U3/rom_address18_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.760    41.228    vga/U3/rom_address18_reg[8]_i_3_n_7
    SLICE_X64Y86         LUT5 (Prop_lut5_I3_O)        0.299    41.527 r  vga/U3/rom_address18[8]_i_1/O
                         net (fo=1, routed)           0.000    41.527    vga/U3/temp_addr[8]
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.106    42.223    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.031    42.254    vga/U3/rom_address18_reg[8]
  -------------------------------------------------------------------
                         required time                         42.254    
                         arrival time                         -41.527    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.775ns  (logic 16.702ns (43.074%)  route 22.073ns (56.926%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.292 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.694 r  vga/U3/rom_address18_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.493    41.187    vga/U3/rom_address18_reg[12]_i_3_n_6
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.303    41.490 r  vga/U3/rom_address18[13]_i_1/O
                         net (fo=1, routed)           0.000    41.490    vga/U3/temp_addr[13]
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.497    42.292    vga/U3/clk_out1
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/C
                         clock pessimism              0.027    42.319    
                         clock uncertainty           -0.106    42.213    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    42.242    vga/U3/rom_address18_reg[13]
  -------------------------------------------------------------------
                         required time                         42.242    
                         arrival time                         -41.490    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.704ns  (logic 16.816ns (43.448%)  route 21.888ns (56.552%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.808 r  vga/U3/rom_address18_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.308    41.116    vga/U3/rom_address18_reg[16]_i_3_n_6
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.303    41.419 r  vga/U3/rom_address18[17]_i_1/O
                         net (fo=1, routed)           0.000    41.419    vga/U3/temp_addr[17]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.106    42.216    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.031    42.247    vga/U3/rom_address18_reg[17]
  -------------------------------------------------------------------
                         required time                         42.247    
                         arrival time                         -41.419    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.702ns  (logic 16.146ns (41.719%)  route 22.556ns (58.281%))
  Logic Levels:           59  (CARRY4=34 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.304 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    40.138 r  vga/U3/rom_address18_reg[4]_i_3/O[1]
                         net (fo=1, routed)           0.976    41.114    vga/U3/rom_address18_reg[4]_i_3_n_6
    SLICE_X67Y88         LUT5 (Prop_lut5_I3_O)        0.303    41.417 r  vga/U3/rom_address18[5]_i_1/O
                         net (fo=1, routed)           0.000    41.417    vga/U3/temp_addr[5]
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.509    42.304    vga/U3/clk_out1
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/C
                         clock pessimism              0.027    42.331    
                         clock uncertainty           -0.106    42.225    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.029    42.254    vga/U3/rom_address18_reg[5]
  -------------------------------------------------------------------
                         required time                         42.254    
                         arrival time                         -41.417    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.586ns  (logic 16.700ns (43.280%)  route 21.886ns (56.720%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.696 r  vga/U3/rom_address18_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.306    41.002    vga/U3/rom_address18_reg[16]_i_3_n_7
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.299    41.301 r  vga/U3/rom_address18[16]_i_1/O
                         net (fo=1, routed)           0.000    41.301    vga/U3/temp_addr[16]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.106    42.216    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.029    42.245    vga/U3/rom_address18_reg[16]
  -------------------------------------------------------------------
                         required time                         42.245    
                         arrival time                         -41.301    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.632ns  (logic 16.588ns (42.939%)  route 22.044ns (57.061%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.580 r  vga/U3/rom_address18_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.464    41.044    vga/U3/rom_address18_reg[8]_i_3_n_6
    SLICE_X54Y86         LUT5 (Prop_lut5_I3_O)        0.303    41.347 r  vga/U3/rom_address18[9]_i_1/O
                         net (fo=1, routed)           0.000    41.347    vga/U3/temp_addr[9]
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.106    42.215    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077    42.292    vga/U3/rom_address18_reg[9]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -41.347    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.625ns  (logic 16.586ns (42.941%)  route 22.039ns (57.059%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.582 r  vga/U3/rom_address18_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.459    41.041    vga/U3/rom_address18_reg[12]_i_3_n_7
    SLICE_X54Y85         LUT5 (Prop_lut5_I3_O)        0.299    41.340 r  vga/U3/rom_address18[12]_i_1/O
                         net (fo=1, routed)           0.000    41.340    vga/U3/temp_addr[12]
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.106    42.215    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)        0.077    42.292    vga/U3/rom_address18_reg[12]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -41.340    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/U2/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/coord_reg[y][4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.567     0.697    vga/U2/clk_out1
    SLICE_X59Y98         FDRE                                         r  vga/U2/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  vga/U2/vcs_reg[4]/Q
                         net (fo=24, routed)          0.113     0.951    vga/U2/vc[4]
    SLICE_X58Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  vga/U2/coord[y][4]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga/U3/vcs_reg[2]
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.838     0.928    vga/U3/clk_out1
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/C
                         clock pessimism             -0.218     0.710    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     0.831    vga/U3/coord_reg[y][4]_rep
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][0]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/C
                         clock pessimism             -0.215     0.743    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.070     0.813    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.597     0.727    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X5Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.868 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/Q
                         net (fo=1, routed)           0.101     0.969    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][value][3][0]
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.866     0.956    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/C
                         clock pessimism             -0.215     0.741    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.059     0.800    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 player_comp/int_card2_reg[points][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.296ns (56.594%)  route 0.227ns (43.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.552     0.682    player_comp/clk_out1
    SLICE_X53Y73         FDRE                                         r  player_comp/int_card2_reg[points][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  player_comp/int_card2_reg[points][0]/Q
                         net (fo=2, routed)           0.108     0.931    player_comp/int_card2_reg[points_n_0_][0]
    SLICE_X52Y73         LUT5 (Prop_lut5_I0_O)        0.048     0.979 r  player_comp/temp[points][0]_i_2/O
                         net (fo=1, routed)           0.119     1.098    player_comp/temp[points][0]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I5_O)        0.107     1.205 r  player_comp/temp[points][0]_i_1/O
                         net (fo=2, routed)           0.000     1.205    player_comp/temp[points][0]
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.820     0.910    player_comp/clk_out1
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/C
                         clock pessimism              0.035     0.945    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.091     1.036    player_comp/temp_reg[points][0]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][1]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/C
                         clock pessimism             -0.215     0.743    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.066     0.809    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.148ns (33.446%)  route 0.295ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][2]/Q
                         net (fo=6, routed)           0.295     1.132    player_comp/player_new_card_reg[points][3][2]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/C
                         clock pessimism              0.035     0.944    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.017     0.961    player_comp/int_card3_reg[points][2]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.502%)  route 0.307ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][3]/Q
                         net (fo=6, routed)           0.307     1.145    player_comp/player_new_card_reg[points][3][3]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/C
                         clock pessimism              0.035     0.944    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.018     0.962    player_comp/int_card3_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/U3/rom_address18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    vga/U3/clk_out1
    SLICE_X62Y80         FDRE                                         r  vga/U3/rom_address18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  vga/U3/rom_address18_reg[1]/Q
                         net (fo=89, routed)          0.267     1.121    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.879     0.969    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215     0.754    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.937    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 player_comp/int_card1_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.554     0.684    player_comp/clk_out1
    SLICE_X52Y72         FDRE                                         r  player_comp/int_card1_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  player_comp/int_card1_reg[points][3]/Q
                         net (fo=2, routed)           0.164     0.988    player_comp/int_card1_reg[points_n_0_][3]
    SLICE_X51Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.033 r  player_comp/temp[points][3]_i_1/O
                         net (fo=2, routed)           0.182     1.215    player_comp/temp[points][3]
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.822     0.912    player_comp/clk_out1
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/C
                         clock pessimism              0.035     0.947    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.066     1.013    player_comp/temp_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[value][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card2_reg[value][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.978%)  route 0.354ns (61.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.558     0.688    server_comp/clk_out1
    SLICE_X39Y72         FDRE                                         r  server_comp/player_new_card_reg[value][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.128     0.816 r  server_comp/player_new_card_reg[value][1]/Q
                         net (fo=5, routed)           0.354     1.170    server_comp/int_card3_reg[value][3]_0[1]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.098     1.268 r  server_comp/int_card3[value][1]_i_1/O
                         net (fo=3, routed)           0.000     1.268    player_comp/player_new_card_reg[value][3]_1[1]
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.818     0.908    player_comp/clk_out1
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/C
                         clock pessimism              0.035     0.943    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.121     1.064    player_comp/int_card2_reg[value][1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clock_comp/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X0Y8     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X0Y9     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y6     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y7     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y4     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y5     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y4     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y5     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X3Y15    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X3Y16    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X10Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X10Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X11Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X11Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y68    ai_comp/CARD_CHOOSER/CHOSEN_CARD_reg[points][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X13Y68    ai_comp/CARD_CHOOSER/CHOSEN_CARD_reg[suit][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X8Y68     ai_comp/CARD_CHOOSER/CHOSEN_CARD_reg[value][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X11Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y68     ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][suit][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clock_comp/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17  clock_comp/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        39.025ns  (logic 16.570ns (42.460%)  route 22.455ns (57.540%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.559 r  vga/U3/rom_address18_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.875    41.435    vga/U3/rom_address18_reg[8]_i_3_n_4
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.306    41.741 r  vga/U3/rom_address18[11]_i_1/O
                         net (fo=1, routed)           0.000    41.741    vga/U3/temp_addr[11]
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.101    42.228    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.029    42.257    vga/U3/rom_address18_reg[11]
  -------------------------------------------------------------------
                         required time                         42.257    
                         arrival time                         -41.741    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.904ns  (logic 16.492ns (42.391%)  route 22.412ns (57.609%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.301 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.485 r  vga/U3/rom_address18_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.832    41.317    vga/U3/rom_address18_reg[8]_i_3_n_5
    SLICE_X63Y85         LUT5 (Prop_lut5_I3_O)        0.302    41.619 r  vga/U3/rom_address18[10]_i_1/O
                         net (fo=1, routed)           0.000    41.619    vga/U3/temp_addr[10]
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.506    42.301    vga/U3/clk_out1
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/C
                         clock pessimism              0.027    42.328    
                         clock uncertainty           -0.101    42.227    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.029    42.256    vga/U3/rom_address18_reg[10]
  -------------------------------------------------------------------
                         required time                         42.256    
                         arrival time                         -41.619    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.813ns  (logic 16.684ns (42.985%)  route 22.129ns (57.015%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.296 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.673 r  vga/U3/rom_address18_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.549    41.223    vga/U3/rom_address18_reg[12]_i_3_n_4
    SLICE_X53Y88         LUT5 (Prop_lut5_I3_O)        0.306    41.529 r  vga/U3/rom_address18[15]_i_1/O
                         net (fo=1, routed)           0.000    41.529    vga/U3/temp_addr[15]
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.501    42.296    vga/U3/clk_out1
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/C
                         clock pessimism              0.027    42.323    
                         clock uncertainty           -0.101    42.222    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.029    42.251    vga/U3/rom_address18_reg[15]
  -------------------------------------------------------------------
                         required time                         42.251    
                         arrival time                         -41.529    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.812ns  (logic 16.472ns (42.441%)  route 22.340ns (57.559%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.468 r  vga/U3/rom_address18_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.760    41.228    vga/U3/rom_address18_reg[8]_i_3_n_7
    SLICE_X64Y86         LUT5 (Prop_lut5_I3_O)        0.299    41.527 r  vga/U3/rom_address18[8]_i_1/O
                         net (fo=1, routed)           0.000    41.527    vga/U3/temp_addr[8]
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.101    42.228    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.031    42.259    vga/U3/rom_address18_reg[8]
  -------------------------------------------------------------------
                         required time                         42.259    
                         arrival time                         -41.527    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.775ns  (logic 16.702ns (43.074%)  route 22.073ns (56.926%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.292 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.694 r  vga/U3/rom_address18_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.493    41.187    vga/U3/rom_address18_reg[12]_i_3_n_6
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.303    41.490 r  vga/U3/rom_address18[13]_i_1/O
                         net (fo=1, routed)           0.000    41.490    vga/U3/temp_addr[13]
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.497    42.292    vga/U3/clk_out1
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/C
                         clock pessimism              0.027    42.319    
                         clock uncertainty           -0.101    42.218    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    42.247    vga/U3/rom_address18_reg[13]
  -------------------------------------------------------------------
                         required time                         42.247    
                         arrival time                         -41.490    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.704ns  (logic 16.816ns (43.448%)  route 21.888ns (56.552%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.808 r  vga/U3/rom_address18_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.308    41.116    vga/U3/rom_address18_reg[16]_i_3_n_6
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.303    41.419 r  vga/U3/rom_address18[17]_i_1/O
                         net (fo=1, routed)           0.000    41.419    vga/U3/temp_addr[17]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.101    42.221    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.031    42.252    vga/U3/rom_address18_reg[17]
  -------------------------------------------------------------------
                         required time                         42.252    
                         arrival time                         -41.419    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.702ns  (logic 16.146ns (41.719%)  route 22.556ns (58.281%))
  Logic Levels:           59  (CARRY4=34 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.304 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    40.138 r  vga/U3/rom_address18_reg[4]_i_3/O[1]
                         net (fo=1, routed)           0.976    41.114    vga/U3/rom_address18_reg[4]_i_3_n_6
    SLICE_X67Y88         LUT5 (Prop_lut5_I3_O)        0.303    41.417 r  vga/U3/rom_address18[5]_i_1/O
                         net (fo=1, routed)           0.000    41.417    vga/U3/temp_addr[5]
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.509    42.304    vga/U3/clk_out1
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/C
                         clock pessimism              0.027    42.331    
                         clock uncertainty           -0.101    42.230    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.029    42.259    vga/U3/rom_address18_reg[5]
  -------------------------------------------------------------------
                         required time                         42.259    
                         arrival time                         -41.417    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.949ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.586ns  (logic 16.700ns (43.280%)  route 21.886ns (56.720%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.696 r  vga/U3/rom_address18_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.306    41.002    vga/U3/rom_address18_reg[16]_i_3_n_7
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.299    41.301 r  vga/U3/rom_address18[16]_i_1/O
                         net (fo=1, routed)           0.000    41.301    vga/U3/temp_addr[16]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.101    42.221    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.029    42.250    vga/U3/rom_address18_reg[16]
  -------------------------------------------------------------------
                         required time                         42.250    
                         arrival time                         -41.301    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.632ns  (logic 16.588ns (42.939%)  route 22.044ns (57.061%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.580 r  vga/U3/rom_address18_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.464    41.044    vga/U3/rom_address18_reg[8]_i_3_n_6
    SLICE_X54Y86         LUT5 (Prop_lut5_I3_O)        0.303    41.347 r  vga/U3/rom_address18[9]_i_1/O
                         net (fo=1, routed)           0.000    41.347    vga/U3/temp_addr[9]
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.101    42.220    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077    42.297    vga/U3/rom_address18_reg[9]
  -------------------------------------------------------------------
                         required time                         42.297    
                         arrival time                         -41.347    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.625ns  (logic 16.586ns (42.941%)  route 22.039ns (57.059%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.582 r  vga/U3/rom_address18_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.459    41.041    vga/U3/rom_address18_reg[12]_i_3_n_7
    SLICE_X54Y85         LUT5 (Prop_lut5_I3_O)        0.299    41.340 r  vga/U3/rom_address18[12]_i_1/O
                         net (fo=1, routed)           0.000    41.340    vga/U3/temp_addr[12]
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.101    42.220    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)        0.077    42.297    vga/U3/rom_address18_reg[12]
  -------------------------------------------------------------------
                         required time                         42.297    
                         arrival time                         -41.340    
  -------------------------------------------------------------------
                         slack                                  0.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/U2/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/coord_reg[y][4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.567     0.697    vga/U2/clk_out1
    SLICE_X59Y98         FDRE                                         r  vga/U2/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  vga/U2/vcs_reg[4]/Q
                         net (fo=24, routed)          0.113     0.951    vga/U2/vc[4]
    SLICE_X58Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  vga/U2/coord[y][4]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga/U3/vcs_reg[2]
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.838     0.928    vga/U3/clk_out1
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/C
                         clock pessimism             -0.218     0.710    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     0.831    vga/U3/coord_reg[y][4]_rep
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][0]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/C
                         clock pessimism             -0.215     0.743    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.070     0.813    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.597     0.727    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X5Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.868 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/Q
                         net (fo=1, routed)           0.101     0.969    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][value][3][0]
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.866     0.956    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/C
                         clock pessimism             -0.215     0.741    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.059     0.800    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 player_comp/int_card2_reg[points][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.296ns (56.594%)  route 0.227ns (43.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.552     0.682    player_comp/clk_out1
    SLICE_X53Y73         FDRE                                         r  player_comp/int_card2_reg[points][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  player_comp/int_card2_reg[points][0]/Q
                         net (fo=2, routed)           0.108     0.931    player_comp/int_card2_reg[points_n_0_][0]
    SLICE_X52Y73         LUT5 (Prop_lut5_I0_O)        0.048     0.979 r  player_comp/temp[points][0]_i_2/O
                         net (fo=1, routed)           0.119     1.098    player_comp/temp[points][0]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I5_O)        0.107     1.205 r  player_comp/temp[points][0]_i_1/O
                         net (fo=2, routed)           0.000     1.205    player_comp/temp[points][0]
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.820     0.910    player_comp/clk_out1
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/C
                         clock pessimism              0.035     0.945    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.091     1.036    player_comp/temp_reg[points][0]
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][1]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/C
                         clock pessimism             -0.215     0.743    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.066     0.809    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.148ns (33.446%)  route 0.295ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][2]/Q
                         net (fo=6, routed)           0.295     1.132    player_comp/player_new_card_reg[points][3][2]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/C
                         clock pessimism              0.035     0.944    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.017     0.961    player_comp/int_card3_reg[points][2]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.502%)  route 0.307ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][3]/Q
                         net (fo=6, routed)           0.307     1.145    player_comp/player_new_card_reg[points][3][3]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/C
                         clock pessimism              0.035     0.944    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.018     0.962    player_comp/int_card3_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga/U3/rom_address18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    vga/U3/clk_out1
    SLICE_X62Y80         FDRE                                         r  vga/U3/rom_address18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  vga/U3/rom_address18_reg[1]/Q
                         net (fo=89, routed)          0.267     1.121    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.879     0.969    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215     0.754    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.937    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 player_comp/int_card1_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.554     0.684    player_comp/clk_out1
    SLICE_X52Y72         FDRE                                         r  player_comp/int_card1_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  player_comp/int_card1_reg[points][3]/Q
                         net (fo=2, routed)           0.164     0.988    player_comp/int_card1_reg[points_n_0_][3]
    SLICE_X51Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.033 r  player_comp/temp[points][3]_i_1/O
                         net (fo=2, routed)           0.182     1.215    player_comp/temp[points][3]
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.822     0.912    player_comp/clk_out1
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/C
                         clock pessimism              0.035     0.947    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.066     1.013    player_comp/temp_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[value][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card2_reg[value][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.978%)  route 0.354ns (61.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.558     0.688    server_comp/clk_out1
    SLICE_X39Y72         FDRE                                         r  server_comp/player_new_card_reg[value][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.128     0.816 r  server_comp/player_new_card_reg[value][1]/Q
                         net (fo=5, routed)           0.354     1.170    server_comp/int_card3_reg[value][3]_0[1]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.098     1.268 r  server_comp/int_card3[value][1]_i_1/O
                         net (fo=3, routed)           0.000     1.268    player_comp/player_new_card_reg[value][3]_1[1]
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.818     0.908    player_comp/clk_out1
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/C
                         clock pessimism              0.035     0.943    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.121     1.064    player_comp/int_card2_reg[value][1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2_1
Waveform(ns):       { 0.000 19.865 }
Period(ns):         39.730
Sources:            { clock_comp/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X0Y8     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X0Y9     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y6     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y7     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y4     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X2Y5     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y4     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X1Y5     vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X3Y15    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         39.730      36.838     RAMB36_X3Y16    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       39.730      120.270    PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X4Y68     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[value][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X10Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X10Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X11Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X11Y63    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[points][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y69     ai_comp/CARD_MANAGER/CARD1/CARD_OUT_reg[suit][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y68    ai_comp/CARD_CHOOSER/CHOSEN_CARD_reg[points][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X13Y68    ai_comp/CARD_CHOOSER/CHOSEN_CARD_reg[suit][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X8Y68     ai_comp/CARD_CHOOSER/CHOSEN_CARD_reg[value][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X11Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X12Y69    ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][points][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.865      19.365     SLICE_X9Y68     ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[0][suit][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2_1
  To Clock:  clkfbout_clk_wiz_2_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2_1
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { clock_comp/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         30.000      27.845     BUFGCTRL_X0Y17  clock_comp/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         30.000      28.751     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        30.000      22.633     PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       30.000      130.000    PLLE2_ADV_X1Y2  clock_comp/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2_1
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        39.025ns  (logic 16.570ns (42.460%)  route 22.455ns (57.540%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.559 r  vga/U3/rom_address18_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.875    41.435    vga/U3/rom_address18_reg[8]_i_3_n_4
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.306    41.741 r  vga/U3/rom_address18[11]_i_1/O
                         net (fo=1, routed)           0.000    41.741    vga/U3/temp_addr[11]
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.106    42.223    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.029    42.252    vga/U3/rom_address18_reg[11]
  -------------------------------------------------------------------
                         required time                         42.252    
                         arrival time                         -41.741    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.904ns  (logic 16.492ns (42.391%)  route 22.412ns (57.609%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.301 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.485 r  vga/U3/rom_address18_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.832    41.317    vga/U3/rom_address18_reg[8]_i_3_n_5
    SLICE_X63Y85         LUT5 (Prop_lut5_I3_O)        0.302    41.619 r  vga/U3/rom_address18[10]_i_1/O
                         net (fo=1, routed)           0.000    41.619    vga/U3/temp_addr[10]
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.506    42.301    vga/U3/clk_out1
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/C
                         clock pessimism              0.027    42.328    
                         clock uncertainty           -0.106    42.222    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.029    42.251    vga/U3/rom_address18_reg[10]
  -------------------------------------------------------------------
                         required time                         42.251    
                         arrival time                         -41.619    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.813ns  (logic 16.684ns (42.985%)  route 22.129ns (57.015%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.296 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.673 r  vga/U3/rom_address18_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.549    41.223    vga/U3/rom_address18_reg[12]_i_3_n_4
    SLICE_X53Y88         LUT5 (Prop_lut5_I3_O)        0.306    41.529 r  vga/U3/rom_address18[15]_i_1/O
                         net (fo=1, routed)           0.000    41.529    vga/U3/temp_addr[15]
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.501    42.296    vga/U3/clk_out1
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/C
                         clock pessimism              0.027    42.323    
                         clock uncertainty           -0.106    42.217    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.029    42.246    vga/U3/rom_address18_reg[15]
  -------------------------------------------------------------------
                         required time                         42.246    
                         arrival time                         -41.529    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.812ns  (logic 16.472ns (42.441%)  route 22.340ns (57.559%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.468 r  vga/U3/rom_address18_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.760    41.228    vga/U3/rom_address18_reg[8]_i_3_n_7
    SLICE_X64Y86         LUT5 (Prop_lut5_I3_O)        0.299    41.527 r  vga/U3/rom_address18[8]_i_1/O
                         net (fo=1, routed)           0.000    41.527    vga/U3/temp_addr[8]
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.106    42.223    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.031    42.254    vga/U3/rom_address18_reg[8]
  -------------------------------------------------------------------
                         required time                         42.254    
                         arrival time                         -41.527    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.775ns  (logic 16.702ns (43.074%)  route 22.073ns (56.926%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.292 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.694 r  vga/U3/rom_address18_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.493    41.187    vga/U3/rom_address18_reg[12]_i_3_n_6
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.303    41.490 r  vga/U3/rom_address18[13]_i_1/O
                         net (fo=1, routed)           0.000    41.490    vga/U3/temp_addr[13]
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.497    42.292    vga/U3/clk_out1
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/C
                         clock pessimism              0.027    42.319    
                         clock uncertainty           -0.106    42.213    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    42.242    vga/U3/rom_address18_reg[13]
  -------------------------------------------------------------------
                         required time                         42.242    
                         arrival time                         -41.490    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.704ns  (logic 16.816ns (43.448%)  route 21.888ns (56.552%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.808 r  vga/U3/rom_address18_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.308    41.116    vga/U3/rom_address18_reg[16]_i_3_n_6
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.303    41.419 r  vga/U3/rom_address18[17]_i_1/O
                         net (fo=1, routed)           0.000    41.419    vga/U3/temp_addr[17]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.106    42.216    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.031    42.247    vga/U3/rom_address18_reg[17]
  -------------------------------------------------------------------
                         required time                         42.247    
                         arrival time                         -41.419    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.702ns  (logic 16.146ns (41.719%)  route 22.556ns (58.281%))
  Logic Levels:           59  (CARRY4=34 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.304 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    40.138 r  vga/U3/rom_address18_reg[4]_i_3/O[1]
                         net (fo=1, routed)           0.976    41.114    vga/U3/rom_address18_reg[4]_i_3_n_6
    SLICE_X67Y88         LUT5 (Prop_lut5_I3_O)        0.303    41.417 r  vga/U3/rom_address18[5]_i_1/O
                         net (fo=1, routed)           0.000    41.417    vga/U3/temp_addr[5]
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.509    42.304    vga/U3/clk_out1
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/C
                         clock pessimism              0.027    42.331    
                         clock uncertainty           -0.106    42.225    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.029    42.254    vga/U3/rom_address18_reg[5]
  -------------------------------------------------------------------
                         required time                         42.254    
                         arrival time                         -41.417    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.586ns  (logic 16.700ns (43.280%)  route 21.886ns (56.720%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.696 r  vga/U3/rom_address18_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.306    41.002    vga/U3/rom_address18_reg[16]_i_3_n_7
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.299    41.301 r  vga/U3/rom_address18[16]_i_1/O
                         net (fo=1, routed)           0.000    41.301    vga/U3/temp_addr[16]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.106    42.216    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.029    42.245    vga/U3/rom_address18_reg[16]
  -------------------------------------------------------------------
                         required time                         42.245    
                         arrival time                         -41.301    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.632ns  (logic 16.588ns (42.939%)  route 22.044ns (57.061%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.580 r  vga/U3/rom_address18_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.464    41.044    vga/U3/rom_address18_reg[8]_i_3_n_6
    SLICE_X54Y86         LUT5 (Prop_lut5_I3_O)        0.303    41.347 r  vga/U3/rom_address18[9]_i_1/O
                         net (fo=1, routed)           0.000    41.347    vga/U3/temp_addr[9]
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.106    42.215    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077    42.292    vga/U3/rom_address18_reg[9]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -41.347    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2 rise@39.730ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        38.625ns  (logic 16.586ns (42.941%)  route 22.039ns (57.059%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.582 r  vga/U3/rom_address18_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.459    41.041    vga/U3/rom_address18_reg[12]_i_3_n_7
    SLICE_X54Y85         LUT5 (Prop_lut5_I3_O)        0.299    41.340 r  vga/U3/rom_address18[12]_i_1/O
                         net (fo=1, routed)           0.000    41.340    vga/U3/temp_addr[12]
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.106    42.215    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)        0.077    42.292    vga/U3/rom_address18_reg[12]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -41.340    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/U2/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/coord_reg[y][4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.567     0.697    vga/U2/clk_out1
    SLICE_X59Y98         FDRE                                         r  vga/U2/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  vga/U2/vcs_reg[4]/Q
                         net (fo=24, routed)          0.113     0.951    vga/U2/vc[4]
    SLICE_X58Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  vga/U2/coord[y][4]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga/U3/vcs_reg[2]
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.838     0.928    vga/U3/clk_out1
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/C
                         clock pessimism             -0.218     0.710    
                         clock uncertainty            0.106     0.816    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     0.937    vga/U3/coord_reg[y][4]_rep
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][0]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/C
                         clock pessimism             -0.215     0.743    
                         clock uncertainty            0.106     0.849    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.070     0.919    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.597     0.727    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X5Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.868 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/Q
                         net (fo=1, routed)           0.101     0.969    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][value][3][0]
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.866     0.956    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/C
                         clock pessimism             -0.215     0.741    
                         clock uncertainty            0.106     0.847    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.059     0.906    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 player_comp/int_card2_reg[points][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.296ns (56.594%)  route 0.227ns (43.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.552     0.682    player_comp/clk_out1
    SLICE_X53Y73         FDRE                                         r  player_comp/int_card2_reg[points][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  player_comp/int_card2_reg[points][0]/Q
                         net (fo=2, routed)           0.108     0.931    player_comp/int_card2_reg[points_n_0_][0]
    SLICE_X52Y73         LUT5 (Prop_lut5_I0_O)        0.048     0.979 r  player_comp/temp[points][0]_i_2/O
                         net (fo=1, routed)           0.119     1.098    player_comp/temp[points][0]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I5_O)        0.107     1.205 r  player_comp/temp[points][0]_i_1/O
                         net (fo=2, routed)           0.000     1.205    player_comp/temp[points][0]
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.820     0.910    player_comp/clk_out1
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/C
                         clock pessimism              0.035     0.945    
                         clock uncertainty            0.106     1.051    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.091     1.142    player_comp/temp_reg[points][0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][1]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/C
                         clock pessimism             -0.215     0.743    
                         clock uncertainty            0.106     0.849    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.066     0.915    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.148ns (33.446%)  route 0.295ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][2]/Q
                         net (fo=6, routed)           0.295     1.132    player_comp/player_new_card_reg[points][3][2]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/C
                         clock pessimism              0.035     0.944    
                         clock uncertainty            0.106     1.050    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.017     1.067    player_comp/int_card3_reg[points][2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.502%)  route 0.307ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][3]/Q
                         net (fo=6, routed)           0.307     1.145    player_comp/player_new_card_reg[points][3][3]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/C
                         clock pessimism              0.035     0.944    
                         clock uncertainty            0.106     1.050    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.018     1.068    player_comp/int_card3_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga/U3/rom_address18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    vga/U3/clk_out1
    SLICE_X62Y80         FDRE                                         r  vga/U3/rom_address18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  vga/U3/rom_address18_reg[1]/Q
                         net (fo=89, routed)          0.267     1.121    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.879     0.969    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215     0.754    
                         clock uncertainty            0.106     0.860    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.043    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 player_comp/int_card1_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.554     0.684    player_comp/clk_out1
    SLICE_X52Y72         FDRE                                         r  player_comp/int_card1_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  player_comp/int_card1_reg[points][3]/Q
                         net (fo=2, routed)           0.164     0.988    player_comp/int_card1_reg[points_n_0_][3]
    SLICE_X51Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.033 r  player_comp/temp[points][3]_i_1/O
                         net (fo=2, routed)           0.182     1.215    player_comp/temp[points][3]
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.822     0.912    player_comp/clk_out1
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/C
                         clock pessimism              0.035     0.947    
                         clock uncertainty            0.106     1.053    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.066     1.119    player_comp/temp_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[value][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card2_reg[value][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.978%)  route 0.354ns (61.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.558     0.688    server_comp/clk_out1
    SLICE_X39Y72         FDRE                                         r  server_comp/player_new_card_reg[value][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.128     0.816 r  server_comp/player_new_card_reg[value][1]/Q
                         net (fo=5, routed)           0.354     1.170    server_comp/int_card3_reg[value][3]_0[1]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.098     1.268 r  server_comp/int_card3[value][1]_i_1/O
                         net (fo=3, routed)           0.000     1.268    player_comp/player_new_card_reg[value][3]_1[1]
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.818     0.908    player_comp/clk_out1
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/C
                         clock pessimism              0.035     0.943    
                         clock uncertainty            0.106     1.049    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.121     1.170    player_comp/int_card2_reg[value][1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        39.025ns  (logic 16.570ns (42.460%)  route 22.455ns (57.540%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.559 r  vga/U3/rom_address18_reg[8]_i_3/O[3]
                         net (fo=1, routed)           0.875    41.435    vga/U3/rom_address18_reg[8]_i_3_n_4
    SLICE_X65Y85         LUT5 (Prop_lut5_I3_O)        0.306    41.741 r  vga/U3/rom_address18[11]_i_1/O
                         net (fo=1, routed)           0.000    41.741    vga/U3/temp_addr[11]
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X65Y85         FDRE                                         r  vga/U3/rom_address18_reg[11]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.106    42.223    
    SLICE_X65Y85         FDRE (Setup_fdre_C_D)        0.029    42.252    vga/U3/rom_address18_reg[11]
  -------------------------------------------------------------------
                         required time                         42.252    
                         arrival time                         -41.741    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.904ns  (logic 16.492ns (42.391%)  route 22.412ns (57.609%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 42.301 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.485 r  vga/U3/rom_address18_reg[8]_i_3/O[2]
                         net (fo=1, routed)           0.832    41.317    vga/U3/rom_address18_reg[8]_i_3_n_5
    SLICE_X63Y85         LUT5 (Prop_lut5_I3_O)        0.302    41.619 r  vga/U3/rom_address18[10]_i_1/O
                         net (fo=1, routed)           0.000    41.619    vga/U3/temp_addr[10]
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.506    42.301    vga/U3/clk_out1
    SLICE_X63Y85         FDRE                                         r  vga/U3/rom_address18_reg[10]/C
                         clock pessimism              0.027    42.328    
                         clock uncertainty           -0.106    42.222    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.029    42.251    vga/U3/rom_address18_reg[10]
  -------------------------------------------------------------------
                         required time                         42.251    
                         arrival time                         -41.619    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.813ns  (logic 16.684ns (42.985%)  route 22.129ns (57.015%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.566ns = ( 42.296 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.673 r  vga/U3/rom_address18_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.549    41.223    vga/U3/rom_address18_reg[12]_i_3_n_4
    SLICE_X53Y88         LUT5 (Prop_lut5_I3_O)        0.306    41.529 r  vga/U3/rom_address18[15]_i_1/O
                         net (fo=1, routed)           0.000    41.529    vga/U3/temp_addr[15]
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.501    42.296    vga/U3/clk_out1
    SLICE_X53Y88         FDRE                                         r  vga/U3/rom_address18_reg[15]/C
                         clock pessimism              0.027    42.323    
                         clock uncertainty           -0.106    42.217    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.029    42.246    vga/U3/rom_address18_reg[15]
  -------------------------------------------------------------------
                         required time                         42.246    
                         arrival time                         -41.529    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.812ns  (logic 16.472ns (42.441%)  route 22.340ns (57.559%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.302 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.468 r  vga/U3/rom_address18_reg[8]_i_3/O[0]
                         net (fo=1, routed)           0.760    41.228    vga/U3/rom_address18_reg[8]_i_3_n_7
    SLICE_X64Y86         LUT5 (Prop_lut5_I3_O)        0.299    41.527 r  vga/U3/rom_address18[8]_i_1/O
                         net (fo=1, routed)           0.000    41.527    vga/U3/temp_addr[8]
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.507    42.302    vga/U3/clk_out1
    SLICE_X64Y86         FDRE                                         r  vga/U3/rom_address18_reg[8]/C
                         clock pessimism              0.027    42.329    
                         clock uncertainty           -0.106    42.223    
    SLICE_X64Y86         FDRE (Setup_fdre_C_D)        0.031    42.254    vga/U3/rom_address18_reg[8]
  -------------------------------------------------------------------
                         required time                         42.254    
                         arrival time                         -41.527    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.775ns  (logic 16.702ns (43.074%)  route 22.073ns (56.926%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 42.292 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.694 r  vga/U3/rom_address18_reg[12]_i_3/O[1]
                         net (fo=1, routed)           0.493    41.187    vga/U3/rom_address18_reg[12]_i_3_n_6
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.303    41.490 r  vga/U3/rom_address18[13]_i_1/O
                         net (fo=1, routed)           0.000    41.490    vga/U3/temp_addr[13]
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.497    42.292    vga/U3/clk_out1
    SLICE_X53Y83         FDRE                                         r  vga/U3/rom_address18_reg[13]/C
                         clock pessimism              0.027    42.319    
                         clock uncertainty           -0.106    42.213    
    SLICE_X53Y83         FDRE (Setup_fdre_C_D)        0.029    42.242    vga/U3/rom_address18_reg[13]
  -------------------------------------------------------------------
                         required time                         42.242    
                         arrival time                         -41.490    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.704ns  (logic 16.816ns (43.448%)  route 21.888ns (56.552%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.808 r  vga/U3/rom_address18_reg[16]_i_3/O[1]
                         net (fo=1, routed)           0.308    41.116    vga/U3/rom_address18_reg[16]_i_3_n_6
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.303    41.419 r  vga/U3/rom_address18[17]_i_1/O
                         net (fo=1, routed)           0.000    41.419    vga/U3/temp_addr[17]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[17]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.106    42.216    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.031    42.247    vga/U3/rom_address18_reg[17]
  -------------------------------------------------------------------
                         required time                         42.247    
                         arrival time                         -41.419    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.702ns  (logic 16.146ns (41.719%)  route 22.556ns (58.281%))
  Logic Levels:           59  (CARRY4=34 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.304 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    40.138 r  vga/U3/rom_address18_reg[4]_i_3/O[1]
                         net (fo=1, routed)           0.976    41.114    vga/U3/rom_address18_reg[4]_i_3_n_6
    SLICE_X67Y88         LUT5 (Prop_lut5_I3_O)        0.303    41.417 r  vga/U3/rom_address18[5]_i_1/O
                         net (fo=1, routed)           0.000    41.417    vga/U3/temp_addr[5]
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.509    42.304    vga/U3/clk_out1
    SLICE_X67Y88         FDRE                                         r  vga/U3/rom_address18_reg[5]/C
                         clock pessimism              0.027    42.331    
                         clock uncertainty           -0.106    42.225    
    SLICE_X67Y88         FDRE (Setup_fdre_C_D)        0.029    42.254    vga/U3/rom_address18_reg[5]
  -------------------------------------------------------------------
                         required time                         42.254    
                         arrival time                         -41.417    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.586ns  (logic 16.700ns (43.280%)  route 21.886ns (56.720%))
  Logic Levels:           62  (CARRY4=37 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 42.295 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.474 r  vga/U3/rom_address18_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.474    vga/U3/rom_address18_reg[12]_i_3_n_0
    SLICE_X52Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.696 r  vga/U3/rom_address18_reg[16]_i_3/O[0]
                         net (fo=1, routed)           0.306    41.002    vga/U3/rom_address18_reg[16]_i_3_n_7
    SLICE_X52Y87         LUT5 (Prop_lut5_I3_O)        0.299    41.301 r  vga/U3/rom_address18[16]_i_1/O
                         net (fo=1, routed)           0.000    41.301    vga/U3/temp_addr[16]
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.500    42.295    vga/U3/clk_out1
    SLICE_X52Y87         FDRE                                         r  vga/U3/rom_address18_reg[16]/C
                         clock pessimism              0.027    42.322    
                         clock uncertainty           -0.106    42.216    
    SLICE_X52Y87         FDRE (Setup_fdre_C_D)        0.029    42.245    vga/U3/rom_address18_reg[16]
  -------------------------------------------------------------------
                         required time                         42.245    
                         arrival time                         -41.301    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.632ns  (logic 16.588ns (42.939%)  route 22.044ns (57.061%))
  Logic Levels:           60  (CARRY4=35 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.580 r  vga/U3/rom_address18_reg[8]_i_3/O[1]
                         net (fo=1, routed)           0.464    41.044    vga/U3/rom_address18_reg[8]_i_3_n_6
    SLICE_X54Y86         LUT5 (Prop_lut5_I3_O)        0.303    41.347 r  vga/U3/rom_address18[9]_i_1/O
                         net (fo=1, routed)           0.000    41.347    vga/U3/temp_addr[9]
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y86         FDRE                                         r  vga/U3/rom_address18_reg[9]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.106    42.215    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.077    42.292    vga/U3/rom_address18_reg[9]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -41.347    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 server_comp/ai_points_vga_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/rom_address18_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.730ns  (clk_out1_clk_wiz_2_1 rise@39.730ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        38.625ns  (logic 16.586ns (42.941%)  route 22.039ns (57.059%))
  Logic Levels:           61  (CARRY4=36 LUT1=1 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.294 - 39.730 ) 
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.630     2.715    server_comp/clk_out1
    SLICE_X33Y81         FDRE                                         r  server_comp/ai_points_vga_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.456     3.171 f  server_comp/ai_points_vga_reg[0]/Q
                         net (fo=103, routed)         1.235     4.406    server_comp/rom_address18_reg[7]_9[0]
    SLICE_X11Y78         LUT1 (Prop_lut1_I0_O)        0.124     4.530 r  server_comp/rom_address18[0]_i_1907/O
                         net (fo=2, routed)           0.491     5.021    server_comp/rom_address18[0]_i_1907_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.616 r  server_comp/rom_address18_reg[0]_i_1194/CO[3]
                         net (fo=1, routed)           0.000     5.616    server_comp/rom_address18_reg[0]_i_1194_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.733 r  server_comp/rom_address18_reg[4]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     5.733    server_comp/rom_address18_reg[4]_i_1230_n_0
    SLICE_X12Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.048 r  server_comp/rom_address18_reg[4]_i_1233/O[3]
                         net (fo=25, routed)          1.399     7.448    server_comp/rom_address18_reg[4]_i_1233_n_4
    SLICE_X38Y79         LUT3 (Prop_lut3_I2_O)        0.307     7.755 r  server_comp/rom_address18[4]_i_1236/O
                         net (fo=66, routed)          1.210     8.965    server_comp/rom_address18[4]_i_1236_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I0_O)        0.124     9.089 r  server_comp/U3/rom_address18[0]_i_5521/O
                         net (fo=1, routed)           0.000     9.089    server_comp/U3/rom_address18[0]_i_5521_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.639 r  server_comp/U3/rom_address18_reg[0]_i_5083/CO[3]
                         net (fo=1, routed)           0.000     9.639    server_comp/U3/rom_address18_reg[0]_i_5083_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  server_comp/U3/rom_address18_reg[0]_i_4446/CO[3]
                         net (fo=1, routed)           0.000     9.753    server_comp/U3/rom_address18_reg[0]_i_4446_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.867 r  server_comp/U3/rom_address18_reg[0]_i_3729/CO[3]
                         net (fo=1, routed)           0.000     9.867    server_comp/U3/rom_address18_reg[0]_i_3729_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.981 r  server_comp/U3/rom_address18_reg[0]_i_4287/CO[3]
                         net (fo=1, routed)           0.000     9.981    server_comp/U3/rom_address18_reg[0]_i_4287_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.095 r  server_comp/U3/rom_address18_reg[0]_i_4286/CO[3]
                         net (fo=1, routed)           0.000    10.095    server_comp/U3/rom_address18_reg[0]_i_4286_n_0
    SLICE_X36Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.209 r  server_comp/U3/rom_address18_reg[0]_i_4288/CO[3]
                         net (fo=1, routed)           0.000    10.209    server_comp/U3/rom_address18_reg[0]_i_4288_n_0
    SLICE_X36Y87         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.480 f  server_comp/U3/rom_address18_reg[0]_i_5437/CO[0]
                         net (fo=40, routed)          0.833    11.313    server_comp/U3/rom_address18_reg[0]_i_5437_n_3
    SLICE_X34Y84         LUT6 (Prop_lut6_I0_O)        0.373    11.686 r  server_comp/rom_address18[0]_i_5112/O
                         net (fo=1, routed)           0.475    12.161    server_comp/rom_address18[0]_i_5112_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    12.681 r  server_comp/U3/rom_address18_reg[0]_i_4477/CO[3]
                         net (fo=1, routed)           0.000    12.681    server_comp/U3/rom_address18_reg[0]_i_4477_n_0
    SLICE_X38Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.004 r  server_comp/U3/rom_address18_reg[0]_i_4965/O[1]
                         net (fo=3, routed)           0.450    13.453    server_comp_n_853
    SLICE_X34Y87         LUT3 (Prop_lut3_I1_O)        0.306    13.759 r  rom_address18[0]_i_4968/O
                         net (fo=2, routed)           0.716    14.476    rom_address18[0]_i_4968_n_0
    SLICE_X42Y87         LUT5 (Prop_lut5_I4_O)        0.124    14.600 r  rom_address18[0]_i_4319/O
                         net (fo=2, routed)           0.564    15.164    rom_address18[0]_i_4319_n_0
    SLICE_X41Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.288 r  U3/rom_address18[0]_i_4323/O
                         net (fo=1, routed)           0.000    15.288    U3/rom_address18[0]_i_4323_n_0
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    15.835 r  U3/rom_address18_reg[0]_i_3599/O[2]
                         net (fo=8, routed)           0.709    16.544    U3/rom_address18_reg[0]_i_3599_n_5
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.302    16.846 r  U3/rom_address18[0]_i_5070/O
                         net (fo=1, routed)           0.000    16.846    U3/rom_address18[0]_i_5070_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.244 r  U3/rom_address18_reg[0]_i_4428/CO[3]
                         net (fo=1, routed)           0.000    17.244    U3/rom_address18_reg[0]_i_4428_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.578 r  U3/rom_address18_reg[0]_i_3714/O[1]
                         net (fo=3, routed)           0.853    18.431    server_comp/ai_points_vga_reg[30]_2[1]
    SLICE_X40Y78         LUT4 (Prop_lut4_I0_O)        0.303    18.734 r  server_comp/rom_address18[0]_i_4420/O
                         net (fo=1, routed)           0.730    19.464    server_comp/rom_address18[0]_i_4420_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.849 r  server_comp/U3/rom_address18_reg[0]_i_3705/CO[3]
                         net (fo=1, routed)           0.009    19.858    server_comp/U3/rom_address18_reg[0]_i_3705_n_0
    SLICE_X40Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.972 r  server_comp/U3/rom_address18_reg[0]_i_2755/CO[3]
                         net (fo=1, routed)           0.000    19.972    server_comp/U3/rom_address18_reg[0]_i_2755_n_0
    SLICE_X40Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.086 r  server_comp/U3/rom_address18_reg[0]_i_1887/CO[3]
                         net (fo=1, routed)           0.000    20.086    server_comp/U3/rom_address18_reg[0]_i_1887_n_0
    SLICE_X40Y77         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.243 r  server_comp/U3/rom_address18_reg[0]_i_1190/CO[1]
                         net (fo=36, routed)          1.062    21.304    server_comp/rom_address18_reg[7]_19[0]
    SLICE_X41Y92         LUT5 (Prop_lut5_I4_O)        0.329    21.633 r  server_comp/rom_address18[0]_i_1184/O
                         net (fo=84, routed)          0.863    22.496    server_comp_n_108
    SLICE_X42Y91         LUT5 (Prop_lut5_I3_O)        0.124    22.620 r  rom_address18[0]_i_4296/O
                         net (fo=1, routed)           0.000    22.620    rom_address18[0]_i_4296_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.133 r  rom_address18_reg[0]_i_3587/CO[3]
                         net (fo=1, routed)           0.000    23.133    rom_address18_reg[0]_i_3587_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.250 r  rom_address18_reg[0]_i_2714/CO[3]
                         net (fo=1, routed)           0.000    23.250    rom_address18_reg[0]_i_2714_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.367 r  rom_address18_reg[0]_i_1864/CO[3]
                         net (fo=1, routed)           0.000    23.367    rom_address18_reg[0]_i_1864_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.524 r  rom_address18_reg[0]_i_1186/CO[1]
                         net (fo=50, routed)          0.866    24.390    rom_address18_reg[0]_i_1186_n_2
    SLICE_X42Y87         LUT5 (Prop_lut5_I3_O)        0.332    24.722 r  rom_address18[0]_i_4401/O
                         net (fo=31, routed)          1.166    25.888    rom_address18[0]_i_4401_n_0
    SLICE_X46Y84         LUT3 (Prop_lut3_I0_O)        0.124    26.012 r  rom_address18[0]_i_3651/O
                         net (fo=2, routed)           0.647    26.658    rom_address18[0]_i_3651_n_0
    SLICE_X44Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.165 r  rom_address18_reg[0]_i_5017/CO[3]
                         net (fo=1, routed)           0.000    27.165    rom_address18_reg[0]_i_5017_n_0
    SLICE_X44Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.279 r  rom_address18_reg[0]_i_4355/CO[3]
                         net (fo=1, routed)           0.000    27.279    rom_address18_reg[0]_i_4355_n_0
    SLICE_X44Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.393 r  rom_address18_reg[0]_i_3630/CO[3]
                         net (fo=1, routed)           0.000    27.393    rom_address18_reg[0]_i_3630_n_0
    SLICE_X44Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.632 r  rom_address18_reg[0]_i_4394/O[2]
                         net (fo=4, routed)           0.664    28.296    rom_address18_reg[0]_i_4394_n_5
    SLICE_X46Y85         LUT5 (Prop_lut5_I0_O)        0.302    28.598 r  rom_address18[0]_i_3643/O
                         net (fo=1, routed)           0.521    29.120    rom_address18[0]_i_3643_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    29.518 r  rom_address18_reg[0]_i_2740/CO[3]
                         net (fo=1, routed)           0.000    29.518    rom_address18_reg[0]_i_2740_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.852 r  rom_address18_reg[0]_i_2750/O[1]
                         net (fo=3, routed)           0.772    30.623    rom_address18_reg[0]_i_2750_n_6
    SLICE_X46Y93         LUT3 (Prop_lut3_I2_O)        0.303    30.926 r  rom_address18[0]_i_2749/O
                         net (fo=2, routed)           0.582    31.508    rom_address18[0]_i_2749_n_0
    SLICE_X45Y91         LUT5 (Prop_lut5_I1_O)        0.124    31.632 r  rom_address18[0]_i_2727/O
                         net (fo=2, routed)           0.621    32.254    rom_address18[0]_i_2727_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I0_O)        0.124    32.378 r  rom_address18[0]_i_2730/O
                         net (fo=1, routed)           0.000    32.378    rom_address18[0]_i_2730_n_0
    SLICE_X46Y92         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    32.805 r  rom_address18_reg[0]_i_1874/O[1]
                         net (fo=2, routed)           0.499    33.304    rom_address18_reg[0]_i_1874_n_6
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.306    33.610 r  rom_address18[0]_i_1876/O
                         net (fo=1, routed)           0.000    33.610    rom_address18[0]_i_1876_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    33.837 r  rom_address18_reg[0]_i_1188/O[1]
                         net (fo=1, routed)           0.760    34.596    rom_address18_reg[0]_i_1188_n_6
    SLICE_X49Y85         LUT6 (Prop_lut6_I5_O)        0.303    34.899 r  rom_address18[0]_i_723/O
                         net (fo=1, routed)           0.000    34.899    rom_address18[0]_i_723_n_0
    SLICE_X49Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.300 r  rom_address18_reg[0]_i_355/CO[3]
                         net (fo=1, routed)           0.000    35.300    rom_address18_reg[0]_i_355_n_0
    SLICE_X49Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.522 r  rom_address18_reg[0]_i_356/O[0]
                         net (fo=11, routed)          0.652    36.174    rom_address18_reg[0]_i_356_n_7
    SLICE_X48Y82         LUT5 (Prop_lut5_I3_O)        0.299    36.473 r  rom_address18[8]_i_268/O
                         net (fo=1, routed)           0.000    36.473    vga/U3/ai_points_vga_reg[30]_8
    SLICE_X48Y82         MUXF7 (Prop_muxf7_I0_O)      0.212    36.685 r  vga/U3/rom_address18_reg[8]_i_108/O
                         net (fo=2, routed)           0.801    37.486    vga/U3/rom_address18_reg[8]_i_108_n_0
    SLICE_X50Y82         LUT3 (Prop_lut3_I0_O)        0.325    37.811 r  vga/U3/rom_address18[4]_i_128/O
                         net (fo=1, routed)           0.730    38.541    vga/U3/rom_address18[4]_i_128_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I0_O)        0.348    38.889 r  vga/U3/rom_address18[4]_i_51/O
                         net (fo=1, routed)           0.701    39.590    vga/U3/rom_address18[4]_i_51_n_0
    SLICE_X52Y83         LUT6 (Prop_lut6_I5_O)        0.124    39.714 r  vga/U3/rom_address18[4]_i_12/O
                         net (fo=1, routed)           0.000    39.714    vga/U3/rom_address18[4]_i_12_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    40.246 r  vga/U3/rom_address18_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.246    vga/U3/rom_address18_reg[4]_i_3_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.360 r  vga/U3/rom_address18_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    40.360    vga/U3/rom_address18_reg[8]_i_3_n_0
    SLICE_X52Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.582 r  vga/U3/rom_address18_reg[12]_i_3/O[0]
                         net (fo=1, routed)           0.459    41.041    vga/U3/rom_address18_reg[12]_i_3_n_7
    SLICE_X54Y85         LUT5 (Prop_lut5_I3_O)        0.299    41.340 r  vga/U3/rom_address18[12]_i_1/O
                         net (fo=1, routed)           0.000    41.340    vga/U3/temp_addr[12]
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                     39.730    39.730 r  
    E3                                                0.000    39.730 r  clock (IN)
                         net (fo=0)                   0.000    39.730    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.141 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.322    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.069 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.703    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    40.794 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        1.499    42.294    vga/U3/clk_out1
    SLICE_X54Y85         FDRE                                         r  vga/U3/rom_address18_reg[12]/C
                         clock pessimism              0.027    42.321    
                         clock uncertainty           -0.106    42.215    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)        0.077    42.292    vga/U3/rom_address18_reg[12]
  -------------------------------------------------------------------
                         required time                         42.292    
                         arrival time                         -41.340    
  -------------------------------------------------------------------
                         slack                                  0.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 vga/U2/vcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U3/coord_reg[y][4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.253%)  route 0.113ns (37.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.697ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.567     0.697    vga/U2/clk_out1
    SLICE_X59Y98         FDRE                                         r  vga/U2/vcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.141     0.838 r  vga/U2/vcs_reg[4]/Q
                         net (fo=24, routed)          0.113     0.951    vga/U2/vc[4]
    SLICE_X58Y98         LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  vga/U2/coord[y][4]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga/U3/vcs_reg[2]
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.838     0.928    vga/U3/clk_out1
    SLICE_X58Y98         FDRE                                         r  vga/U3/coord_reg[y][4]_rep/C
                         clock pessimism             -0.218     0.710    
                         clock uncertainty            0.106     0.816    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121     0.937    vga/U3/coord_reg[y][4]_rep
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][0]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][0]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]/C
                         clock pessimism             -0.215     0.743    
                         clock uncertainty            0.106     0.849    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.070     0.919    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][0]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.956ns
    Source Clock Delay      (SCD):    0.727ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.597     0.727    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X5Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     0.868 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][value][0]/Q
                         net (fo=1, routed)           0.101     0.969    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][value][3][0]
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.866     0.956    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X6Y67          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]/C
                         clock pessimism             -0.215     0.741    
                         clock uncertainty            0.106     0.847    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.059     0.906    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[value][0]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 player_comp/int_card2_reg[points][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.296ns (56.594%)  route 0.227ns (43.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    0.682ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.552     0.682    player_comp/clk_out1
    SLICE_X53Y73         FDRE                                         r  player_comp/int_card2_reg[points][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     0.823 r  player_comp/int_card2_reg[points][0]/Q
                         net (fo=2, routed)           0.108     0.931    player_comp/int_card2_reg[points_n_0_][0]
    SLICE_X52Y73         LUT5 (Prop_lut5_I0_O)        0.048     0.979 r  player_comp/temp[points][0]_i_2/O
                         net (fo=1, routed)           0.119     1.098    player_comp/temp[points][0]_i_2_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I5_O)        0.107     1.205 r  player_comp/temp[points][0]_i_1/O
                         net (fo=2, routed)           0.000     1.205    player_comp/temp[points][0]
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.820     0.910    player_comp/clk_out1
    SLICE_X51Y73         FDRE                                         r  player_comp/temp_reg[points][0]/C
                         clock pessimism              0.035     0.945    
                         clock uncertainty            0.106     1.051    
    SLICE_X51Y73         FDRE (Hold_fdre_C_D)         0.091     1.142    player_comp/temp_reg[points][0]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.958ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.598     0.728    ai_comp/CARD_MANAGER/CARD_LOADER/clk_out1
    SLICE_X7Y66          FDRE                                         r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.869 r  ai_comp/CARD_MANAGER/CARD_LOADER/HAND_UPDATE_reg[1][suit][1]/Q
                         net (fo=1, routed)           0.110     0.979    ai_comp/CARD_MANAGER/CARD2/HAND_UPDATE_reg[1][suit][1][1]
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.868     0.958    ai_comp/CARD_MANAGER/CARD2/clk_out1
    SLICE_X7Y65          FDRE                                         r  ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]/C
                         clock pessimism             -0.215     0.743    
                         clock uncertainty            0.106     0.849    
    SLICE_X7Y65          FDRE (Hold_fdre_C_D)         0.066     0.915    ai_comp/CARD_MANAGER/CARD2/CARD_OUT_reg[suit][1]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.148ns (33.446%)  route 0.295ns (66.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][2]/Q
                         net (fo=6, routed)           0.295     1.132    player_comp/player_new_card_reg[points][3][2]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][2]/C
                         clock pessimism              0.035     0.944    
                         clock uncertainty            0.106     1.050    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.017     1.067    player_comp/int_card3_reg[points][2]
  -------------------------------------------------------------------
                         required time                         -1.067    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card3_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.148ns (32.502%)  route 0.307ns (67.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    server_comp/clk_out1
    SLICE_X38Y69         FDRE                                         r  server_comp/player_new_card_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.148     0.838 r  server_comp/player_new_card_reg[points][3]/Q
                         net (fo=6, routed)           0.307     1.145    player_comp/player_new_card_reg[points][3][3]
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.819     0.909    player_comp/clk_out1
    SLICE_X52Y73         FDRE                                         r  player_comp/int_card3_reg[points][3]/C
                         clock pessimism              0.035     0.944    
                         clock uncertainty            0.106     1.050    
    SLICE_X52Y73         FDRE (Hold_fdre_C_D)         0.018     1.068    player_comp/int_card3_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 vga/U3/rom_address18_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.059%)  route 0.267ns (61.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.560     0.690    vga/U3/clk_out1
    SLICE_X62Y80         FDRE                                         r  vga/U3/rom_address18_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.164     0.854 r  vga/U3/rom_address18_reg[1]/Q
                         net (fo=89, routed)          0.267     1.121    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.879     0.969    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.215     0.754    
                         clock uncertainty            0.106     0.860    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.043    vga/U4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 player_comp/int_card1_reg[points][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/temp_reg[points][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.994%)  route 0.346ns (65.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.554     0.684    player_comp/clk_out1
    SLICE_X52Y72         FDRE                                         r  player_comp/int_card1_reg[points][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  player_comp/int_card1_reg[points][3]/Q
                         net (fo=2, routed)           0.164     0.988    player_comp/int_card1_reg[points_n_0_][3]
    SLICE_X51Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.033 r  player_comp/temp[points][3]_i_1/O
                         net (fo=2, routed)           0.182     1.215    player_comp/temp[points][3]
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.822     0.912    player_comp/clk_out1
    SLICE_X51Y72         FDRE                                         r  player_comp/temp_reg[points][3]/C
                         clock pessimism              0.035     0.947    
                         clock uncertainty            0.106     1.053    
    SLICE_X51Y72         FDRE (Hold_fdre_C_D)         0.066     1.119    player_comp/temp_reg[points][3]
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 server_comp/player_new_card_reg[value][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@19.865ns period=39.730ns})
  Destination:            player_comp/int_card2_reg[value][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2_1  {rise@0.000ns fall@19.865ns period=39.730ns})
  Path Group:             clk_out1_clk_wiz_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2_1 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.978%)  route 0.354ns (61.022%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    -0.035ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.558     0.688    server_comp/clk_out1
    SLICE_X39Y72         FDRE                                         r  server_comp/player_new_card_reg[value][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.128     0.816 r  server_comp/player_new_card_reg[value][1]/Q
                         net (fo=5, routed)           0.354     1.170    server_comp/int_card3_reg[value][3]_0[1]
    SLICE_X54Y74         LUT2 (Prop_lut2_I0_O)        0.098     1.268 r  server_comp/int_card3[value][1]_i_1/O
                         net (fo=3, routed)           0.000     1.268    player_comp/player_new_card_reg[value][3]_1[1]
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_comp/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_comp/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clock_comp/inst/clk_in1_clk_wiz_2
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  clock_comp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    clock_comp/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  clock_comp/inst/clkout1_buf/O
                         net (fo=1402, routed)        0.818     0.908    player_comp/clk_out1
    SLICE_X54Y74         FDRE                                         r  player_comp/int_card2_reg[value][1]/C
                         clock pessimism              0.035     0.943    
                         clock uncertainty            0.106     1.049    
    SLICE_X54Y74         FDRE (Hold_fdre_C_D)         0.121     1.170    player_comp/int_card2_reg[value][1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.098    





