Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)   TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------   -------  -------------      
    <UDEF_clk>           1                1   -16642  -1338222            156      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  18641                     53.645 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          156      -16642   -1338222            156




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          156      -16642   -1338222            156

   Slack (not met):                        -16642ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      18642ps (72.4% logic, 27.6% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -16642ps

   Instance/Pin or Net Name                                                    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                         CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                         Clock net    42          (fanout=404)          0                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4/CLK   RBB_6L       13  [TILE 0 0, RBB 13 2]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4/AQ    RBB_6L       13  [TILE 0 0, RBB 13 2]       2700     r            2700   
   counter[16]                                                                 Net          16            (fanout=2)       1343                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/D5    RBB_6L        9   [TILE 0 0, RBB 1 2]          -     r            4043   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/DMUX  RBB_6L        9   [TILE 0 0, RBB 1 2]       3200     r            7243   
   $techmap2709$abc$2699$lut$aiger2698$112.A[4]                                Net          92            (fanout=1)       1281                     -   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/A5                            RBB_6L       19   [TILE 0 0, RBB 7 4]          -     r            8524   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/A                             RBB_6L       19   [TILE 0 0, RBB 7 4]       1800     r           10324   
   $techmap2712$abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014.A[5]              Net          86            (fanout=1)       1196                     -   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/D6                            RBB_6L       19   [TILE 0 0, RBB 7 4]          -     r           11520   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/D                             RBB_6L       19   [TILE 0 0, RBB 7 4]       1800     r           13320   
   $abc$2699$auto$rtlil.cc:2660:NotGate$2014                                   Net          56           (fanout=11)       1322                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/A6    RBB_6L        9   [TILE 0 0, RBB 1 2]          -     r           14642   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/CLK   RBB_6L        9   [TILE 0 0, RBB 1 2]       4000     r           18642   
   clk                                                                         Clock net    42          (fanout=404)          0                     -   
   clk                                                                         CLOCK-PORT    -                     -    capture     r           18642   
   -------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -16642ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      18642ps (72.4% logic, 27.6% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -16642ps

   Instance/Pin or Net Name                                                    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                         CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                         Clock net    42          (fanout=404)          0                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4/CLK   RBB_6L       13  [TILE 0 0, RBB 13 2]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4/BQ    RBB_6L       13  [TILE 0 0, RBB 13 2]       2700     r            2700   
   counter[17]                                                                 Net          17            (fanout=2)       1343                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/D3    RBB_6L        9   [TILE 0 0, RBB 1 2]          -     r            4043   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/DMUX  RBB_6L        9   [TILE 0 0, RBB 1 2]       3200     r            7243   
   $techmap2709$abc$2699$lut$aiger2698$112.A[4]                                Net          92            (fanout=1)       1281                     -   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/A5                            RBB_6L       19   [TILE 0 0, RBB 7 4]          -     r            8524   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/A                             RBB_6L       19   [TILE 0 0, RBB 7 4]       1800     r           10324   
   $techmap2712$abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014.A[5]              Net          86            (fanout=1)       1196                     -   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/D6                            RBB_6L       19   [TILE 0 0, RBB 7 4]          -     r           11520   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/D                             RBB_6L       19   [TILE 0 0, RBB 7 4]       1800     r           13320   
   $abc$2699$auto$rtlil.cc:2660:NotGate$2014                                   Net          56           (fanout=11)       1322                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/A6    RBB_6L        9   [TILE 0 0, RBB 1 2]          -     r           14642   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/CLK   RBB_6L        9   [TILE 0 0, RBB 1 2]       4000     r           18642   
   clk                                                                         Clock net    42          (fanout=404)          0                     -   
   clk                                                                         CLOCK-PORT    -                     -    capture     r           18642   
   -------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -16642ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      18642ps (72.4% logic, 27.6% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -16642ps

   Instance/Pin or Net Name                                                    Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                         CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                         Clock net    42          (fanout=404)          0                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4/CLK   RBB_6L       13  [TILE 0 0, RBB 13 2]          -     r               0   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[4].genblk1.carry4/CQ    RBB_6L       13  [TILE 0 0, RBB 13 2]       2700     r            2700   
   counter[18]                                                                 Net          14            (fanout=2)       1343                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/D2    RBB_6L        9   [TILE 0 0, RBB 1 2]          -     r            4043   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/DMUX  RBB_6L        9   [TILE 0 0, RBB 1 2]       3200     r            7243   
   $techmap2709$abc$2699$lut$aiger2698$112.A[4]                                Net          92            (fanout=1)       1281                     -   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/A5                            RBB_6L       19   [TILE 0 0, RBB 7 4]          -     r            8524   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/A                             RBB_6L       19   [TILE 0 0, RBB 7 4]       1800     r           10324   
   $techmap2712$abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014.A[5]              Net          86            (fanout=1)       1196                     -   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/D6                            RBB_6L       19   [TILE 0 0, RBB 7 4]          -     r           11520   
   $abc$2699$lut$auto$rtlil.cc:2660:NotGate$2014/D                             RBB_6L       19   [TILE 0 0, RBB 7 4]       1800     r           13320   
   $abc$2699$auto$rtlil.cc:2660:NotGate$2014                                   Net          56           (fanout=11)       1322                     -   
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/A6    RBB_6L        9   [TILE 0 0, RBB 1 2]          -     r           14642   
   -------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$alumacc.cc:485:replace_alu$1266.genblk1.slice[0].genblk1.carry4/CLK   RBB_6L        9   [TILE 0 0, RBB 1 2]       4000     r           18642   
   clk                                                                         Clock net    42          (fanout=404)          0                     -   
   clk                                                                         CLOCK-PORT    -                     -    capture     r           18642   
   -------------------------------------------------------------------------------------------------------------------------------------------------------













