# UART

Universal Asynchronous Receiver Transmitter with a LCD show tool
Verilog implementation

Project design can be found on UART.docx

UART options:
BaudRate: 9600/115200 bps
Parity Check: 0/1
bit length character 7/8


