#!/bin/bash -f
#*********************************************************************************************************
# Vivado (TM) v2022.2 (64-bit)
#
# Filename    : design_1.sh
# Simulator   : Synopsys Verilog Compiler Simulator
# Description : Simulation script for compiling, elaborating and verifying the project source files.
#               The script will automatically create the design libraries sub-directories in the run
#               directory, add the library logical mappings in the simulator setup file, create default
#               'do/prj' file, execute compilation, elaboration and simulation steps.
#
# Generated by Vivado on Mon Sep 02 11:52:36 +08 2024
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
#
# Tool Version Limit: 2022.10 
#
# usage: design_1.sh [-help]
# usage: design_1.sh [-lib_map_path]
# usage: design_1.sh [-noclean_files]
# usage: design_1.sh [-reset_run]
#
# Prerequisite:- To compile and run simulation, you must compile the Xilinx simulation libraries using the
# 'compile_simlib' TCL command. For more information about this command, run 'compile_simlib -help' in the
# Vivado Tcl Shell. Once the libraries have been compiled successfully, specify the -lib_map_path switch
# that points to these libraries and rerun export_simulation. For more information about this switch please
# type 'export_simulation -help' in the Tcl shell.
#
# You can also point to the simulation libraries by either replacing the <SPECIFY_COMPILED_LIB_PATH> in this
# script with the compiled library directory path or specify this path with the '-lib_map_path' switch when
# executing this script. Please type 'design_1.sh -help' for more information.
#
# Additional references - 'Xilinx Vivado Design Suite User Guide:Logic simulation (UG900)'
#
#*********************************************************************************************************

# Directory path for design sources and include directories (if any) wrt this path
ref_dir="."

# Override directory with 'export_sim_ref_dir' env path value if set in the shell
if [[ (! -z "$export_sim_ref_dir") && ($export_sim_ref_dir != "") ]]; then
  ref_dir="$export_sim_ref_dir"
fi

# Set vlogan compile options
vlogan_opts="-full64 "

# Set vhdlan compile options
vhdlan_opts="-full64 "

# Set vcs elaboration options
vcs_elab_opts="-full64 -debug_acc+pp+dmptf -t ps -licqueue -l elaborate.log "

# Set vcs simulation options
vcs_sim_opts="-ucli -licqueue -l simulate.log "

# Design libraries
design_libs=(xilinx_vip xpm axi_infrastructure_v1_1_0 axi_vip_v1_1_13 zynq_ultra_ps_e_vip_v1_0_13 xil_defaultlib lib_pkg_v1_0_2 fifo_generator_v13_2_7 lib_fifo_v1_0_16 lib_srl_fifo_v1_0_2 lib_cdc_v1_0_2 axi_datamover_v5_1_29 axi_sg_v4_1_15 axi_dma_v7_1_28 xlconstant_v1_1_7 proc_sys_reset_v5_0_13 smartconnect_v1_0 axi_register_slice_v2_1_27 generic_baseblocks_v2_1_0 axi_data_fifo_v2_1_26 axi_crossbar_v2_1_28 xbip_utils_v3_0_10 axi_utils_v2_0_6 xbip_pipe_v3_0_6 xbip_dsp48_wrapper_v3_0_4 xbip_dsp48_addsub_v3_0_6 xbip_dsp48_multadd_v3_0_6 xbip_bram18k_v3_0_6 mult_gen_v12_0_18 floating_point_v7_1_15 axi_protocol_converter_v2_1_27)

# Simulation root library directory
sim_lib_dir="vcs_lib"

# Script info
echo -e "design_1.sh - Script generated by export_simulation (Vivado v2022.2 (64-bit)-id)\n"

# Main steps
run()
{
  check_args $# $1
  setup $1 $2
  compile
  elaborate
  simulate
}

# RUN_STEP: <compile>
compile()
{
  vlogan -work xilinx_vip $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/hdl/rst_vip_if.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xpm $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xpm $vhdlan_opts \
    "/tools/Xilinx/Vivado/2022.2/data/ip/xpm/xpm_VCOMP.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work axi_infrastructure_v1_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_vip_v1_1_13 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ffc2/hdl/axi_vip_v1_1_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work zynq_ultra_ps_e_vip_v1_0_13 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_pkg_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/83df/simulation/fifo_generator_vlog_beh.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work fifo_generator_v13_2_7 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work fifo_generator_v13_2_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/83df/hdl/fifo_generator_v13_2_rfs.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work lib_fifo_v1_0_16 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/6c82/hdl/lib_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_srl_fifo_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work lib_cdc_v1_0_2 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_datamover_v5_1_29 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/2237/hdl/axi_datamover_v5_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_sg_v4_1_15 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/751a/hdl/axi_sg_v4_1_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_dma_v7_1_28 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/70c4/hdl/axi_dma_v7_1_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_axi_dma_0_2/sim/design_1_axi_dma_0_2.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/sim/bd_886d.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xlconstant_v1_1_7 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_886d_one_0.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work proc_sys_reset_v5_0_13 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_886d_psr_aclk_0.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/c012/hdl/sc_switchboard_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_886d_arsw_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_886d_rsw_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_886d_awsw_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_886d_wsw_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_886d_bsw_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/be1f/hdl/sc_mmu_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_886d_s00mmu_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/4fd2/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_886d_s00tr_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/637d/hdl/sc_si_converter_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_886d_s00sic_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f38e/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_10/sim/bd_886d_s00a2s_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/sc_node_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_11/sim/bd_886d_sarn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_12/sim/bd_886d_srn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_13/sim/bd_886d_s01mmu_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_14/sim/bd_886d_s01tr_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_15/sim/bd_886d_s01sic_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_16/sim/bd_886d_s01a2s_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_17/sim/bd_886d_sawn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_18/sim/bd_886d_swn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_19/sim/bd_886d_sbn_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/9cc5/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_20/sim/bd_886d_m00s2a_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_21/sim/bd_886d_m00arn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_22/sim/bd_886d_m00rn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_23/sim/bd_886d_m00awn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_24/sim/bd_886d_m00wn_0.sv" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_25/sim/bd_886d_m00bn_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work smartconnect_v1_0 $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/6bba/hdl/sc_exit_v1_0_vl_rfs.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts -sverilog +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/bd_0/ip/ip_26/sim/bd_886d_m00e_0.sv" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_register_slice_v2_1_27 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_smartconnect_0_1/sim/design_1_smartconnect_0_1.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xil_defaultlib $vhdlan_opts \
    "$ref_dir/../../../bd/design_1/ip/design_1_proc_sys_reset_0_2/sim/design_1_proc_sys_reset_0_2.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work generic_baseblocks_v2_1_0 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_data_fifo_v2_1_26 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/3111/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_crossbar_v2_1_28 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/c40e/hdl/axi_crossbar_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_xbar_4/sim/design_1_xbar_4.v" \
  2>&1 | tee -a vlogan.log

  vhdlan -work xbip_utils_v3_0_10 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/364f/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work axi_utils_v2_0_6 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/1971/hdl/axi_utils_v2_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_pipe_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_wrapper_v3_0_4 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/cdbf/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_addsub_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/910d/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_dsp48_multadd_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/b0ac/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work xbip_bram18k_v3_0_6 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/d367/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work mult_gen_v12_0_18 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ab19/hdl/mult_gen_v12_0_vh_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vhdlan -work floating_point_v7_1_15 $vhdlan_opts \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.vhd" \
  2>&1 | tee -a vhdlan.log

  vlogan -work floating_point_v7_1_15 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/22f8/hdl/floating_point_v7_1_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_0_V_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_norm_out_1_V_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_beta_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_gamma_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_mean_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_0_batch_norm_0_variance_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_beta_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_gamma_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_mean_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_batch_normalization_1_batch_norm_1_variance_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_control_s_axi.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_biases_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_0_0_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_1_0_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_0_conv1d_0_weights_V_2_0_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_conv1d_out_0_V_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_biases_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_0_dense_0_weights_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_biases_V_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_0_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_1_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_2_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_3_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_4_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_5_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_6_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_7_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_8_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_9_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_10_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_11_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_12_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_13_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_14_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_109_1_dense_1_weights_V_15_ROM_AUTO_1R.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_120_3.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_1_Pipeline_VITIS_LOOP_124_4.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dense_out_0_V_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_delay_pipe.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_pipe.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_fpext_32ns_64_2_no_dsp_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_fifoout.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_frp_pipeline_valid.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_hls_deadlock_detection_unit.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_hls_deadlock_idx0_monitor.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_input_V_0_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_77_1_proc.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_148_1_proc8.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_Loop_VITIS_LOOP_171_3_proc9.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pool_out_0_V_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_max_pooling1d_0.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_19ns_62_1_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_43s_20ns_63_1_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_18s_42_4_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_mul_mul_24s_19s_43_4_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_output_V_RAM_AUTO_1R1W_memcore.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_regslice_both.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_42ns_24s_42_46_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model_sdiv_43s_24s_43_47_1.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog/gesture_model.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_dsqrt_64ns_64ns_64_21_no_dsp_1_ip.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_fpext_32ns_64_2_no_dsp_1_ip.v" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/ip/gesture_model_dexp_64ns_64ns_64_13_full_dsp_1_ip.v" \
    "$ref_dir/../../../bd/design_1/ip/design_1_gesture_model_0_2/sim/design_1_gesture_model_0_2.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work axi_protocol_converter_v2_1_27 $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/aeb3/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \
  2>&1 | tee -a vlogan.log

  vlogan -work xil_defaultlib $vlogan_opts +v2k +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/abef/hdl" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/66be/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/bd68/hdl/verilog" +incdir+"$ref_dir/../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" +incdir+"/tools/Xilinx/Vivado/2022.2/data/xilinx_vip/include" \
    "$ref_dir/../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
    "$ref_dir/../../../bd/design_1/sim/design_1.v" \
  2>&1 | tee -a vlogan.log


  vlogan -work xil_defaultlib $vlogan_opts +v2k \
    glbl.v \
  2>&1 | tee -a vlogan.log
}

# RUN_STEP: <elaborate>
elaborate()
{
  vcs $vcs_elab_opts xil_defaultlib.design_1 xil_defaultlib.glbl -o design_1_simv
}

# RUN_STEP: <simulate>
simulate()
{
  ./design_1_simv $vcs_sim_opts -do simulate.do
}

# STEP: setup
setup()
{
  case $1 in
    "-lib_map_path" )
      if [[ ($2 == "") ]]; then
        echo -e "ERROR: Simulation library directory path not specified (type \"./design_1.sh -help\" for more information)\n"
        exit 1
      fi
      create_lib_mappings $2
    ;;
    "-reset_run" )
      reset_run
      echo -e "INFO: Simulation run files deleted.\n"
      exit 0
    ;;
    "-noclean_files" )
      # do not remove previous data
    ;;
    * )
      create_lib_mappings $2
  esac

  create_lib_dir

  # Add any setup/initialization commands here:-

  # <user specific commands>

}

# Define design library mappings
create_lib_mappings()
{
  file="synopsys_sim.setup"
  if [[ -e $file ]]; then
    if [[ ($1 == "") ]]; then
      return
    else
      rm -rf $file
    fi
  fi

  touch $file

  if [[ ($1 != "") ]]; then
    lib_map_path="$1"
  else
    lib_map_path="/home/prince/Documents/capstone/Gesture-AI/pynq_bitstream/pynq_bitstream.cache/compile_simlib/vcs"
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    mapping="$lib:$sim_lib_dir/$lib"
    echo $mapping >> $file
  done

  if [[ ($lib_map_path != "") ]]; then
    incl_ref="OTHERS=$lib_map_path/synopsys_sim.setup"
    echo $incl_ref >> $file
  fi
}

# Create design library directory paths
create_lib_dir()
{
  if [[ -e $sim_lib_dir ]]; then
    rm -rf $sim_lib_dir
  fi

  for (( i=0; i<${#design_libs[*]}; i++ )); do
    lib="${design_libs[i]}"
    lib_dir="$sim_lib_dir/$lib"
    if [[ ! -e $lib_dir ]]; then
      mkdir -p $lib_dir
    fi
  done
}

# Delete generated data from the previous run
reset_run()
{
  files_to_remove=(ucli.key design_1_simv vlogan.log vhdlan.log compile.log elaborate.log simulate.log .vlogansetup.env .vlogansetup.args .vcs_lib_lock scirocco_command.log 64 AN.DB csrc design_1_simv.daidir)
  for (( i=0; i<${#files_to_remove[*]}; i++ )); do
    file="${files_to_remove[i]}"
    if [[ -e $file ]]; then
      rm -rf $file
    fi
  done

  create_lib_dir
}

# Check command line arguments
check_args()
{
  if [[ ($1 == 1 ) && ($2 != "-lib_map_path" && $2 != "-noclean_files" && $2 != "-reset_run" && $2 != "-help" && $2 != "-h") ]]; then
    echo -e "ERROR: Unknown option specified '$2' (type \"./design_1.sh -help\" for more information)\n"
    exit 1
  fi

  if [[ ($2 == "-help" || $2 == "-h") ]]; then
    usage
  fi
}

# Script usage
usage()
{
  msg="Usage: design_1.sh [-help]\n\
Usage: design_1.sh [-lib_map_path]\n\
Usage: design_1.sh [-reset_run]\n\
Usage: design_1.sh [-noclean_files]\n\n\
[-help] -- Print help information for this script\n\n\
[-lib_map_path <path>] -- Compiled simulation library directory path. The simulation library is compiled\n\
using the compile_simlib tcl command. Please see 'compile_simlib -help' for more information.\n\n\
[-reset_run] -- Recreate simulator setup files and library mappings for a clean run. The generated files\n\
from the previous run will be removed. If you don't want to remove the simulator generated files, use the\n\
-noclean_files switch.\n\n\
[-noclean_files] -- Reset previous run, but do not remove simulator generated files from the previous run.\n\n"
  echo -e $msg
  exit 1
}

# Launch script
run $1 $2
