<!-- ## Hi there 👋 -->

<!--
**Friday930/Friday930** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->

<!-- Header -->

![header](https://capsule-render.vercel.app/api?type=waving&color=auto&height=300&section=header&text=Good%20to%20see%20you👋&fontSize=90)

<!-- Body -->

## ✋ About Me
#### :fire: I aim to become a Hardware Engineer.
#### 👨‍🎓 Bachelor of Electronic Engineering, Kyung Hee University.
#### Email : tukankr@naver.com

## 🧱 Tech Stack
### Language
![C](https://img.shields.io/badge/Lang-C-2AD8E8?style=for-the-badge)
![Python](https://img.shields.io/badge/Lang-Python-3776AB?style=for-the-badge)
![Verilog](https://img.shields.io/badge/HDL-Verilog-ff5722?style=for-the-badge)
![SystemVerilog](https://img.shields.io/badge/HDL-SystemVerilog-ff9800?style=for-the-badge)
- C
    - STM32 기반 임베디드 시스템 개발 경험 다수.
    - UART, I2C, SPI 등 저수준 통신 프로토콜 구현 및 센서 데이터 처리 로직 개발.
    - 실시간 제어, 인터럽트 처리 경험.
- Python
    - 센서 데이터 수집, 로그 분석, 테스트 자동화 스크립트 개발 등 실무 활용 경험.
    - 외부 공공 API 데이터 수집 및 분석 프로젝트 진행.
- Verilog / SystemVerilog
    - RISC-V 32bit CPU, UART/SPI/I2C 통신 모듈, VGA 컨트롤러 등 RTL 레벨 디지털 회로 직접 설계.
    - UVM 기반의 SystemVerilog Testbench로 구조화된 모듈 단위 검증 경험 보유.
    - FPGA 구현(Vivado), 타이밍 분석 및 실시간 디버깅까지 전체 flow 경험.

### Tool
![Cadence](https://img.shields.io/badge/Tool-Cadence-E92F1A?style=for-the-badge)
![PADS](https://img.shields.io/badge/Tool-PADS-3D0AE4?style=for-the-badge)
![Vivado](https://img.shields.io/badge/Tool-Vivado-904cab?style=for-the-badge&logo=&logoColor=white)
![Verdi](https://img.shields.io/badge/Tool-Verdi-00C853?style=for-the-badge)
![VCS](https://img.shields.io/badge/Tool-VCS-00695C?style=for-the-badge)

### Board
![Raspberry Pi](https://img.shields.io/badge/Board-RaspberryPi-C51A4A?style=for-the-badge)
![Basys3](https://img.shields.io/badge/Board-Basys3-0535c6?style=for-the-badge)
![STM32](https://img.shields.io/badge/Board-STM32-003057?style=for-the-badge)
![Zybo](https://img.shields.io/badge/Board-Zybo-03b335?style=for-the-badge)

## 🕹️ Projects
### Harman Semicon Academy
- Handband (https://github.com/Friday930/HandBand/tree/main) `Verilog` `SystemVerilog` `C` `Python` `RTOS`
- Flaggame (https://github.com/Friday930/HarmanSA_June_TeamPJ) `SystemVerilog` `RTL`
- RTOS Wine Celler (https://github.com/Friday930/wine_celler) `C` `Embedded`
- SPI, I2C with AXI Microblaze (https://github.com/Friday930/May_team_project_I2C_SPI) `Verilog` `RTL`
- Harman APB SoC (https://github.com/Friday930/APB_Peripheral) `Verilog`



