{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558295408120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558295408133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 19 22:50:07 2019 " "Processing started: Sun May 19 22:50:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558295408133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295408133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295408134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558295409468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558295409468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "home_g28.v 1 1 " "Found 1 design units, including 1 entities, in source file home_g28.v" { { "Info" "ISGN_ENTITY_NAME" "1 home_g28 " "Found entity 1: home_g28" {  } { { "home_g28.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/home_g28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558295438987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295438987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_z.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_z.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_z " "Found entity 1: stepper_z" {  } { { "stepper_z.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_z.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558295439004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295439004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_extruder.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_extruder.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_extruder " "Found entity 1: stepper_extruder" {  } { { "stepper_extruder.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_extruder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558295439028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295439028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_corexy_new.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_corexy_new.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_corexy_new " "Found entity 1: stepper_corexy_new" {  } { { "stepper_corexy_new.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_corexy_new.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558295439042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295439042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stepper_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file stepper_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 stepper_controller " "Found entity 1: stepper_controller" {  } { { "stepper_controller.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558295439054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295439054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stepper_z " "Elaborating entity \"stepper_z\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558295439187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(41) " "Verilog HDL assignment warning at stepper_z.v(41): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_z.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558295439231 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(57) " "Verilog HDL assignment warning at stepper_z.v(57): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_z.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558295439232 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_z.v(61) " "Verilog HDL assignment warning at stepper_z.v(61): truncated value with size 33 to match size of target (32)" {  } { { "stepper_z.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_z.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558295439232 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 stepper_z.v(67) " "Verilog HDL assignment warning at stepper_z.v(67): truncated value with size 32 to match size of target (31)" {  } { { "stepper_z.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_z.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558295439232 "|stepper_controller|stepper_z:z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 stepper_z.v(73) " "Verilog HDL assignment warning at stepper_z.v(73): truncated value with size 33 to match size of target (32)" {  } { { "stepper_z.v" "" { Text "D:/CLion_projects/3d_printer/FPGA/FPGA_v2_uart_edition_v4/FPGA_v2_uart_edition_v2/FPGA_v2_uart_edition_v2/testing/stepper_z.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558295439232 "|stepper_controller|stepper_z:z"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558295442216 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558295443992 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558295443992 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558295444798 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558295444798 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558295444798 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558295444798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558295444822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 19 22:50:44 2019 " "Processing ended: Sun May 19 22:50:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558295444822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558295444822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558295444822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558295444822 ""}
