- add halt
- jmp
- add asserts to progs somehow (maybe create test runners for each prog? or add an assert instruction? or use normal systemverilog driver/tests?)
- comp
- matrix multiplication
- gpu structure
- opencl
- create register file
- start create ALU functions, eg add
- measure timing/maximum clock speed somehow
- load/store in memory
- use actual memory module?

done:
- factorize proc a bit better, so not so many indentation levels...
- fix prog3
- constants for ops and names
- add delay to memory module, to simulate wire latency
