var g_data = {"name":"/home/noname/Documents/project_tiny/Floating_point/Verision1/02_rlt/COMP_4bit.sv","src":"module COMP_4bit(\n    input  logic [3:0] i_data_a,\n    input  logic [3:0] i_data_b,\n    output logic       o_less,\n    output logic       o_equal\n);\n    logic w_less_low, w_equal_low;\n    logic w_less_high, w_equal_high;\n\n    COMP_2bit u_low (\n        .i_data_a (i_data_a[1:0]),\n        .i_data_b (i_data_b[1:0]),\n        .o_less   (w_less_low),\n        .o_equal  (w_equal_low)\n    );\n\n    COMP_2bit u_high (\n        .i_data_a (i_data_a[3:2]),\n        .i_data_b (i_data_b[3:2]),\n        .o_less   (w_less_high),\n        .o_equal  (w_equal_high)\n    );\n\n    assign o_less  = w_less_high | (w_equal_high & w_less_low);\n    assign o_equal = w_equal_high & w_equal_low;\nendmodule\n","lang":"verilog"};
processSrcData(g_data);