<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4655" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4655{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4655{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4655{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4655{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_4655{left:139px;bottom:998px;letter-spacing:-0.17px;}
#t6_4655{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t7_4655{left:438px;bottom:998px;letter-spacing:-0.15px;}
#t8_4655{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t9_4655{left:531px;bottom:976px;letter-spacing:-0.13px;}
#ta_4655{left:82px;bottom:952px;letter-spacing:-0.17px;}
#tb_4655{left:139px;bottom:952px;letter-spacing:-0.17px;}
#tc_4655{left:190px;bottom:952px;letter-spacing:-0.15px;}
#td_4655{left:438px;bottom:952px;letter-spacing:-0.14px;}
#te_4655{left:531px;bottom:952px;letter-spacing:-0.11px;}
#tf_4655{left:531px;bottom:930px;letter-spacing:-0.13px;}
#tg_4655{left:82px;bottom:906px;letter-spacing:-0.15px;}
#th_4655{left:139px;bottom:906px;letter-spacing:-0.17px;}
#ti_4655{left:190px;bottom:906px;letter-spacing:-0.16px;}
#tj_4655{left:438px;bottom:906px;letter-spacing:-0.15px;}
#tk_4655{left:531px;bottom:906px;letter-spacing:-0.11px;}
#tl_4655{left:531px;bottom:885px;letter-spacing:-0.13px;}
#tm_4655{left:82px;bottom:860px;letter-spacing:-0.17px;}
#tn_4655{left:139px;bottom:860px;letter-spacing:-0.17px;}
#to_4655{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tp_4655{left:438px;bottom:860px;letter-spacing:-0.14px;}
#tq_4655{left:531px;bottom:860px;letter-spacing:-0.11px;}
#tr_4655{left:531px;bottom:839px;letter-spacing:-0.13px;}
#ts_4655{left:82px;bottom:814px;letter-spacing:-0.17px;}
#tt_4655{left:139px;bottom:814px;letter-spacing:-0.17px;}
#tu_4655{left:190px;bottom:814px;letter-spacing:-0.15px;}
#tv_4655{left:438px;bottom:814px;letter-spacing:-0.14px;}
#tw_4655{left:531px;bottom:814px;letter-spacing:-0.11px;}
#tx_4655{left:531px;bottom:793px;letter-spacing:-0.13px;}
#ty_4655{left:82px;bottom:768px;letter-spacing:-0.17px;}
#tz_4655{left:139px;bottom:768px;letter-spacing:-0.17px;}
#t10_4655{left:190px;bottom:768px;letter-spacing:-0.13px;}
#t11_4655{left:438px;bottom:768px;letter-spacing:-0.14px;}
#t12_4655{left:531px;bottom:768px;letter-spacing:-0.11px;}
#t13_4655{left:82px;bottom:744px;letter-spacing:-0.17px;}
#t14_4655{left:139px;bottom:744px;letter-spacing:-0.16px;}
#t15_4655{left:190px;bottom:744px;letter-spacing:-0.14px;}
#t16_4655{left:438px;bottom:744px;letter-spacing:-0.13px;}
#t17_4655{left:531px;bottom:744px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4655{left:82px;bottom:719px;letter-spacing:-0.17px;}
#t19_4655{left:139px;bottom:719px;letter-spacing:-0.17px;}
#t1a_4655{left:190px;bottom:719px;letter-spacing:-0.14px;}
#t1b_4655{left:438px;bottom:719px;letter-spacing:-0.14px;}
#t1c_4655{left:531px;bottom:719px;letter-spacing:-0.11px;}
#t1d_4655{left:82px;bottom:695px;letter-spacing:-0.15px;}
#t1e_4655{left:139px;bottom:695px;letter-spacing:-0.17px;}
#t1f_4655{left:190px;bottom:695px;letter-spacing:-0.14px;}
#t1g_4655{left:438px;bottom:695px;letter-spacing:-0.13px;}
#t1h_4655{left:531px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_4655{left:82px;bottom:671px;letter-spacing:-0.15px;}
#t1j_4655{left:139px;bottom:671px;letter-spacing:-0.15px;}
#t1k_4655{left:190px;bottom:671px;letter-spacing:-0.13px;}
#t1l_4655{left:438px;bottom:671px;letter-spacing:-0.14px;}
#t1m_4655{left:531px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_4655{left:82px;bottom:646px;letter-spacing:-0.17px;}
#t1o_4655{left:139px;bottom:646px;letter-spacing:-0.17px;}
#t1p_4655{left:190px;bottom:646px;letter-spacing:-0.14px;}
#t1q_4655{left:438px;bottom:646px;letter-spacing:-0.13px;}
#t1r_4655{left:531px;bottom:646px;letter-spacing:-0.11px;}
#t1s_4655{left:83px;bottom:622px;letter-spacing:-0.14px;}
#t1t_4655{left:139px;bottom:622px;letter-spacing:-0.15px;}
#t1u_4655{left:190px;bottom:622px;letter-spacing:-0.13px;}
#t1v_4655{left:438px;bottom:622px;letter-spacing:-0.15px;}
#t1w_4655{left:531px;bottom:622px;letter-spacing:-0.11px;}
#t1x_4655{left:82px;bottom:597px;letter-spacing:-0.17px;}
#t1y_4655{left:139px;bottom:597px;letter-spacing:-0.17px;}
#t1z_4655{left:190px;bottom:597px;letter-spacing:-0.13px;}
#t20_4655{left:438px;bottom:597px;letter-spacing:-0.14px;}
#t21_4655{left:531px;bottom:597px;letter-spacing:-0.11px;}
#t22_4655{left:82px;bottom:573px;letter-spacing:-0.17px;}
#t23_4655{left:139px;bottom:573px;letter-spacing:-0.17px;}
#t24_4655{left:190px;bottom:573px;letter-spacing:-0.13px;}
#t25_4655{left:438px;bottom:573px;letter-spacing:-0.14px;}
#t26_4655{left:531px;bottom:573px;letter-spacing:-0.11px;}
#t27_4655{left:82px;bottom:548px;letter-spacing:-0.17px;}
#t28_4655{left:139px;bottom:548px;letter-spacing:-0.17px;}
#t29_4655{left:190px;bottom:548px;letter-spacing:-0.13px;}
#t2a_4655{left:438px;bottom:548px;letter-spacing:-0.14px;}
#t2b_4655{left:531px;bottom:548px;letter-spacing:-0.11px;}
#t2c_4655{left:82px;bottom:524px;letter-spacing:-0.17px;}
#t2d_4655{left:139px;bottom:524px;letter-spacing:-0.16px;}
#t2e_4655{left:190px;bottom:524px;letter-spacing:-0.13px;}
#t2f_4655{left:438px;bottom:524px;letter-spacing:-0.14px;}
#t2g_4655{left:531px;bottom:524px;letter-spacing:-0.11px;}
#t2h_4655{left:82px;bottom:499px;letter-spacing:-0.17px;}
#t2i_4655{left:139px;bottom:499px;letter-spacing:-0.16px;}
#t2j_4655{left:190px;bottom:499px;letter-spacing:-0.13px;}
#t2k_4655{left:438px;bottom:499px;letter-spacing:-0.14px;}
#t2l_4655{left:531px;bottom:499px;letter-spacing:-0.11px;}
#t2m_4655{left:82px;bottom:475px;letter-spacing:-0.17px;}
#t2n_4655{left:139px;bottom:475px;letter-spacing:-0.16px;}
#t2o_4655{left:190px;bottom:475px;letter-spacing:-0.13px;}
#t2p_4655{left:438px;bottom:475px;letter-spacing:-0.14px;}
#t2q_4655{left:531px;bottom:475px;letter-spacing:-0.11px;}
#t2r_4655{left:82px;bottom:451px;letter-spacing:-0.17px;}
#t2s_4655{left:139px;bottom:451px;letter-spacing:-0.16px;}
#t2t_4655{left:190px;bottom:451px;letter-spacing:-0.13px;}
#t2u_4655{left:438px;bottom:451px;letter-spacing:-0.14px;}
#t2v_4655{left:531px;bottom:451px;letter-spacing:-0.11px;}
#t2w_4655{left:82px;bottom:426px;letter-spacing:-0.17px;}
#t2x_4655{left:139px;bottom:426px;letter-spacing:-0.16px;}
#t2y_4655{left:190px;bottom:426px;letter-spacing:-0.13px;}
#t2z_4655{left:438px;bottom:426px;letter-spacing:-0.14px;}
#t30_4655{left:531px;bottom:426px;letter-spacing:-0.11px;}
#t31_4655{left:82px;bottom:402px;letter-spacing:-0.17px;}
#t32_4655{left:139px;bottom:402px;letter-spacing:-0.16px;}
#t33_4655{left:190px;bottom:402px;letter-spacing:-0.14px;}
#t34_4655{left:438px;bottom:402px;letter-spacing:-0.14px;}
#t35_4655{left:531px;bottom:402px;letter-spacing:-0.11px;}
#t36_4655{left:82px;bottom:377px;letter-spacing:-0.17px;}
#t37_4655{left:139px;bottom:377px;letter-spacing:-0.16px;}
#t38_4655{left:190px;bottom:377px;letter-spacing:-0.14px;}
#t39_4655{left:438px;bottom:377px;letter-spacing:-0.14px;}
#t3a_4655{left:531px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3b_4655{left:82px;bottom:353px;letter-spacing:-0.15px;}
#t3c_4655{left:139px;bottom:353px;letter-spacing:-0.17px;}
#t3d_4655{left:190px;bottom:353px;letter-spacing:-0.14px;}
#t3e_4655{left:438px;bottom:353px;letter-spacing:-0.14px;}
#t3f_4655{left:531px;bottom:353px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3g_4655{left:82px;bottom:328px;letter-spacing:-0.15px;}
#t3h_4655{left:139px;bottom:328px;letter-spacing:-0.15px;}
#t3i_4655{left:190px;bottom:328px;letter-spacing:-0.14px;}
#t3j_4655{left:438px;bottom:328px;letter-spacing:-0.15px;}
#t3k_4655{left:531px;bottom:328px;letter-spacing:-0.11px;}
#t3l_4655{left:83px;bottom:304px;letter-spacing:-0.15px;}
#t3m_4655{left:139px;bottom:304px;letter-spacing:-0.15px;}
#t3n_4655{left:190px;bottom:304px;letter-spacing:-0.15px;}
#t3o_4655{left:438px;bottom:304px;letter-spacing:-0.15px;}
#t3p_4655{left:531px;bottom:304px;letter-spacing:-0.11px;}
#t3q_4655{left:82px;bottom:279px;letter-spacing:-0.17px;}
#t3r_4655{left:139px;bottom:279px;letter-spacing:-0.17px;}
#t3s_4655{left:190px;bottom:279px;letter-spacing:-0.14px;}
#t3t_4655{left:438px;bottom:279px;letter-spacing:-0.14px;}
#t3u_4655{left:531px;bottom:279px;letter-spacing:-0.12px;}
#t3v_4655{left:83px;bottom:255px;letter-spacing:-0.15px;}
#t3w_4655{left:139px;bottom:255px;letter-spacing:-0.15px;}
#t3x_4655{left:190px;bottom:255px;letter-spacing:-0.15px;}
#t3y_4655{left:438px;bottom:255px;letter-spacing:-0.15px;}
#t3z_4655{left:531px;bottom:255px;letter-spacing:-0.11px;}
#t40_4655{left:83px;bottom:231px;letter-spacing:-0.15px;}
#t41_4655{left:139px;bottom:231px;letter-spacing:-0.15px;}
#t42_4655{left:190px;bottom:231px;letter-spacing:-0.15px;}
#t43_4655{left:438px;bottom:231px;letter-spacing:-0.15px;}
#t44_4655{left:531px;bottom:231px;letter-spacing:-0.11px;}
#t45_4655{left:82px;bottom:206px;letter-spacing:-0.17px;}
#t46_4655{left:139px;bottom:206px;letter-spacing:-0.17px;}
#t47_4655{left:190px;bottom:206px;letter-spacing:-0.13px;}
#t48_4655{left:438px;bottom:206px;letter-spacing:-0.13px;}
#t49_4655{left:531px;bottom:206px;letter-spacing:-0.11px;}
#t4a_4655{left:82px;bottom:182px;letter-spacing:-0.17px;}
#t4b_4655{left:139px;bottom:182px;letter-spacing:-0.17px;}
#t4c_4655{left:190px;bottom:182px;letter-spacing:-0.14px;}
#t4d_4655{left:438px;bottom:182px;letter-spacing:-0.13px;}
#t4e_4655{left:531px;bottom:182px;letter-spacing:-0.11px;}
#t4f_4655{left:82px;bottom:157px;letter-spacing:-0.17px;}
#t4g_4655{left:139px;bottom:157px;letter-spacing:-0.17px;}
#t4h_4655{left:190px;bottom:157px;letter-spacing:-0.14px;}
#t4i_4655{left:438px;bottom:157px;letter-spacing:-0.13px;}
#t4j_4655{left:531px;bottom:157px;letter-spacing:-0.11px;}
#t4k_4655{left:82px;bottom:133px;letter-spacing:-0.17px;}
#t4l_4655{left:139px;bottom:133px;letter-spacing:-0.17px;}
#t4m_4655{left:190px;bottom:133px;letter-spacing:-0.13px;}
#t4n_4655{left:438px;bottom:133px;letter-spacing:-0.13px;}
#t4o_4655{left:531px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t4p_4655{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4q_4655{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t4r_4655{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t4s_4655{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t4t_4655{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t4u_4655{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t4v_4655{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t4w_4655{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t4x_4655{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4655{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4655{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4655{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4655{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4655{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4655" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4655Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4655" style="-webkit-user-select: none;"><object width="935" height="1210" data="4655/4655.svg" type="image/svg+xml" id="pdf4655" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4655" class="t s1_4655">Vol. 4 </span><span id="t2_4655" class="t s1_4655">2-133 </span>
<span id="t3_4655" class="t s2_4655">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4655" class="t s3_4655">6DBH </span><span id="t5_4655" class="t s3_4655">1755 </span><span id="t6_4655" class="t s3_4655">MSR_LASTBRANCH_27_TO_IP </span><span id="t7_4655" class="t s3_4655">Core </span><span id="t8_4655" class="t s3_4655">Last Branch Record 27 To IP (R/W) </span>
<span id="t9_4655" class="t s3_4655">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ta_4655" class="t s3_4655">6DCH </span><span id="tb_4655" class="t s3_4655">1756 </span><span id="tc_4655" class="t s3_4655">MSR_LASTBRANCH_28_TO_IP </span><span id="td_4655" class="t s3_4655">Core </span><span id="te_4655" class="t s3_4655">Last Branch Record 28 To IP (R/W) </span>
<span id="tf_4655" class="t s3_4655">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tg_4655" class="t s3_4655">6DDH </span><span id="th_4655" class="t s3_4655">1757 </span><span id="ti_4655" class="t s3_4655">MSR_LASTBRANCH_29_TO_IP </span><span id="tj_4655" class="t s3_4655">Core </span><span id="tk_4655" class="t s3_4655">Last Branch Record 29 To IP (R/W) </span>
<span id="tl_4655" class="t s3_4655">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tm_4655" class="t s3_4655">6DEH </span><span id="tn_4655" class="t s3_4655">1758 </span><span id="to_4655" class="t s3_4655">MSR_LASTBRANCH_30_TO_IP </span><span id="tp_4655" class="t s3_4655">Core </span><span id="tq_4655" class="t s3_4655">Last Branch Record 30 To IP (R/W) </span>
<span id="tr_4655" class="t s3_4655">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ts_4655" class="t s3_4655">6DFH </span><span id="tt_4655" class="t s3_4655">1759 </span><span id="tu_4655" class="t s3_4655">MSR_LASTBRANCH_31_TO_IP </span><span id="tv_4655" class="t s3_4655">Core </span><span id="tw_4655" class="t s3_4655">Last Branch Record 31 To IP (R/W) </span>
<span id="tx_4655" class="t s3_4655">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ty_4655" class="t s3_4655">802H </span><span id="tz_4655" class="t s3_4655">2050 </span><span id="t10_4655" class="t s3_4655">IA32_X2APIC_APICID </span><span id="t11_4655" class="t s3_4655">Core </span><span id="t12_4655" class="t s3_4655">x2APIC ID register (R/O) </span>
<span id="t13_4655" class="t s3_4655">803H </span><span id="t14_4655" class="t s3_4655">2051 </span><span id="t15_4655" class="t s3_4655">IA32_X2APIC_VERSION </span><span id="t16_4655" class="t s3_4655">Core </span><span id="t17_4655" class="t s3_4655">x2APIC Version register (R/O) </span>
<span id="t18_4655" class="t s3_4655">808H </span><span id="t19_4655" class="t s3_4655">2056 </span><span id="t1a_4655" class="t s3_4655">IA32_X2APIC_TPR </span><span id="t1b_4655" class="t s3_4655">Core </span><span id="t1c_4655" class="t s3_4655">x2APIC Task Priority register (R/W) </span>
<span id="t1d_4655" class="t s3_4655">80AH </span><span id="t1e_4655" class="t s3_4655">2058 </span><span id="t1f_4655" class="t s3_4655">IA32_X2APIC_PPR </span><span id="t1g_4655" class="t s3_4655">Core </span><span id="t1h_4655" class="t s3_4655">x2APIC Processor Priority register (R/O) </span>
<span id="t1i_4655" class="t s3_4655">80BH </span><span id="t1j_4655" class="t s3_4655">2059 </span><span id="t1k_4655" class="t s3_4655">IA32_X2APIC_EOI </span><span id="t1l_4655" class="t s3_4655">Core </span><span id="t1m_4655" class="t s3_4655">x2APIC EOI register (W/O) </span>
<span id="t1n_4655" class="t s3_4655">80DH </span><span id="t1o_4655" class="t s3_4655">2061 </span><span id="t1p_4655" class="t s3_4655">IA32_X2APIC_LDR </span><span id="t1q_4655" class="t s3_4655">Core </span><span id="t1r_4655" class="t s3_4655">x2APIC Logical Destination register (R/O) </span>
<span id="t1s_4655" class="t s3_4655">80FH </span><span id="t1t_4655" class="t s3_4655">2063 </span><span id="t1u_4655" class="t s3_4655">IA32_X2APIC_SIVR </span><span id="t1v_4655" class="t s3_4655">Core </span><span id="t1w_4655" class="t s3_4655">x2APIC Spurious Interrupt Vector register (R/W) </span>
<span id="t1x_4655" class="t s3_4655">810H </span><span id="t1y_4655" class="t s3_4655">2064 </span><span id="t1z_4655" class="t s3_4655">IA32_X2APIC_ISR0 </span><span id="t20_4655" class="t s3_4655">Core </span><span id="t21_4655" class="t s3_4655">x2APIC In-Service register bits [31:0] (R/O) </span>
<span id="t22_4655" class="t s3_4655">811H </span><span id="t23_4655" class="t s3_4655">2065 </span><span id="t24_4655" class="t s3_4655">IA32_X2APIC_ISR1 </span><span id="t25_4655" class="t s3_4655">Core </span><span id="t26_4655" class="t s3_4655">x2APIC In-Service register bits [63:32] (R/O) </span>
<span id="t27_4655" class="t s3_4655">812H </span><span id="t28_4655" class="t s3_4655">2066 </span><span id="t29_4655" class="t s3_4655">IA32_X2APIC_ISR2 </span><span id="t2a_4655" class="t s3_4655">Core </span><span id="t2b_4655" class="t s3_4655">x2APIC In-Service register bits [95:64] (R/O) </span>
<span id="t2c_4655" class="t s3_4655">813H </span><span id="t2d_4655" class="t s3_4655">2067 </span><span id="t2e_4655" class="t s3_4655">IA32_X2APIC_ISR3 </span><span id="t2f_4655" class="t s3_4655">Core </span><span id="t2g_4655" class="t s3_4655">x2APIC In-Service register bits [127:96] (R/O) </span>
<span id="t2h_4655" class="t s3_4655">814H </span><span id="t2i_4655" class="t s3_4655">2068 </span><span id="t2j_4655" class="t s3_4655">IA32_X2APIC_ISR4 </span><span id="t2k_4655" class="t s3_4655">Core </span><span id="t2l_4655" class="t s3_4655">x2APIC In-Service register bits [159:128] (R/O) </span>
<span id="t2m_4655" class="t s3_4655">815H </span><span id="t2n_4655" class="t s3_4655">2069 </span><span id="t2o_4655" class="t s3_4655">IA32_X2APIC_ISR5 </span><span id="t2p_4655" class="t s3_4655">Core </span><span id="t2q_4655" class="t s3_4655">x2APIC In-Service register bits [191:160] (R/O) </span>
<span id="t2r_4655" class="t s3_4655">816H </span><span id="t2s_4655" class="t s3_4655">2070 </span><span id="t2t_4655" class="t s3_4655">IA32_X2APIC_ISR6 </span><span id="t2u_4655" class="t s3_4655">Core </span><span id="t2v_4655" class="t s3_4655">x2APIC In-Service register bits [223:192] (R/O) </span>
<span id="t2w_4655" class="t s3_4655">817H </span><span id="t2x_4655" class="t s3_4655">2071 </span><span id="t2y_4655" class="t s3_4655">IA32_X2APIC_ISR7 </span><span id="t2z_4655" class="t s3_4655">Core </span><span id="t30_4655" class="t s3_4655">x2APIC In-Service register bits [255:224] (R/O) </span>
<span id="t31_4655" class="t s3_4655">818H </span><span id="t32_4655" class="t s3_4655">2072 </span><span id="t33_4655" class="t s3_4655">IA32_X2APIC_TMR0 </span><span id="t34_4655" class="t s3_4655">Core </span><span id="t35_4655" class="t s3_4655">x2APIC Trigger Mode register bits [31:0] (R/O) </span>
<span id="t36_4655" class="t s3_4655">819H </span><span id="t37_4655" class="t s3_4655">2073 </span><span id="t38_4655" class="t s3_4655">IA32_X2APIC_TMR1 </span><span id="t39_4655" class="t s3_4655">Core </span><span id="t3a_4655" class="t s3_4655">x2APIC Trigger Mode register bits [63:32] (R/O) </span>
<span id="t3b_4655" class="t s3_4655">81AH </span><span id="t3c_4655" class="t s3_4655">2074 </span><span id="t3d_4655" class="t s3_4655">IA32_X2APIC_TMR2 </span><span id="t3e_4655" class="t s3_4655">Core </span><span id="t3f_4655" class="t s3_4655">x2APIC Trigger Mode register bits [95:64] (R/O) </span>
<span id="t3g_4655" class="t s3_4655">81BH </span><span id="t3h_4655" class="t s3_4655">2075 </span><span id="t3i_4655" class="t s3_4655">IA32_X2APIC_TMR3 </span><span id="t3j_4655" class="t s3_4655">Core </span><span id="t3k_4655" class="t s3_4655">x2APIC Trigger Mode register bits [127:96] (R/O) </span>
<span id="t3l_4655" class="t s3_4655">81CH </span><span id="t3m_4655" class="t s3_4655">2076 </span><span id="t3n_4655" class="t s3_4655">IA32_X2APIC_TMR4 </span><span id="t3o_4655" class="t s3_4655">Core </span><span id="t3p_4655" class="t s3_4655">x2APIC Trigger Mode register bits [159:128] (R/O) </span>
<span id="t3q_4655" class="t s3_4655">81DH </span><span id="t3r_4655" class="t s3_4655">2077 </span><span id="t3s_4655" class="t s3_4655">IA32_X2APIC_TMR5 </span><span id="t3t_4655" class="t s3_4655">Core </span><span id="t3u_4655" class="t s3_4655">x2APIC Trigger Mode register bits [191:160] (R/O) </span>
<span id="t3v_4655" class="t s3_4655">81EH </span><span id="t3w_4655" class="t s3_4655">2078 </span><span id="t3x_4655" class="t s3_4655">IA32_X2APIC_TMR6 </span><span id="t3y_4655" class="t s3_4655">Core </span><span id="t3z_4655" class="t s3_4655">x2APIC Trigger Mode register bits [223:192] (R/O) </span>
<span id="t40_4655" class="t s3_4655">81FH </span><span id="t41_4655" class="t s3_4655">2079 </span><span id="t42_4655" class="t s3_4655">IA32_X2APIC_TMR7 </span><span id="t43_4655" class="t s3_4655">Core </span><span id="t44_4655" class="t s3_4655">x2APIC Trigger Mode register bits [255:224] (R/O) </span>
<span id="t45_4655" class="t s3_4655">820H </span><span id="t46_4655" class="t s3_4655">2080 </span><span id="t47_4655" class="t s3_4655">IA32_X2APIC_IRR0 </span><span id="t48_4655" class="t s3_4655">Core </span><span id="t49_4655" class="t s3_4655">x2APIC Interrupt Request register bits [31:0] (R/O) </span>
<span id="t4a_4655" class="t s3_4655">821H </span><span id="t4b_4655" class="t s3_4655">2081 </span><span id="t4c_4655" class="t s3_4655">IA32_X2APIC_IRR1 </span><span id="t4d_4655" class="t s3_4655">Core </span><span id="t4e_4655" class="t s3_4655">x2APIC Interrupt Request register bits [63:32] (R/O) </span>
<span id="t4f_4655" class="t s3_4655">822H </span><span id="t4g_4655" class="t s3_4655">2082 </span><span id="t4h_4655" class="t s3_4655">IA32_X2APIC_IRR2 </span><span id="t4i_4655" class="t s3_4655">Core </span><span id="t4j_4655" class="t s3_4655">x2APIC Interrupt Request register bits [95:64] (R/O) </span>
<span id="t4k_4655" class="t s3_4655">823H </span><span id="t4l_4655" class="t s3_4655">2083 </span><span id="t4m_4655" class="t s3_4655">IA32_X2APIC_IRR3 </span><span id="t4n_4655" class="t s3_4655">Core </span><span id="t4o_4655" class="t s3_4655">x2APIC Interrupt Request register bits [127:96] (R/O) </span>
<span id="t4p_4655" class="t s4_4655">Table 2-12. </span><span id="t4q_4655" class="t s4_4655">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t4r_4655" class="t s5_4655">Register </span>
<span id="t4s_4655" class="t s5_4655">Address </span><span id="t4t_4655" class="t s5_4655">Register Name / Bit Fields </span><span id="t4u_4655" class="t s5_4655">Scope </span><span id="t4v_4655" class="t s5_4655">Bit Description </span>
<span id="t4w_4655" class="t s5_4655">Hex </span><span id="t4x_4655" class="t s5_4655">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
