<?xml version="1.0" encoding="UTF-8"?>
<wavelist version="3">
  <insertion-point-position>15</insertion-point-position>
  <wave>
    <expr>M_AXI_ACLK</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>&lt;embedded&gt;::packet_builder.chk_pb.chk_data_integrity.ast_packet_integrity</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>M_AXI_RDATA</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>state_reg</expr>
    <label/>
    <radix>state_reg</radix>
  </wave>
  <wave collapsed="true">
    <expr>chk_pb.chk_data_integrity.chosen_byte</expr>
    <label/>
    <radix>hex</radix>
  </wave>
  <wave collapsed="true">
    <expr>chk_pb.chk_data_integrity.chosen_byte_data</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>chk_pb.chk_data_integrity.received_byte</expr>
    <label/>
    <radix>hex</radix>
  </wave>
  <wave collapsed="true">
    <expr>chk_pb.chk_data_integrity.received_byte_data</expr>
    <label/>
    <radix/>
  </wave>
  <wave>
    <expr>chk_pb.chk_data_integrity.chosen_packet_arrived</expr>
    <label/>
    <radix/>
  </wave>
  <spacer/>
  <wave collapsed="true">
    <expr>header_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>data_sel_i</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>byte_cnt_i</expr>
    <label/>
    <radix>hex</radix>
  </wave>
  <wave collapsed="true">
    <expr>temp0_op1_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>temp1_op1_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>M_AXI_WDATA</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>fifo_out.fifo_data_s(0)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>fifo_out.fifo_data_s(1)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>fifo_out.fifo_data_s(2)</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>crc_reg</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>vld_bytes_last_pulse_cnt_op1_s</expr>
    <label/>
    <radix/>
  </wave>
  <wave collapsed="true">
    <expr>write_byte_cnt_op1_s</expr>
    <label/>
    <radix/>
  </wave>
  <highlightlist>
    <!--Users can remove the highlightlist block if they want to load the signal save file into older version of JasperGold-->
    <highlight>
      <expr>data_sel_i</expr>
      <color>builtin_blue</color>
    </highlight>
    <highlight>
      <expr>chk_pb.chk_data_integrity.chosen_byte_data</expr>
      <color>#00ff00</color>
    </highlight>
    <highlight>
      <expr>chk_pb.chk_data_integrity.received_byte_data</expr>
      <color>#ff5757</color>
    </highlight>
  </highlightlist>
</wavelist>
