digraph "CFG for '_Z25kernel_renderRGBA2SurfaceP13__hip_surfacePmiii' function" {
	label="CFG for '_Z25kernel_renderRGBA2SurfaceP13__hip_surfacePmiii' function";

	Node0x4f995b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %7, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp ult i32 %14, %3\l  %24 = icmp ult i32 %22, %4\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %83\l|{<s0>T|<s1>F}}"];
	Node0x4f995b0:s0 -> Node0x4f9c9b0;
	Node0x4f995b0:s1 -> Node0x4f9ca40;
	Node0x4f9c9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%26:\l26:                                               \l  %27 = bitcast i64 addrspace(1)* %1 to i8 addrspace(1)*\l  %28 = mul i32 %22, %2\l  %29 = zext i32 %28 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %27, i64 %29\l  %31 = shl i32 %14, 2\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds i8, i8 addrspace(1)* %30, i64 %32\l  %34 = load i8, i8 addrspace(1)* %33, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %35 = getelementptr inbounds i8, i8 addrspace(1)* %33, i64 1\l  %36 = load i8, i8 addrspace(1)* %35, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %37 = getelementptr inbounds i8, i8 addrspace(1)* %33, i64 2\l  %38 = load i8, i8 addrspace(1)* %37, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %39 = insertelement \<4 x i8\> \<i8 poison, i8 poison, i8 poison, i8 -1\>, i8\l... %34, i64 0\l  %40 = insertelement \<4 x i8\> %39, i8 %36, i64 1\l  %41 = insertelement \<4 x i8\> %40, i8 %38, i64 2\l  %42 = bitcast \<4 x i8\> %41 to i32\l  %43 = bitcast %struct.__hip_surface addrspace(1)* %0 to i32 addrspace(1)*\l  %44 = addrspacecast i32 addrspace(1)* %43 to i32 addrspace(4)*\l  %45 = getelementptr inbounds i32, i32 addrspace(4)* %44, i64 8\l  %46 = load i32, i32 addrspace(4)* %45, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  %47 = getelementptr inbounds i32, i32 addrspace(4)* %44, i64 9\l  %48 = load i32, i32 addrspace(4)* %47, align 4, !tbaa !10, !amdgpu.noclobber\l... !5\l  %49 = icmp eq i32 %46, 4\l  br i1 %49, label %50, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4f9c9b0:s0 -> Node0x4f9f6e0;
	Node0x4f9c9b0:s1 -> Node0x4f9f770;
	Node0x4f9f6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%50:\l50:                                               \l  %51 = sdiv i32 %31, 3\l  br label %57\l}"];
	Node0x4f9f6e0 -> Node0x4f9f940;
	Node0x4f9f770 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%52:\l52:                                               \l  %53 = sext i32 %46 to i64\l  %54 = getelementptr inbounds [16 x i32], [16 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE9FormatLUT, i64 0, i64 %53\l  %55 = load i32, i32 addrspace(4)* %54, align 4, !tbaa !14\l  %56 = ashr i32 %31, %55\l  br label %57\l}"];
	Node0x4f9f770 -> Node0x4f9f940;
	Node0x4f9f940 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%57:\l57:                                               \l  %58 = phi i32 [ %51, %50 ], [ %56, %52 ]\l  %59 = sext i32 %48 to i64\l  %60 = lshr i64 4176, %59\l  %61 = and i64 %60, 1\l  %62 = icmp eq i64 %61, 0\l  br i1 %62, label %65, label %63\l|{<s0>T|<s1>F}}"];
	Node0x4f9f940:s0 -> Node0x4fa00c0;
	Node0x4f9f940:s1 -> Node0x4fa0110;
	Node0x4fa0110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%63:\l63:                                               \l  %64 = sdiv i32 %58, 3\l  br label %69\l}"];
	Node0x4fa0110 -> Node0x4f9ce90;
	Node0x4fa00c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%65:\l65:                                               \l  %66 = getelementptr inbounds [20 x i32], [20 x i32] addrspace(4)*\l... @_ZZL17__hipGetPixelAddriiiE8OrderLUT, i64 0, i64 %59\l  %67 = load i32, i32 addrspace(4)* %66, align 4, !tbaa !14\l  %68 = ashr i32 %58, %67\l  br label %69\l}"];
	Node0x4fa00c0 -> Node0x4f9ce90;
	Node0x4f9ce90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%69:\l69:                                               \l  %70 = phi i32 [ %64, %63 ], [ %68, %65 ]\l  %71 = lshr i32 %42, 16\l  %72 = lshr i32 %42, 8\l  %73 = and i32 %42, 255\l  %74 = and i32 %72, 255\l  %75 = and i32 %71, 255\l  %76 = insertelement \<4 x i32\> \<i32 poison, i32 poison, i32 poison, i32 255\>,\l... i32 %73, i64 0\l  %77 = insertelement \<4 x i32\> %76, i32 %74, i64 1\l  %78 = insertelement \<4 x i32\> %77, i32 %75, i64 2\l  %79 = bitcast \<4 x i32\> %78 to \<4 x float\>\l  %80 = bitcast %struct.__hip_surface addrspace(1)* %0 to \<8 x i32\>\l... addrspace(1)*\l  %81 = addrspacecast \<8 x i32\> addrspace(1)* %80 to \<8 x i32\> addrspace(4)*\l  %82 = load \<8 x i32\>, \<8 x i32\> addrspace(4)* %81, align 32, !tbaa !16,\l... !amdgpu.noclobber !5\l  tail call void @llvm.amdgcn.image.store.2d.v4f32.i32(\<4 x float\> %79, i32\l... 15, i32 %70, i32 %22, \<8 x i32\> %82, i32 0, i32 0)\l  br label %83\l}"];
	Node0x4f9ce90 -> Node0x4f9ca40;
	Node0x4f9ca40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%83:\l83:                                               \l  ret void\l}"];
}
