// Seed: 3571245228
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wor id_3
);
  wor id_5 = 1'h0;
  assign id_1 = id_3;
  wand id_6;
  assign id_5 = id_3;
  assign id_5 = id_6;
  assign module_1.type_2 = 0;
  always @(negedge 1'd0) begin : LABEL_0
    disable id_7;
  end
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5
);
  wire id_7 = 1;
  buf primCall (id_5, id_7);
  module_0 modCall_1 (
      id_3,
      id_5,
      id_4,
      id_2
  );
endmodule
