#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon May 20 19:52:36 2024
# Process ID: 13120
# Current directory: D:/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7428 D:\project_2\project_2.xpr
# Log file: D:/project_2/vivado.log
# Journal file: D:/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/project_2/project_2.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_v_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_v_1} CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {96} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_v_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips mask_v_1]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
catch { config_ip_cache -export [get_ips -all mask_v_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
launch_runs -jobs 6 mask_v_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_v_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_v_2} CONFIG.Write_Width_A {96} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {96} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {96} CONFIG.Read_Width_B {96} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_v_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mask_v_2]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
catch { config_ip_cache -export [get_ips -all mask_v_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
launch_runs -jobs 6 mask_v_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_u_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_u_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_u_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mask_u_1]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
catch { config_ip_cache -export [get_ips -all mask_u_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
launch_runs -jobs 6 mask_u_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name mask_u_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mask_u_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/mask_u_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips mask_u_2]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
catch { config_ip_cache -export [get_ips -all mask_u_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
launch_runs -jobs 6 mask_u_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name s_pruned_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {s_pruned_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/s_pruned_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips s_pruned_1]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all s_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
launch_runs -jobs 6 s_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name s_pruned_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {s_pruned_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/s_pruned_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips s_pruned_2]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all s_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
launch_runs -jobs 6 s_pruned_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name u_pruned_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {u_pruned_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {48} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/u_pruned_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips u_pruned_1]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all u_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
launch_runs -jobs 6 u_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name u_pruned_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {u_pruned_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {48} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/u_pruned_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips u_pruned_2]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all u_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
launch_runs -jobs 6 u_pruned_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name v_pruned_1 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {v_pruned_1} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {144} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/v_pruned_1.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips v_pruned_1]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all v_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
launch_runs -jobs 6 v_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name v_pruned_2 -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {v_pruned_2} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {144} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/v_pruned_2.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips v_pruned_2]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all v_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
launch_runs -jobs 6 v_pruned_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name input_vector -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {input_vector} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {192} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/input_vector.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips input_vector]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
catch { config_ip_cache -export [get_ips -all input_vector] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
launch_runs -jobs 6 input_vector_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips u_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all u_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -sync -force -quiet
reset_run u_pruned_1_synth_1
launch_runs -jobs 6 u_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips u_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all u_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -no_script -sync -force -quiet
reset_run u_pruned_2_synth_1
launch_runs -jobs 6 u_pruned_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips v_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all v_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -no_script -sync -force -quiet
reset_run v_pruned_1_synth_1
launch_runs -jobs 6 v_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips v_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all v_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -no_script -sync -force -quiet
reset_run v_pruned_2_synth_1
launch_runs -jobs 6 v_pruned_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_mask_u.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_db_mask_u.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_db_mask_u [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_db_mask_u.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_mask_u/clk}} {{/tb_db_mask_u/sel}} {{/tb_db_mask_u/db_mask_u_ready}} {{/tb_db_mask_u/db_mask_u_out}} 
relaunch_sim
relaunch_sim
close [ open D:/project_2/project_2.srcs/sources_1/new/db_mask_v.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_mask_v.v
update_compile_order -fileset sources_1
close [ open D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_db_u_pruned.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_db_u_pruned [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_db_u_pruned.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_pruned/clk}} {{/tb_db_u_pruned/db_u_pruned_sel}} {{/tb_db_u_pruned/db_u_pruned_addr1}} {{/tb_db_u_pruned/db_u_pruned_addr2}} {{/tb_db_u_pruned/db_u_pruned_ready}} {{/tb_db_u_pruned/db_u_pruned_out1}} {{/tb_db_u_pruned/db_u_pruned_out2}} 
relaunch_sim
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_pruned/uut/u_pruned_1_instance_1/doutb}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_pruned/uut/u_pruned_1_instance_1/douta}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_pruned/uut/u_pruned_2_instance_1/douta}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_pruned/uut/u_pruned_2_instance_1/doutb}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close [ open D:/project_2/project_2.srcs/sources_1/new/db_v_pruned.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_v_pruned.v
update_compile_order -fileset sources_1
close [ open D:/project_2/project_2.srcs/sources_1/new/mask2addr.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/mask2addr.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_mask2addr.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_mask2addr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_mask2addr.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mask2addr [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_mask2addr.tcl
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/clk}} {{/tb_mask2addr/rst}} {{/tb_mask2addr/mask}} {{/tb_mask2addr/addr}} {{/tb_mask2addr/valid}} 
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/mask}} {{/tb_mask2addr/addrs}} {{/tb_mask2addr/count}} 
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/clk}} {{/tb_mask2addr/clk_en}} {{/tb_mask2addr/rst}} {{/tb_mask2addr/mask_ready}} {{/tb_mask2addr/mask}} {{/tb_mask2addr/valid}} {{/tb_mask2addr/out}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/uut/count}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/uut/counter}} 
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/uut/addrs}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.Write_Width_A {64} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/input_vector_tile_size_2.coe}] [get_ips input_vector]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
catch { config_ip_cache -export [get_ips -all input_vector] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -no_script -sync -force -quiet
reset_run input_vector_synth_1
launch_runs -jobs 6 input_vector_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_1.coe}] [get_ips s_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all s_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -no_script -sync -force -quiet
reset_run s_pruned_1_synth_1
launch_runs -jobs 6 s_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_2.coe}] [get_ips s_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all s_pruned_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -no_script -sync -force -quiet
reset_run s_pruned_2_synth_1
launch_runs -jobs 6 s_pruned_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_1.coe}] [get_ips s_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all s_pruned_1] }
catch { [ delete_ip_run [get_ips -all s_pruned_1] ] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci]
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_1/s_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/s_pruned_2.coe}] [get_ips s_pruned_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
catch { config_ip_cache -export [get_ips -all s_pruned_2] }
catch { [ delete_ip_run [get_ips -all s_pruned_2] ] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci]
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/s_pruned_2/s_pruned_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/input_vector_tile_size_2.coe}] [get_ips input_vector]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
catch { config_ip_cache -export [get_ips -all input_vector] }
catch { [ delete_ip_run [get_ips -all input_vector] ] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci]
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/input_vector/input_vector.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {64} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Load_Init_File {false} CONFIG.Coe_File {no_coe_file_loaded}] [get_ips u_pruned_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci]
catch { config_ip_cache -export [get_ips -all u_pruned_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -sync -force -quiet
reset_run u_pruned_1_synth_1
launch_runs -jobs 6 u_pruned_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_u_1.coe}] [get_ips mask_u_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci]
catch { config_ip_cache -export [get_ips -all mask_u_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -no_script -sync -force -quiet
reset_run mask_u_1_synth_1
launch_runs -jobs 6 mask_u_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_1/mask_u_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_u_2.coe}] [get_ips mask_u_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci]
catch { config_ip_cache -export [get_ips -all mask_u_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -no_script -sync -force -quiet
reset_run mask_u_2_synth_1
launch_runs -jobs 6 mask_u_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_u_2/mask_u_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_v_1.coe}] [get_ips mask_v_1]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci]
catch { config_ip_cache -export [get_ips -all mask_v_1] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -no_script -sync -force -quiet
reset_run mask_v_1_synth_1
launch_runs -jobs 6 mask_v_1_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_1/mask_v_1.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {C:/Users/Justin Huang/Downloads/tile_size_2/mask_v_2.coe}] [get_ips mask_v_2]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci]
catch { config_ip_cache -export [get_ips -all mask_v_2] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -no_script -sync -force -quiet
reset_run mask_v_2_synth_1
launch_runs -jobs 6 mask_v_2_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/mask_v_2/mask_v_2.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci] -no_script -reset -force -quiet
remove_files  -fileset u_pruned_2 d:/project_2/project_2.srcs/sources_1/ip/u_pruned_2/u_pruned_2.xci
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci] -no_script -reset -force -quiet
remove_files  -fileset u_pruned_1 d:/project_2/project_2.srcs/sources_1/ip/u_pruned_1/u_pruned_1.xci
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci] -no_script -reset -force -quiet
remove_files  -fileset v_pruned_2 d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2/v_pruned_2.xci
file delete -force d:/project_2/project_2.srcs/sources_1/ip/v_pruned_2
export_ip_user_files -of_objects  [get_files d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci] -no_script -reset -force -quiet
remove_files  -fileset v_pruned_1 d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1/v_pruned_1.xci
file delete -force d:/project_2/project_2.srcs/sources_1/ip/v_pruned_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name db_u_tile_ram -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {db_u_tile_ram} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {64} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips db_u_tile_ram]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci]
catch { config_ip_cache -export [get_ips -all db_u_tile_ram] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci]
launch_runs -jobs 6 db_u_tile_ram_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_u_tile_ram/db_u_tile_ram.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name db_v_tile_ram -dir d:/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {db_v_tile_ram} CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {64} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {64} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {64} CONFIG.Read_Width_B {64} CONFIG.Operating_Mode_B {NO_CHANGE} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips db_v_tile_ram]
generate_target {instantiation_template} [get_files d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci]
generate_target all [get_files  d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci]
catch { config_ip_cache -export [get_ips -all db_v_tile_ram] }
export_ip_user_files -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci]
launch_runs -jobs 6 db_v_tile_ram_synth_1
export_simulation -of_objects [get_files d:/project_2/project_2.srcs/sources_1/ip/db_v_tile_ram/db_v_tile_ram.xci] -directory D:/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir D:/project_2/project_2.ip_user_files -ipstatic_source_dir D:/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/project_2/project_2.cache/compile_simlib/modelsim} {questa=D:/project_2/project_2.cache/compile_simlib/questa} {riviera=D:/project_2/project_2.cache/compile_simlib/riviera} {activehdl=D:/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close [ open D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/db_u_tile.v
export_ip_user_files -of_objects  [get_files D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v] -no_script -reset -force -quiet
remove_files  D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v
file delete -force D:/project_2/project_2.srcs/sources_1/new/db_u_pruned.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_db_u_tile.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_db_u_tile [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_db_u_tile.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_tile/clk}} {{/tb_db_u_tile/rst}} {{/tb_db_u_tile/clk_en}} {{/tb_db_u_tile/u_tile_ready}} {{/tb_db_u_tile/read}} {{/tb_db_u_tile/u_tile}} {{/tb_db_u_tile/db_ready}} {{/tb_db_u_tile/db_out}} {{/tb_db_u_tile/db_valid}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_tile/uut/ram1_wr_en}} {{/tb_db_u_tile/uut/ram2_wr_en}} {{/tb_db_u_tile/uut/ram1_rd_en}} {{/tb_db_u_tile/uut/ram2_rd_en}} {{/tb_db_u_tile/uut/ram2_wr_addr}} {{/tb_db_u_tile/uut/ram2_rd_addr}} {{/tb_db_u_tile/uut/ram1_wr_addr}} {{/tb_db_u_tile/uut/ram1_rd_addr}} 
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_tile/uut/ram1_wr_data}} {{/tb_db_u_tile/uut/ram2_wr_data}} 
relaunch_sim
relaunch_sim
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_tile/uut/u_tile_reg}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_tile/uut/state}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_db_u_tile/uut/ram1_rd_data}} {{/tb_db_u_tile/uut/ram2_rd_data}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top svd_kernel_tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source svd_kernel_tb1.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/svd_kernel_tb1/clk}} {{/svd_kernel_tb1/clk_en}} {{/svd_kernel_tb1/rst}} {{/svd_kernel_tb1/u_tile_1}} {{/svd_kernel_tb1/u_tile_2}} {{/svd_kernel_tb1/u_tile_ready}} {{/svd_kernel_tb1/v_tile_1}} {{/svd_kernel_tb1/v_tile_2}} {{/svd_kernel_tb1/v_tile_ready}} {{/svd_kernel_tb1/x_tile_1}} {{/svd_kernel_tb1/x_tile_2}} {{/svd_kernel_tb1/x_tile_ready}} {{/svd_kernel_tb1/s}} {{/svd_kernel_tb1/s_tile_ready}} {{/svd_kernel_tb1/svd_kernel_out_1}} {{/svd_kernel_tb1/svd_kernel_out_2}} {{/svd_kernel_tb1/svd_kernel_valid}} {{/svd_kernel_tb1/ram_adder_addr}} {{/svd_kernel_tb1/ram_adder_addr_ready}} {{/svd_kernel_tb1/wea}} {{/svd_kernel_tb1/v_addr1}} {{/svd_kernel_tb1/v_addr2}} {{/svd_kernel_tb1/x_addr1}} {{/svd_kernel_tb1/x_addr2}} {{/svd_kernel_tb1/u_addr1}} {{/svd_kernel_tb1/u_addr2}} {{/svd_kernel_tb1/s_addr}} 
relaunch_sim
close [ open D:/project_2/project_2.srcs/sources_1/new/MVM_1.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/MVM_1.v
update_compile_order -fileset sources_1
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_mask2addr [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_mask2addr.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_mask2addr/clk}} {{/tb_mask2addr/clk_en}} {{/tb_mask2addr/rst}} {{/tb_mask2addr/mask_ready}} {{/tb_mask2addr/mask}} {{/tb_mask2addr/valid}} {{/tb_mask2addr/out}} {{/tb_mask2addr/WIDTH}} {{/tb_mask2addr/ADDR_WIDTH}} 
relaunch_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top svd_kernel_tb1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source svd_kernel_tb1.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/svd_kernel_tb1/clk}} {{/svd_kernel_tb1/clk_en}} {{/svd_kernel_tb1/rst}} {{/svd_kernel_tb1/u_tile_1}} {{/svd_kernel_tb1/u_tile_2}} {{/svd_kernel_tb1/u_tile_ready}} {{/svd_kernel_tb1/v_tile_1}} {{/svd_kernel_tb1/v_tile_2}} {{/svd_kernel_tb1/v_tile_ready}} {{/svd_kernel_tb1/x_tile_1}} {{/svd_kernel_tb1/x_tile_2}} {{/svd_kernel_tb1/x_tile_ready}} {{/svd_kernel_tb1/s}} {{/svd_kernel_tb1/s_tile_ready}} {{/svd_kernel_tb1/svd_kernel_out_1}} {{/svd_kernel_tb1/svd_kernel_out_2}} {{/svd_kernel_tb1/svd_kernel_valid}} {{/svd_kernel_tb1/ram_adder_addr}} {{/svd_kernel_tb1/ram_adder_addr_ready}} {{/svd_kernel_tb1/wea}} {{/svd_kernel_tb1/v_addr1}} {{/svd_kernel_tb1/v_addr2}} {{/svd_kernel_tb1/x_addr1}} {{/svd_kernel_tb1/x_addr2}} {{/svd_kernel_tb1/u_addr1}} {{/svd_kernel_tb1/u_addr2}} {{/svd_kernel_tb1/s_addr}} 
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/svd_kernel_tb1/uut/s_kernel_instance_1}} 
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/svd_kernel_tb1/uut/v_kernel_instance_1/v_kernel_out}} 
relaunch_sim
close [ open D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v w ]
add_files D:/project_2/project_2.srcs/sources_1/new/MVM1_ctrl.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v w ]
add_files -fileset sim_1 D:/project_2/project_2.srcs/sim_1/new/tb_MVM1_ctrl.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_MVM1_ctrl [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
close_sim
update_compile_order -fileset sim_1
launch_simulation
open_wave_config D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg
source tb_MVM1_ctrl.tcl
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/clk}} {{/tb_MVM1_ctrl/rst}} {{/tb_MVM1_ctrl/start}} {{/tb_MVM1_ctrl/NZc}} {{/tb_MVM1_ctrl/NZr}} {{/tb_MVM1_ctrl/num_iter}} {{/tb_MVM1_ctrl/v_read_addr}} {{/tb_MVM1_ctrl/v_read_en}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/clk}} {{/tb_MVM1_ctrl/rst}} {{/tb_MVM1_ctrl/start}} {{/tb_MVM1_ctrl/NZc}} {{/tb_MVM1_ctrl/NZr}} {{/tb_MVM1_ctrl/num_iter}} {{/tb_MVM1_ctrl/v_read_addr}} {{/tb_MVM1_ctrl/v_read_en}} {{/tb_MVM1_ctrl/u_read_addr}} {{/tb_MVM1_ctrl/u_read_en}} 
relaunch_sim
relaunch_sim
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/v_fsm_state}} 
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/u_fsm_state}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/v_fsm_iter_count}} 
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/u_fsm_iter_count}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/clk}} {{/tb_MVM1_ctrl/rst}} {{/tb_MVM1_ctrl/start}} {{/tb_MVM1_ctrl/NZc}} {{/tb_MVM1_ctrl/NZr}} {{/tb_MVM1_ctrl/num_iter}} {{/tb_MVM1_ctrl/v_read_addr}} {{/tb_MVM1_ctrl/v_read_en}} {{/tb_MVM1_ctrl/u_read_addr}} {{/tb_MVM1_ctrl/u_read_en}} {{/tb_MVM1_ctrl/mask_v}} {{/tb_MVM1_ctrl/mask_v_ready}} {{/tb_MVM1_ctrl/x_read_addr}} {{/tb_MVM1_ctrl/x_read_en}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
save_wave_config {D:/project_2/simulation_result/svd_kernel_tb_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/u_fsm_state}} 
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/s_read_addr}} {{/tb_MVM1_ctrl/dut/s_read_en}} 
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/mask_v_read_addr}} {{/tb_MVM1_ctrl/dut/mask_v_read_en}} 
relaunch_sim
current_wave_config {svd_kernel_tb_behav.wcfg}
add_wave {{/tb_MVM1_ctrl/dut/mask_v_fsm_state}} 
relaunch_sim
relaunch_sim
restart
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
