Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 28 16:57:22 2022
| Host         : LAPTOP-9GJB53N6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ParCoGli_timing_summary_routed.rpt -pb ParCoGli_timing_summary_routed.pb -rpx ParCoGli_timing_summary_routed.rpx -warn_on_violation
| Design       : ParCoGli
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  4           
TIMING-20  Warning   Non-clocked latch              29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (928)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (928)
--------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[0]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[10]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[11]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[12]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[13]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[14]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[15]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[16]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[17]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[18]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[19]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[1]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[20]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[21]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[22]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[23]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[24]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[25]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[26]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[27]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[28]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[29]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[30]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[31]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[3]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[4]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[5]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[6]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[8]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: leoGlucosaOInsulina_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.457        0.000                      0                  576        0.244        0.000                      0                  576        4.500        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.457        0.000                      0                  576        0.244        0.000                      0                  576        4.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.658ns (26.140%)  route 4.685ns (73.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.387    11.588    tiempoinyectoInsGlargina
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.677    15.018    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[28]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y134         FDRE (Setup_fdre_C_CE)      -0.205    15.045    tiempoinyectoInsGlargina_reg[28]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.658ns (26.140%)  route 4.685ns (73.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.387    11.588    tiempoinyectoInsGlargina
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.677    15.018    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[29]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y134         FDRE (Setup_fdre_C_CE)      -0.205    15.045    tiempoinyectoInsGlargina_reg[29]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.658ns (26.140%)  route 4.685ns (73.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.387    11.588    tiempoinyectoInsGlargina
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.677    15.018    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[30]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y134         FDRE (Setup_fdre_C_CE)      -0.205    15.045    tiempoinyectoInsGlargina_reg[30]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.343ns  (logic 1.658ns (26.140%)  route 4.685ns (73.860%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.387    11.588    tiempoinyectoInsGlargina
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.677    15.018    clk_IBUF_BUFG
    SLICE_X0Y134         FDRE                                         r  tiempoinyectoInsGlargina_reg[31]/C
                         clock pessimism              0.267    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X0Y134         FDRE (Setup_fdre_C_CE)      -0.205    15.045    tiempoinyectoInsGlargina_reg[31]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -11.588    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.658ns (26.729%)  route 4.545ns (73.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.247    11.448    tiempoinyectoInsGlargina
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676    15.017    clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[24]/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y133         FDRE (Setup_fdre_C_CE)      -0.205    15.044    tiempoinyectoInsGlargina_reg[24]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.658ns (26.729%)  route 4.545ns (73.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.247    11.448    tiempoinyectoInsGlargina
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676    15.017    clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[25]/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y133         FDRE (Setup_fdre_C_CE)      -0.205    15.044    tiempoinyectoInsGlargina_reg[25]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.658ns (26.729%)  route 4.545ns (73.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.247    11.448    tiempoinyectoInsGlargina
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676    15.017    clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[26]/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y133         FDRE (Setup_fdre_C_CE)      -0.205    15.044    tiempoinyectoInsGlargina_reg[26]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsGlargina_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.658ns (26.729%)  route 4.545ns (73.271%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT2 (Prop_lut2_I0_O)        0.124    10.201 r  tiempoinyectoInsGlargina[0]_i_2/O
                         net (fo=32, routed)          1.247    11.448    tiempoinyectoInsGlargina
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676    15.017    clk_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  tiempoinyectoInsGlargina_reg[27]/C
                         clock pessimism              0.267    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X0Y133         FDRE (Setup_fdre_C_CE)      -0.205    15.044    tiempoinyectoInsGlargina_reg[27]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -11.448    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 1.652ns (27.933%)  route 4.262ns (72.067%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT4 (Prop_lut4_I0_O)        0.118    10.195 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.965    11.160    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X7Y130         FDRE                                         r  tiempoinyectoGlucosa_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.671    15.012    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  tiempoinyectoGlucosa_reg[24]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y130         FDRE (Setup_fdre_C_CE)      -0.407    14.837    tiempoinyectoGlucosa_reg[24]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  3.677    

Slack (MET) :             3.677ns  (required time - arrival time)
  Source:                 divisor_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoGlucosa_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.914ns  (logic 1.652ns (27.933%)  route 4.262ns (72.067%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  divisor_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDRE (Prop_fdre_C_Q)         0.518     5.763 f  divisor_reg[2]/Q
                         net (fo=3, routed)           0.948     6.711    divisor_reg[2]
    SLICE_X11Y124        LUT2 (Prop_lut2_I1_O)        0.124     6.835 r  divisor[0]_i_29/O
                         net (fo=1, routed)           0.000     6.835    divisor[0]_i_29_n_0
    SLICE_X11Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.385 r  divisor_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.009     7.394    divisor_reg[0]_i_17_n_0
    SLICE_X11Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  divisor_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.508    divisor_reg[0]_i_12_n_0
    SLICE_X11Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  divisor_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.622    divisor_reg[0]_i_3_n_0
    SLICE_X11Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  divisor_reg[0]_i_1/CO[3]
                         net (fo=109, routed)         2.341    10.077    leoGlucosaOInsulina0
    SLICE_X4Y125         LUT4 (Prop_lut4_I0_O)        0.118    10.195 r  tiempoinyectoGlucosa[0]_i_1/O
                         net (fo=32, routed)          0.965    11.160    tiempoinyectoGlucosa[0]_i_1_n_0
    SLICE_X7Y130         FDRE                                         r  tiempoinyectoGlucosa_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.671    15.012    clk_IBUF_BUFG
    SLICE_X7Y130         FDRE                                         r  tiempoinyectoGlucosa_reg[25]/C
                         clock pessimism              0.267    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X7Y130         FDRE (Setup_fdre_C_CE)      -0.407    14.837    tiempoinyectoGlucosa_reg[25]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  3.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.664     1.548    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  tiempoinyectoInsLispro_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  tiempoinyectoInsLispro_reg[7]/Q
                         net (fo=3, routed)           0.081     1.770    tiempoinyectoInsLispro_reg_n_0_[7]
    SLICE_X4Y128         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.897 r  tiempoinyectoInsLispro_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    tiempoinyectoInsLispro0[8]
    SLICE_X4Y128         FDRE                                         r  tiempoinyectoInsLispro_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.936     2.064    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  tiempoinyectoInsLispro_reg[8]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.105     1.653    tiempoinyectoInsLispro_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.665     1.549    clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  tiempoinyectoInsLispro_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  tiempoinyectoInsLispro_reg[11]/Q
                         net (fo=3, routed)           0.081     1.771    tiempoinyectoInsLispro_reg_n_0_[11]
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.898 r  tiempoinyectoInsLispro_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    tiempoinyectoInsLispro0[12]
    SLICE_X4Y129         FDRE                                         r  tiempoinyectoInsLispro_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.937     2.065    clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  tiempoinyectoInsLispro_reg[12]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.105     1.654    tiempoinyectoInsLispro_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.666     1.550    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  tiempoinyectoInsLispro_reg[15]/Q
                         net (fo=3, routed)           0.082     1.773    tiempoinyectoInsLispro_reg_n_0_[15]
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.900 r  tiempoinyectoInsLispro_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.900    tiempoinyectoInsLispro0[16]
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.938     2.066    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[16]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.105     1.655    tiempoinyectoInsLispro_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.664     1.548    clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  tiempoinyectoInsLispro_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  tiempoinyectoInsLispro_reg[3]/Q
                         net (fo=3, routed)           0.082     1.771    tiempoinyectoInsLispro_reg_n_0_[3]
    SLICE_X4Y127         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.898 r  tiempoinyectoInsLispro_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    tiempoinyectoInsLispro0[4]
    SLICE_X4Y127         FDRE                                         r  tiempoinyectoInsLispro_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.935     2.063    clk_IBUF_BUFG
    SLICE_X4Y127         FDRE                                         r  tiempoinyectoInsLispro_reg[4]/C
                         clock pessimism             -0.515     1.548    
    SLICE_X4Y127         FDRE (Hold_fdre_C_D)         0.105     1.653    tiempoinyectoInsLispro_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.667     1.551    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  tiempoinyectoInsLispro_reg[19]/Q
                         net (fo=3, routed)           0.082     1.774    tiempoinyectoInsLispro_reg_n_0_[19]
    SLICE_X4Y131         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.901 r  tiempoinyectoInsLispro_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    tiempoinyectoInsLispro0[20]
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.939     2.067    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[20]/C
                         clock pessimism             -0.516     1.551    
    SLICE_X4Y131         FDRE (Hold_fdre_C_D)         0.105     1.656    tiempoinyectoInsLispro_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.668     1.552    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  tiempoinyectoInsLispro_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDRE (Prop_fdre_C_Q)         0.141     1.693 r  tiempoinyectoInsLispro_reg[23]/Q
                         net (fo=3, routed)           0.082     1.775    tiempoinyectoInsLispro_reg_n_0_[23]
    SLICE_X4Y132         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.902 r  tiempoinyectoInsLispro_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    tiempoinyectoInsLispro0[24]
    SLICE_X4Y132         FDRE                                         r  tiempoinyectoInsLispro_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.940     2.068    clk_IBUF_BUFG
    SLICE_X4Y132         FDRE                                         r  tiempoinyectoInsLispro_reg[24]/C
                         clock pessimism             -0.516     1.552    
    SLICE_X4Y132         FDRE (Hold_fdre_C_D)         0.105     1.657    tiempoinyectoInsLispro_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.560%)  route 0.082ns (23.440%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.669     1.553    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  tiempoinyectoInsLispro_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.694 r  tiempoinyectoInsLispro_reg[27]/Q
                         net (fo=3, routed)           0.082     1.776    tiempoinyectoInsLispro_reg_n_0_[27]
    SLICE_X4Y133         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.903 r  tiempoinyectoInsLispro_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    tiempoinyectoInsLispro0[28]
    SLICE_X4Y133         FDRE                                         r  tiempoinyectoInsLispro_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.941     2.069    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  tiempoinyectoInsLispro_reg[28]/C
                         clock pessimism             -0.516     1.553    
    SLICE_X4Y133         FDRE (Hold_fdre_C_D)         0.105     1.658    tiempoinyectoInsLispro_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.664     1.548    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  tiempoinyectoInsLispro_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  tiempoinyectoInsLispro_reg[5]/Q
                         net (fo=3, routed)           0.088     1.776    tiempoinyectoInsLispro_reg_n_0_[5]
    SLICE_X4Y128         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.900 r  tiempoinyectoInsLispro_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    tiempoinyectoInsLispro0[6]
    SLICE_X4Y128         FDRE                                         r  tiempoinyectoInsLispro_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.936     2.064    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  tiempoinyectoInsLispro_reg[6]/C
                         clock pessimism             -0.516     1.548    
    SLICE_X4Y128         FDRE (Hold_fdre_C_D)         0.105     1.653    tiempoinyectoInsLispro_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.265ns (75.169%)  route 0.088ns (24.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.665     1.549    clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  tiempoinyectoInsLispro_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y129         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  tiempoinyectoInsLispro_reg[9]/Q
                         net (fo=3, routed)           0.088     1.777    tiempoinyectoInsLispro_reg_n_0_[9]
    SLICE_X4Y129         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.901 r  tiempoinyectoInsLispro_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.901    tiempoinyectoInsLispro0[10]
    SLICE_X4Y129         FDRE                                         r  tiempoinyectoInsLispro_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.937     2.065    clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  tiempoinyectoInsLispro_reg[10]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X4Y129         FDRE (Hold_fdre_C_D)         0.105     1.654    tiempoinyectoInsLispro_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tiempoinyectoInsLispro_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tiempoinyectoInsLispro_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.950%)  route 0.089ns (25.050%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.666     1.550    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  tiempoinyectoInsLispro_reg[13]/Q
                         net (fo=3, routed)           0.089     1.779    tiempoinyectoInsLispro_reg_n_0_[13]
    SLICE_X4Y130         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.903 r  tiempoinyectoInsLispro_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.903    tiempoinyectoInsLispro0[14]
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.938     2.066    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[14]/C
                         clock pessimism             -0.516     1.550    
    SLICE_X4Y130         FDRE (Hold_fdre_C_D)         0.105     1.655    tiempoinyectoInsLispro_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      uut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y122  divisor_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y124  divisor_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y124  divisor_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y125  divisor_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y125  divisor_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y125  divisor_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y125  divisor_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X10Y126  divisor_reg[16]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y122  divisor_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y122  divisor_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[13]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y122  divisor_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y122  divisor_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y124  divisor_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[13]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X10Y125  divisor_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.663ns  (logic 5.322ns (61.431%)  route 3.341ns (38.569%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.432     2.884    sNGlucosa_IBUF
    SLICE_X65Y94         LUT3 (Prop_lut3_I0_O)        0.152     3.036 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.909     4.945    ledRGB_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.718     8.663 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.663    ledRGB[1]
    L2                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlargina
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.983ns  (logic 5.067ns (63.472%)  route 2.916ns (36.528%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 f  sNGlargina (IN)
                         net (fo=0)                   0.000     0.000    sNGlargina
    G2                   IBUF (Prop_ibuf_I_O)         1.435     1.435 f  sNGlargina_IBUF_inst/O
                         net (fo=2, routed)           1.244     2.679    sNGlargina_IBUF
    SLICE_X65Y94         LUT2 (Prop_lut2_I0_O)        0.124     2.803 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.475    ledRGB_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508     7.983 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.983    ledRGB[2]
    J2                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.947ns  (logic 5.081ns (63.939%)  route 2.866ns (36.061%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         1.452     1.452 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           1.201     2.653    sNGlucosa_IBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.777 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.664     4.442    ledRGB_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505     7.947 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.947    ledRGB[0]
    J1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.208ns  (logic 1.037ns (32.330%)  route 2.171ns (67.670%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         LDCE                         0.000     0.000 r  nivelGlucosa_reg[13]/G
    SLICE_X9Y119         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 f  nivelGlucosa_reg[13]/Q
                         net (fo=1, routed)           0.656     1.419    nivelGlucosa[13]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     1.543 f  nivelGlucemico_reg[1]_i_4/O
                         net (fo=2, routed)           0.959     2.503    nivelGlucemico_reg[1]_i_4_n_0
    SLICE_X8Y119         LUT3 (Prop_lut3_I2_O)        0.150     2.653 r  nivelGlucemico_reg[0]_i_1/O
                         net (fo=1, routed)           0.555     3.208    L
    SLICE_X7Y119         LDCE                                         r  nivelGlucemico_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.180ns  (logic 1.011ns (31.797%)  route 2.169ns (68.203%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         LDCE                         0.000     0.000 r  nivelGlucosa_reg[13]/G
    SLICE_X9Y119         LDCE (EnToQ_ldce_G_Q)        0.763     0.763 f  nivelGlucosa_reg[13]/Q
                         net (fo=1, routed)           0.656     1.419    nivelGlucosa[13]
    SLICE_X9Y119         LUT5 (Prop_lut5_I0_O)        0.124     1.543 f  nivelGlucemico_reg[1]_i_4/O
                         net (fo=2, routed)           0.959     2.503    nivelGlucemico_reg[1]_i_4_n_0
    SLICE_X8Y119         LUT3 (Prop_lut3_I2_O)        0.124     2.627 r  nivelGlucemico_reg[1]_i_1/O
                         net (fo=1, routed)           0.553     3.180    nivelGlucemico__0[1]
    SLICE_X7Y119         LDCE                                         r  nivelGlucemico_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucemico_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.271ns  (logic 0.559ns (43.989%)  route 0.712ns (56.011%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[0]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemico_reg[0]/Q
                         net (fo=12, routed)          0.712     1.271    nivelGlucemico[0]
    SLICE_X4Y122         LDCE                                         r  nivelGlucemicoPrevio_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.070ns  (logic 0.559ns (52.253%)  route 0.511ns (47.747%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.511     1.070    nivelGlucemico[1]
    SLICE_X4Y122         LDCE                                         r  nivelGlucemicoPrevio_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.158ns (45.300%)  route 0.191ns (54.700%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.191     0.349    nivelGlucemico[1]
    SLICE_X4Y122         LDCE                                         r  nivelGlucemicoPrevio_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucemico_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemicoPrevio_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.158ns (36.093%)  route 0.280ns (63.907%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[0]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[0]/Q
                         net (fo=12, routed)          0.280     0.438    nivelGlucemico[0]
    SLICE_X4Y122         LDCE                                         r  nivelGlucemicoPrevio_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.693ns  (logic 0.287ns (41.410%)  route 0.406ns (58.590%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         LDCE                         0.000     0.000 r  nivelGlucosa_reg[10]/G
    SLICE_X8Y119         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  nivelGlucosa_reg[10]/Q
                         net (fo=2, routed)           0.163     0.407    nivelGlucosa[10]
    SLICE_X8Y119         LUT3 (Prop_lut3_I0_O)        0.043     0.450 r  nivelGlucemico_reg[0]_i_1/O
                         net (fo=1, routed)           0.243     0.693    L
    SLICE_X7Y119         LDCE                                         r  nivelGlucemico_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nivelGlucosa_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            nivelGlucemico_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.694ns  (logic 0.289ns (41.638%)  route 0.405ns (58.362%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         LDCE                         0.000     0.000 r  nivelGlucosa_reg[10]/G
    SLICE_X8Y119         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  nivelGlucosa_reg[10]/Q
                         net (fo=2, routed)           0.163     0.407    nivelGlucosa[10]
    SLICE_X8Y119         LUT3 (Prop_lut3_I0_O)        0.045     0.452 r  nivelGlucemico_reg[1]_i_1/O
                         net (fo=1, routed)           0.242     0.694    nivelGlucemico__0[1]
    SLICE_X7Y119         LDCE                                         r  nivelGlucemico_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.472ns (69.398%)  route 0.649ns (30.602%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.322     0.540    sNLispro_IBUF
    SLICE_X65Y94         LUT2 (Prop_lut2_I1_O)        0.045     0.585 r  ledRGB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.327     0.912    ledRGB_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     2.121 r  ledRGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.121    ledRGB[2]
    J2                                                                r  ledRGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNGlucosa
                            (input port)
  Destination:            ledRGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.471ns (64.815%)  route 0.799ns (35.185%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  sNGlucosa (IN)
                         net (fo=0)                   0.000     0.000    sNGlucosa
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  sNGlucosa_IBUF_inst/O
                         net (fo=2, routed)           0.467     0.687    sNGlucosa_IBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.732 r  ledRGB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.064    ledRGB_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     2.270 r  ledRGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.270    ledRGB[0]
    J1                                                                r  ledRGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sNLispro
                            (input port)
  Destination:            ledRGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.545ns (67.490%)  route 0.744ns (32.510%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  sNLispro (IN)
                         net (fo=0)                   0.000     0.000    sNLispro
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sNLispro_IBUF_inst/O
                         net (fo=2, routed)           0.322     0.540    sNLispro_IBUF
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.048     0.588 r  ledRGB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.010    ledRGB_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.279     2.289 r  ledRGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.289    ledRGB[1]
    L2                                                                r  ledRGB[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Buzzy/buzz_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.951ns  (logic 3.963ns (49.843%)  route 3.988ns (50.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.800     5.321    Buzzy/CLK
    SLICE_X4Y116         FDRE                                         r  Buzzy/buzz_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  Buzzy/buzz_int_reg/Q
                         net (fo=2, routed)           3.988     9.765    buzzer_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.507    13.272 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    13.272    buzzer
    G3                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inyectoInsGlargina_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsGlargina
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.839ns  (logic 3.976ns (68.088%)  route 1.863ns (31.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.800     5.321    clk_IBUF_BUFG
    SLICE_X1Y132         FDRE                                         r  inyectoInsGlargina_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDRE (Prop_fdre_C_Q)         0.456     5.777 r  inyectoInsGlargina_reg/Q
                         net (fo=2, routed)           1.863     7.641    bombaInsGlargina_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.161 r  bombaInsGlargina_OBUF_inst/O
                         net (fo=0)                   0.000    11.161    bombaInsGlargina
    A14                                                               r  bombaInsGlargina (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inyectoInsLispro_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaInsLispro
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.968ns (70.260%)  route 1.680ns (29.740%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.789     5.310    clk_IBUF_BUFG
    SLICE_X1Y125         FDRE                                         r  inyectoInsLispro_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y125         FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inyectoInsLispro_reg/Q
                         net (fo=2, routed)           1.680     7.446    bombaInsLispro_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.512    10.958 r  bombaInsLispro_OBUF_inst/O
                         net (fo=0)                   0.000    10.958    bombaInsLispro
    A16                                                               r  bombaInsLispro (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inyectoGlucosa_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bombaGlucosa
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.521ns  (logic 3.981ns (72.097%)  route 1.541ns (27.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.792     5.313    clk_IBUF_BUFG
    SLICE_X1Y127         FDRE                                         r  inyectoGlucosa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y127         FDRE (Prop_fdre_C_Q)         0.456     5.769 r  inyectoGlucosa_reg/Q
                         net (fo=2, routed)           1.541     7.310    bombaGlucosa_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.525    10.835 r  bombaGlucosa_OBUF_inst/O
                         net (fo=0)                   0.000    10.835    bombaGlucosa
    B15                                                               r  bombaGlucosa (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edaddr_in_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.822ns  (logic 1.182ns (24.514%)  route 3.640ns (75.486%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.788     5.309    clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  leoGlucosaOInsulina_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDRE (Prop_fdre_C_Q)         0.456     5.765 r  leoGlucosaOInsulina_reg[22]/Q
                         net (fo=4, routed)           0.984     6.749    leoGlucosaOInsulina_reg[22]
    SLICE_X7Y123         LUT2 (Prop_lut2_I1_O)        0.152     6.901 r  nivelGlucemico_reg[1]_i_11/O
                         net (fo=1, routed)           0.154     7.055    nivelGlucemico_reg[1]_i_11_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I3_O)        0.326     7.381 r  nivelGlucemico_reg[1]_i_7/O
                         net (fo=3, routed)           1.192     8.574    nivelGlucemico_reg[1]_i_7_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I0_O)        0.124     8.698 f  nivelInsulina_reg[15]_i_2/O
                         net (fo=2, routed)           0.501     9.199    nivelInsulina_reg[15]_i_2_n_0
    SLICE_X8Y121         LUT4 (Prop_lut4_I0_O)        0.124     9.323 f  nivelInsulina_reg[15]_i_1/O
                         net (fo=13, routed)          0.808    10.131    nivelInsulina_reg[15]_i_1_n_0
    SLICE_X10Y118        LDCE                                         f  edaddr_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.910ns  (logic 1.214ns (31.049%)  route 2.696ns (68.951%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.534     5.055    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      1.214     6.269 r  uut/U0/DO[10]
                         net (fo=2, routed)           2.696     8.965    do_out[10]
    SLICE_X4Y121         LDCE                                         r  nivelInsulina_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.893ns  (logic 1.214ns (31.181%)  route 2.679ns (68.819%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.534     5.055    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  uut/U0/DO[8]
                         net (fo=2, routed)           2.679     8.948    do_out[8]
    SLICE_X4Y119         LDCE                                         r  nivelInsulina_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.880ns  (logic 1.214ns (31.287%)  route 2.666ns (68.713%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.534     5.055    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[9])
                                                      1.214     6.269 r  uut/U0/DO[9]
                         net (fo=2, routed)           2.666     8.935    do_out[9]
    SLICE_X4Y119         LDCE                                         r  nivelInsulina_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.770ns  (logic 1.214ns (32.202%)  route 2.556ns (67.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.534     5.055    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  uut/U0/DO[15]
                         net (fo=2, routed)           2.556     8.825    do_out[15]
    SLICE_X9Y119         LDCE                                         r  nivelGlucosa_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.723ns  (logic 1.214ns (32.611%)  route 2.509ns (67.389%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.534     5.055    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[11])
                                                      1.214     6.269 r  uut/U0/DO[11]
                         net (fo=2, routed)           2.509     8.778    do_out[11]
    SLICE_X4Y121         LDCE                                         r  nivelInsulina_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leoGlucosaOInsulina_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edaddr_in_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.920ns  (logic 0.186ns (20.220%)  route 0.734ns (79.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.666     1.550    clk_IBUF_BUFG
    SLICE_X5Y119         FDSE                                         r  leoGlucosaOInsulina_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDSE (Prop_fdse_C_Q)         0.141     1.691 f  leoGlucosaOInsulina_reg[1]/Q
                         net (fo=7, routed)           0.420     2.110    leoGlucosaOInsulina_reg[1]
    SLICE_X8Y121         LUT4 (Prop_lut4_I2_O)        0.045     2.155 f  nivelInsulina_reg[15]_i_1/O
                         net (fo=13, routed)          0.314     2.469    nivelInsulina_reg[15]_i_1_n_0
    SLICE_X10Y118        LDCE                                         f  edaddr_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.052ns  (logic 0.256ns (24.338%)  route 0.796ns (75.662%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  uut/U0/DO[14]
                         net (fo=2, routed)           0.796     2.483    do_out[14]
    SLICE_X10Y119        LDCE                                         r  nivelInsulina_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 0.256ns (23.132%)  route 0.851ns (76.868%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[14])
                                                      0.256     1.687 r  uut/U0/DO[14]
                         net (fo=2, routed)           0.851     2.538    do_out[14]
    SLICE_X9Y119         LDCE                                         r  nivelGlucosa_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.107ns  (logic 0.256ns (23.131%)  route 0.851ns (76.869%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256     1.687 r  uut/U0/DO[5]
                         net (fo=2, routed)           0.851     2.538    do_out[5]
    SLICE_X8Y118         LDCE                                         r  nivelGlucosa_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.123ns  (logic 0.256ns (22.802%)  route 0.867ns (77.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256     1.687 r  uut/U0/DO[7]
                         net (fo=2, routed)           0.867     2.554    do_out[7]
    SLICE_X8Y118         LDCE                                         r  nivelGlucosa_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.123ns  (logic 0.256ns (22.802%)  route 0.867ns (77.198%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      0.256     1.687 r  uut/U0/DO[6]
                         net (fo=2, routed)           0.867     2.554    do_out[6]
    SLICE_X9Y118         LDCE                                         r  nivelInsulina_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelInsulina_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.130ns  (logic 0.256ns (22.662%)  route 0.874ns (77.338%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      0.256     1.687 r  uut/U0/DO[4]
                         net (fo=2, routed)           0.874     2.561    do_out[4]
    SLICE_X9Y118         LDCE                                         r  nivelInsulina_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 0.256ns (22.592%)  route 0.877ns (77.408%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[10])
                                                      0.256     1.687 r  uut/U0/DO[10]
                         net (fo=2, routed)           0.877     2.564    do_out[10]
    SLICE_X8Y119         LDCE                                         r  nivelGlucosa_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.144ns  (logic 0.256ns (22.381%)  route 0.888ns (77.619%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      0.256     1.687 r  uut/U0/DO[8]
                         net (fo=2, routed)           0.888     2.575    do_out[8]
    SLICE_X8Y119         LDCE                                         r  nivelGlucosa_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nivelGlucosa_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.146ns  (logic 0.256ns (22.347%)  route 0.890ns (77.653%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.548     1.431    uut/dclk_in
    XADC_X0Y0            XADC                                         r  uut/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[13])
                                                      0.256     1.687 r  uut/U0/DO[13]
                         net (fo=2, routed)           0.890     2.577    do_out[13]
    SLICE_X9Y119         LDCE                                         r  nivelGlucosa_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 0.931ns (20.604%)  route 3.587ns (79.396%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.091     4.518    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.672     5.013    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[17]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 0.931ns (20.604%)  route 3.587ns (79.396%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.091     4.518    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.672     5.013    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[18]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 0.931ns (20.604%)  route 3.587ns (79.396%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.091     4.518    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.672     5.013    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[19]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.518ns  (logic 0.931ns (20.604%)  route 3.587ns (79.396%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.091     4.518    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.672     5.013    clk_IBUF_BUFG
    SLICE_X4Y131         FDRE                                         r  tiempoinyectoInsLispro_reg[20]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 0.931ns (20.796%)  route 3.546ns (79.204%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.049     4.477    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y134         FDRE                                         r  tiempoinyectoInsLispro_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676     5.017    clk_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  tiempoinyectoInsLispro_reg[29]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 0.931ns (20.796%)  route 3.546ns (79.204%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.049     4.477    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y134         FDRE                                         r  tiempoinyectoInsLispro_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676     5.017    clk_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  tiempoinyectoInsLispro_reg[30]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 0.931ns (20.796%)  route 3.546ns (79.204%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          1.049     4.477    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y134         FDRE                                         r  tiempoinyectoInsLispro_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.676     5.017    clk_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  tiempoinyectoInsLispro_reg[31]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 0.931ns (21.272%)  route 3.446ns (78.728%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.949     4.377    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.671     5.012    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[13]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 0.931ns (21.272%)  route 3.446ns (78.728%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.949     4.377    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.671     5.012    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[14]/C

Slack:                    inf
  Source:                 nivelGlucemicoPrevio_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            tiempoinyectoInsLispro_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 0.931ns (21.272%)  route 3.446ns (78.728%))
  Logic Levels:           4  (LDCE=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         LDCE                         0.000     0.000 r  nivelGlucemicoPrevio_reg[0]/G
    SLICE_X4Y122         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  nivelGlucemicoPrevio_reg[0]/Q
                         net (fo=4, routed)           1.007     1.566    nivelGlucemicoPrevio[0]
    SLICE_X4Y122         LUT4 (Prop_lut4_I2_O)        0.124     1.690 r  tiempoinyectoInsLispro[31]_i_13/O
                         net (fo=1, routed)           0.669     2.359    tiempoinyectoInsLispro[31]_i_13_n_0
    SLICE_X4Y122         LUT6 (Prop_lut6_I5_O)        0.124     2.483 r  tiempoinyectoInsLispro[31]_i_4/O
                         net (fo=3, routed)           0.821     3.304    tiempoinyectoInsLispro[31]_i_4_n_0
    SLICE_X4Y125         LUT4 (Prop_lut4_I2_O)        0.124     3.428 r  tiempoinyectoInsLispro[31]_i_1/O
                         net (fo=30, routed)          0.949     4.377    tiempoinyectoInsLispro[31]_i_1_n_0
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.671     5.012    clk_IBUF_BUFG
    SLICE_X4Y130         FDRE                                         r  tiempoinyectoInsLispro_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.158ns (44.832%)  route 0.194ns (55.168%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.194     0.352    Buzzy/Q[1]
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.941     2.069    Buzzy/CLK
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[28]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.158ns (44.832%)  route 0.194ns (55.168%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.194     0.352    Buzzy/Q[1]
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.941     2.069    Buzzy/CLK
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[29]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.158ns (44.832%)  route 0.194ns (55.168%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.194     0.352    Buzzy/Q[1]
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.941     2.069    Buzzy/CLK
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[30]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.158ns (44.832%)  route 0.194ns (55.168%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.194     0.352    Buzzy/Q[1]
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.941     2.069    Buzzy/CLK
    SLICE_X3Y118         FDRE                                         r  Buzzy/divisor_reg[31]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.607%)  route 0.274ns (63.393%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.274     0.432    Buzzy/Q[1]
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.943     2.071    Buzzy/CLK
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[20]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.607%)  route 0.274ns (63.393%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.274     0.432    Buzzy/Q[1]
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.943     2.071    Buzzy/CLK
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[21]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.607%)  route 0.274ns (63.393%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.274     0.432    Buzzy/Q[1]
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.943     2.071    Buzzy/CLK
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[22]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.158ns (36.607%)  route 0.274ns (63.393%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.274     0.432    Buzzy/Q[1]
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.943     2.071    Buzzy/CLK
    SLICE_X3Y116         FDRE                                         r  Buzzy/divisor_reg[23]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.158ns (31.960%)  route 0.336ns (68.040%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.336     0.494    Buzzy/Q[1]
    SLICE_X3Y115         FDRE                                         r  Buzzy/divisor_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.944     2.072    Buzzy/CLK
    SLICE_X3Y115         FDRE                                         r  Buzzy/divisor_reg[16]/C

Slack:                    inf
  Source:                 nivelGlucemico_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            Buzzy/divisor_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.158ns (31.960%)  route 0.336ns (68.040%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y119         LDCE                         0.000     0.000 r  nivelGlucemico_reg[1]/G
    SLICE_X7Y119         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nivelGlucemico_reg[1]/Q
                         net (fo=43, routed)          0.336     0.494    Buzzy/Q[1]
    SLICE_X3Y115         FDRE                                         r  Buzzy/divisor_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.944     2.072    Buzzy/CLK
    SLICE_X3Y115         FDRE                                         r  Buzzy/divisor_reg[17]/C





