--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8988 paths analyzed, 434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.839ns.
--------------------------------------------------------------------------------
Slack:                  12.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (1.673ns logic, 6.110ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  12.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.847ns logic, 5.925ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  12.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.507ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      7.507ns (1.673ns logic, 5.834ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (1.847ns logic, 5.649ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  12.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.264ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.B3      net (fanout=6)        1.043   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.B       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW5
    SLICE_X18Y37.A2      net (fanout=1)        0.496   game/N29
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      7.264ns (1.673ns logic, 5.591ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  12.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.253ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.B3      net (fanout=6)        1.043   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.B       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW5
    SLICE_X18Y37.A2      net (fanout=1)        0.496   game/N29
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      7.253ns (1.847ns logic, 5.406ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.B3      net (fanout=6)        1.043   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.B       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW5
    SLICE_X18Y37.A2      net (fanout=1)        0.496   game/N29
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (1.673ns logic, 5.315ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  12.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.B3      net (fanout=6)        1.043   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.B       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW5
    SLICE_X18Y37.A2      net (fanout=1)        0.496   game/N29
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (1.847ns logic, 5.130ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.743ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.590 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7
    SLICE_X5Y34.C3       net (fanout=10)       0.370   M_clogic_alufn[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.743ns (1.578ns logic, 5.165ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  13.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.732ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.590 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7
    SLICE_X5Y34.C3       net (fanout=10)       0.370   M_clogic_alufn[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.732ns (1.752ns logic, 4.980ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.691ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_3 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.CQ      Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_3
    SLICE_X16Y38.B3      net (fanout=7)        0.901   M_gamefsm_q_FSM_FFd7_3
    SLICE_X16Y38.B       Tilo                  0.254   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out141
    SLICE_X14Y38.BX      net (fanout=1)        0.803   M_aselector_out[9]
    SLICE_X14Y38.COUT    Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.691ns (1.778ns logic, 4.913ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.684ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.BMUX    Taxb                  0.310   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y38.A5      net (fanout=2)        0.444   a[15]_GND_3_o_add_2_OUT[13]
    SLICE_X15Y38.A       Tilo                  0.259   M_gamefsm_q_FSM_FFd9_2
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X18Y37.A5      net (fanout=2)        0.671   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.684ns (1.702ns logic, 4.982ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  13.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.CLK     Tas                   0.349   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (1.673ns logic, 4.962ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  13.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.624ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.288 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.CLK     Tas                   0.349   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
                                                       game/M_gamefsm_q_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.624ns (1.847ns logic, 4.777ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.623ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.525   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X16Y38.B1      net (fanout=3)        0.738   M_snake_snk_hd_pos[9]
    SLICE_X16Y38.B       Tilo                  0.254   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out141
    SLICE_X14Y38.BX      net (fanout=1)        0.803   M_aselector_out[9]
    SLICE_X14Y38.COUT    Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.623ns (1.873ns logic, 4.750ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.467ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.590 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7
    SLICE_X5Y34.C3       net (fanout=10)       0.370   M_clogic_alufn[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.CX      net (fanout=2)        1.589   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Tcxd                  0.281   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.467ns (1.578ns logic, 4.889ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  13.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.520ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_3 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.CQ      Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_3
    SLICE_X16Y38.A2      net (fanout=7)        0.970   M_gamefsm_q_FSM_FFd7_3
    SLICE_X16Y38.A       Tilo                  0.254   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out131
    SLICE_X14Y38.AX      net (fanout=1)        0.479   M_aselector_out[8]
    SLICE_X14Y38.COUT    Taxcy                 0.281   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.520ns (1.862ns logic, 4.658ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  13.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.CQ      Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_2
    SLICE_X14Y36.C2      net (fanout=2)        1.438   M_snake_snk_hd_pos[2]
    SLICE_X14Y36.COUT    Topcyc                0.348   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       M_aselector_out<2>_mand1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X14Y37.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.857ns logic, 4.653ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.456ns (Levels of Logic = 4)
  Clock Path Skew:      -0.070ns (0.590 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7
    SLICE_X5Y34.C3       net (fanout=10)       0.370   M_clogic_alufn[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.DMUX    Taxd                  0.455   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.456ns (1.752ns logic, 4.704ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_2 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.487ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_2 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.CQ      Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_2
    SLICE_X14Y36.C2      net (fanout=2)        1.438   M_snake_snk_hd_pos[2]
    SLICE_X14Y36.COUT    Topcyc                0.325   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<2>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X14Y37.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.487ns (1.834ns logic, 4.653ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.590 - 0.660)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y34.AQ       Tcko                  0.430   M_clogic_alufn[1]
                                                       game/M_gamefsm_q_FSM_FFd7
    SLICE_X14Y39.D4      net (fanout=10)       1.706   M_clogic_alufn[1]
    SLICE_X14Y39.DMUX    Topdd                 0.446   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Mxor_xb_15_xo<0>1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.484ns logic, 4.912ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  13.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd9_1 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y38.AQ      Tcko                  0.430   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    SLICE_X15Y36.A4      net (fanout=1)        0.924   M_gamefsm_q_FSM_FFd9_1
    SLICE_X15Y36.A       Tilo                  0.259   M_gamefsm_q_FSM_FFd7_3
                                                       M_game_opcode<10>1
    SLICE_X14Y36.AX      net (fanout=1)        0.275   M_clogic_alufn[4]
    SLICE_X14Y36.COUT    Taxcy                 0.259   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X14Y37.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (2.027ns logic, 4.414ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  13.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd7_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.185 - 0.201)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd7_3 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y36.CQ      Tcko                  0.430   M_gamefsm_q_FSM_FFd7_3
                                                       game/M_gamefsm_q_FSM_FFd7_3
    SLICE_X16Y38.B3      net (fanout=7)        0.901   M_gamefsm_q_FSM_FFd7_3
    SLICE_X16Y38.B       Tilo                  0.254   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out141
    SLICE_X14Y38.BX      net (fanout=1)        0.803   M_aselector_out[9]
    SLICE_X14Y38.COUT    Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (1.778ns logic, 4.637ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.408ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X5Y34.C4       net (fanout=15)       1.315   M_clogic_bsel[1]
    SLICE_X5Y34.C        Tilo                  0.259   M_clogic_alufn[1]
                                                       M_aselector_out<12>1
    SLICE_X14Y39.AX      net (fanout=2)        1.404   M_aselector_out[14]
    SLICE_X14Y39.BMUX    Taxb                  0.310   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X15Y38.A5      net (fanout=2)        0.444   a[15]_GND_3_o_add_2_OUT[13]
    SLICE_X15Y38.A       Tilo                  0.259   M_gamefsm_q_FSM_FFd9_2
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>4
    SLICE_X18Y37.A5      net (fanout=2)        0.671   game/aluout[15]_GND_13_o_equal_5_o<15>3
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.408ns (1.702ns logic, 4.706ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  13.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_7 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.402ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.185 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_7 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y37.DQ      Tcko                  0.430   M_snake_snk_hd_pos[7]
                                                       snake/M_hd_pos_q_7
    SLICE_X15Y37.A2      net (fanout=3)        0.759   M_snake_snk_hd_pos[7]
    SLICE_X15Y37.A       Tilo                  0.259   M_snake_snk_hd_pos[7]
                                                       aselector/Mmux_out121
    SLICE_X14Y37.DX      net (fanout=1)        0.633   M_aselector_out[7]
    SLICE_X14Y37.COUT    Tdxcy                 0.121   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (1.798ns logic, 4.604ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  13.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_3 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_3
    SLICE_X14Y36.D3      net (fanout=2)        1.308   M_snake_snk_hd_pos[3]
    SLICE_X14Y36.COUT    Topcyd                0.335   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       M_aselector_out<3>_mand1
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X14Y37.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (1.844ns logic, 4.523ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  13.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X16Y38.B5      net (fanout=15)       0.462   M_clogic_bsel[1]
    SLICE_X16Y38.B       Tilo                  0.254   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out141
    SLICE_X14Y38.BX      net (fanout=1)        0.803   M_aselector_out[9]
    SLICE_X14Y38.COUT    Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (1.873ns logic, 4.474ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  13.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_9 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_9 to game/M_gamefsm_q_FSM_FFd9_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y38.BQ      Tcko                  0.525   M_snake_snk_hd_pos[11]
                                                       snake/M_hd_pos_q_9
    SLICE_X16Y38.B1      net (fanout=3)        0.738   M_snake_snk_hd_pos[9]
    SLICE_X16Y38.B       Tilo                  0.254   M_snake_snk_hd_pos[11]
                                                       aselector/Mmux_out141
    SLICE_X14Y38.BX      net (fanout=1)        0.803   M_aselector_out[9]
    SLICE_X14Y38.COUT    Tbxcy                 0.197   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.AX      net (fanout=2)        0.872   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_1
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (1.873ns logic, 4.474ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  13.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_hd_pos_q_3 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.322ns (Levels of Logic = 6)
  Clock Path Skew:      -0.023ns (0.285 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_hd_pos_q_3 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y43.DQ      Tcko                  0.430   M_snake_snk_hd_pos[3]
                                                       snake/M_hd_pos_q_3
    SLICE_X14Y36.D3      net (fanout=2)        1.308   M_snake_snk_hd_pos[3]
    SLICE_X14Y36.COUT    Topcyd                0.290   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_lut<3>
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<3>
    SLICE_X14Y37.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[3]
    SLICE_X14Y37.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.322ns (1.799ns logic, 4.523ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  13.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               game/M_gamefsm_q_FSM_FFd4 (FF)
  Destination:          game/M_gamefsm_q_FSM_FFd9_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.292ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.285 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: game/M_gamefsm_q_FSM_FFd4 to game/M_gamefsm_q_FSM_FFd9_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.BQ      Tcko                  0.525   M_clogic_bsel[1]
                                                       game/M_gamefsm_q_FSM_FFd4
    SLICE_X15Y37.A4      net (fanout=15)       0.554   M_clogic_bsel[1]
    SLICE_X15Y37.A       Tilo                  0.259   M_snake_snk_hd_pos[7]
                                                       aselector/Mmux_out121
    SLICE_X14Y37.DX      net (fanout=1)        0.633   M_aselector_out[7]
    SLICE_X14Y37.COUT    Tdxcy                 0.121   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<7>
    SLICE_X14Y38.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[7]
    SLICE_X14Y38.COUT    Tbyp                  0.091   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy<11>
    SLICE_X14Y39.CIN     net (fanout=1)        0.003   alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_cy[11]
    SLICE_X14Y39.DMUX    Tcind                 0.289   a[15]_GND_3_o_add_2_OUT[15]
                                                       alu/adder/Madd_a[15]_GND_3_o_add_2_OUT_Madd_xor<15>
    SLICE_X19Y37.A5      net (fanout=6)        0.903   a[15]_GND_3_o_add_2_OUT[15]
    SLICE_X19Y37.A       Tilo                  0.259   game/N29
                                                       game/aluout[15]_GND_13_o_equal_5_o<15>5_SW4
    SLICE_X18Y37.A1      net (fanout=1)        1.155   game/N28
    SLICE_X18Y37.A       Tilo                  0.235   M_clogic_alufn[2]
                                                       game/M_gamefsm_q_FSM_FFd9-In1
    SLICE_X15Y38.BX      net (fanout=2)        1.148   game/M_gamefsm_q_FSM_FFd9-In
    SLICE_X15Y38.CLK     Tdick                 0.114   M_gamefsm_q_FSM_FFd9_2
                                                       game/M_gamefsm_q_FSM_FFd9_2
    -------------------------------------------------  ---------------------------
    Total                                      6.292ns (1.893ns logic, 4.399ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_12/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_13/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_14/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_15/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_16/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_17/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_18/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[8]/CLK
  Logical resource: timer/M_clk_counter_q_19/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_20/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_21/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_22/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[12]/CLK
  Logical resource: timer/M_clk_counter_q_23/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[15]/CLK
  Logical resource: timer/M_clk_counter_q_24/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[15]/CLK
  Logical resource: timer/M_clk_counter_q_25/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[15]/CLK
  Logical resource: timer/M_clk_counter_q_26/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clogic_bsel[1]/CLK
  Logical resource: game/M_gamefsm_q_FSM_FFd4_1/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clogic_bsel[1]/CLK
  Logical resource: game/M_gamefsm_q_FSM_FFd4/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.839|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8988 paths, 0 nets, and 483 connections

Design statistics:
   Minimum period:   7.839ns{1}   (Maximum frequency: 127.567MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 26 17:19:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 169 MB



