Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/software/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto c34334880bf142a481150ac250b6b2b3 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot uart_top_tb_behav xil_defaultlib.uart_top_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
