INFO-FLOW: Workspace C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3 opened at Fri Aug 02 02:54:30 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.125 sec.
Command     ap_source done; 0.125 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xqzu5ev-ffrb900-1-i 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data single -quiet 
Command       ap_part_info done; 1.002 sec.
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xqzu5ev:-ffrb900:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xqzu5ev-ffrb900-1-i 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data resources 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.113 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 1.279 sec.
Execute     ap_part_info -data single -name xqzu5ev-ffrb900-1-i 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data resources 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 1.628 sec.
Execute   set_part xqzu5ev-ffrb900-1-i 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data single -quiet 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xqzu5ev:-ffrb900:-1-i 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xqzu5ev-ffrb900-1-i 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data resources 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     get_default_platform 
Command   set_part done; 0.243 sec.
Execute   create_clock -period 10 -name default 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   config_export -format ip_catalog -rtl vhdl -vivado_optimization_level 2 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute   set_clock_uncertainty 12.5% 
Execute   source ./inver_aug/solution3/directives.tcl 
Execute     set_directive_pipeline inverse/Ini_Aug_loop 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline inverse/Row_Op_loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline inverse/Extract_loop 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_array_partition -type complete -dim 2 inverse A 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
Execute     set_directive_array_partition -type complete -dim 2 inverse B 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
Execute     set_directive_array_partition -type complete -dim 2 inverse aug 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
Execute     set_directive_pipeline inverse/Row_Operation 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_interface -mode axis -register -register_mode both inverse inStream 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
Execute     set_directive_interface -mode axis -register -register_mode both inverse outStream 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutStream 
Execute     set_directive_interface -mode s_axilite inverse 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutStream 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'inver_aug.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling inver_aug.cpp as C++
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       is_encrypted inver_aug.cpp 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "inver_aug.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E inver_aug.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp
Command       clang done; 1.643 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.596 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp"  -o "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from inver_aug.cpp:1:
In file included from inver_aug.cpp:5:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.551 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutStream 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutStream 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp std=gnu++98 -directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.51 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp std=gnu++98 -directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.122 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-dataflow-lawyer.inver_aug.pp.0.cpp.diag.yml C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-dataflow-lawyer.inver_aug.pp.0.cpp.out.log 2> C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-dataflow-lawyer.inver_aug.pp.0.cpp.err.log 
Command       ap_eval done; 0.489 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/tidy-3.1.inver_aug.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/tidy-3.1.inver_aug.pp.0.cpp.out.log 2> C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/tidy-3.1.inver_aug.pp.0.cpp.err.log 
Command         ap_eval done; 0.555 sec.
Execute         source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-legacy-rewriter.inver_aug.pp.0.cpp.out.log 2> C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-legacy-rewriter.inver_aug.pp.0.cpp.err.log 
Command         ap_eval done; 0.303 sec.
Command       tidy_31 done; 0.873 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.127 sec.
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.bc
Command       clang done; 1.65 sec.
INFO: [HLS 200-10] Analyzing design file 'axi_stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling axi_stream.cpp as C++
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       is_encrypted axi_stream.cpp 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "axi_stream.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-exceptions -D__llvm__ -E axi_stream.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp
Command       clang done; 1.409 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.558 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2020.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp"  -o "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from axi_stream.cpp:1:
In file included from axi_stream.cpp:1:
In file included from ./inver_aug.h:6:
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: warning: equality comparison with extraneous parentheses [-Wparentheses-equality]
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^~~~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: remove extraneous parentheses around the comparison to silence this warning
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                     ~                                                                                  ^   ~
C:\Xilinx\Vivado\2020.1\include\gmp.h:2226:345: note: use '=' to turn this equality comparison into an assignment
  do { mp_size_t __gmp_i; mp_limb_t __gmp_x; __gmp_i = (__gmp_ysize); if (__gmp_i != 0) { if (__gmpn_add_n (__gmp_wp, __gmp_xp, __gmp_yp, __gmp_i)) { do { if (__gmp_i >= (__gmp_xsize)) { (__gmp_c) = 1; goto __gmp_done; } __gmp_x = (__gmp_xp)[__gmp_i]; } while ((((__gmp_wp)[__gmp_i++] = (__gmp_x + 1) & ((~ (static_cast<mp_limb_t> (0))) >> 0)) == 0)); } } if ((__gmp_wp) != (__gmp_xp)) do { mp_size_t __gmp_j; for (__gmp_j = (__gmp_i); __gmp_j < (__gmp_xsize); __gmp_j++) (__gmp_wp)[__gmp_j] = (__gmp_xp)[__gmp_j]; } while (0); (__gmp_c) = 0; __gmp_done: ; } while (0);
                                                                                                                                                                                                                                                                                                                                                        ^~
                                                                                                                                                                                                                                                                                                                                                        =
1 warning generated.
Command       clang done; 1.476 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutStream 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredA complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredB complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredaug complete=positionBoolean0type dim=2 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredinStream 
INFO-FLOW: Setting directive 'INTERFACE' axis=positionBoolean0mode register=positionBoolean1 both=positionBoolean0register_mode port=positionBooleanTextRequiredoutStream 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp std=gnu++98 -directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.459 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp std=gnu++98 -directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.463 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-dataflow-lawyer.axi_stream.pp.0.cpp.diag.yml C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-dataflow-lawyer.axi_stream.pp.0.cpp.out.log 2> C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-dataflow-lawyer.axi_stream.pp.0.cpp.err.log 
Command       ap_eval done; 0.443 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/tidy-3.1.axi_stream.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/tidy-3.1.axi_stream.pp.0.cpp.out.log 2> C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/tidy-3.1.axi_stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.967 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-legacy-rewriter.axi_stream.pp.0.cpp.out.log 2> C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/xilinx-legacy-rewriter.axi_stream.pp.0.cpp.err.log 
Command         ap_eval done; 0.296 sec.
Command       tidy_31 done; 1.275 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.548 sec.
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2020.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2020.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot -I C:/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.bc
Command       clang done; 1.449 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inver_aug.g.bc C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/axi_stream.g.bc -hls-opt -except-internalize inverse -LC:/Xilinx/Vivado/2020.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g 
Command       llvm-ld done; 1.523 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 966.387 ; gain = 871.520
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.pp.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2020.1/win64/lib -lfloatconversion -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.363 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top inverse -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.0.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.681 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.1.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'inverse' (inver_aug.cpp:78) automatically.
Command         transform done; 0.441 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.2.prechk.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.177 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.g.1.bc to C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.1.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Ini_Aug_loop' (inver_aug.cpp:71) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Row_Operation' (inver_aug.cpp:84) in function 'inverse' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Extract_loop' (inver_aug.cpp:106) in function 'inverse' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_1' (inver_aug.cpp:73) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Ini_Aug_loop_2' (inver_aug.cpp:77) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (inver_aug.cpp:89) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (inver_aug.cpp:94) in function 'inverse' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2.1' (inver_aug.cpp:97) in function 'inverse' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Extract_loop_1' (inver_aug.cpp:108) in function 'inverse' completely with a factor of 10.
INFO: [XFORM 203-101] Partitioning array 'A' (inver_aug.cpp:48) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (inver_aug.cpp:49) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'aug' (inver_aug.cpp:67) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
Command         transform done; 1.086 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.1.tmp.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 12 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (inver_aug.cpp:96:5) in function 'inverse'... converting 11 basic blocks.
Command         transform done; 0.673 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.2.bc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'loop_input_row' (inver_aug.cpp:53:39) in function 'inverse'.
INFO: [XFORM 203-541] Flattening a loop nest 'loop_output_row' (inver_aug.cpp:115:39) in function 'inverse'.
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i32' to '__hls_fptosi_double_' (r:/builds/2020.1/continuous/2020_05_27_2902540/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:15:56)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:74:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[10]' (inver_aug.cpp:78:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:90:4)
INFO: [HLS 200-472] Inferring partial write operation for 'aug[0]' (inver_aug.cpp:98:6)
INFO: [HLS 200-472] Inferring partial write operation for 'B[0]' (inver_aug.cpp:109:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A[0]' (inver_aug.cpp:58:4)
Command         transform done; 1.277 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.829 sec.
Command     elaborate done; 25.541 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'inverse' ...
Execute       ap_set_top_model inverse 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
Execute       get_model_list inverse -filter all-wo-channel -topdown 
Execute       preproc_iomode -model inverse 
Execute       preproc_iomode -model __hls_fptosi_double_ 
Execute       get_model_list inverse -filter all-wo-channel 
INFO-FLOW: Model list for configure: __hls_fptosi_double_ inverse
INFO-FLOW: Configuring Module : __hls_fptosi_double_ ...
Execute       set_default_model __hls_fptosi_double_ 
Execute       apply_spec_resource_limit __hls_fptosi_double_ 
INFO-FLOW: Configuring Module : inverse ...
Execute       set_default_model inverse 
Execute       apply_spec_resource_limit inverse 
INFO-FLOW: Model list for preprocess: __hls_fptosi_double_ inverse
INFO-FLOW: Preprocessing Module: __hls_fptosi_double_ ...
Execute       set_default_model __hls_fptosi_double_ 
Execute       cdfg_preprocess -model __hls_fptosi_double_ 
Execute       rtl_gen_preprocess __hls_fptosi_double_ 
INFO-FLOW: Preprocessing Module: inverse ...
Execute       set_default_model inverse 
Execute       cdfg_preprocess -model inverse 
Command       cdfg_preprocess done; 0.155 sec.
Execute       rtl_gen_preprocess inverse 
INFO-FLOW: Model list for synthesis: __hls_fptosi_double_ inverse
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_double_ 
Execute       schedule -model __hls_fptosi_double_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111]  Elapsed time: 28.499 seconds; current allocated memory: 276.913 MB.
Execute       syn_report -verbosereport -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_double_.
Execute       set_default_model __hls_fptosi_double_ 
Execute       bind -model __hls_fptosi_double_ 
BIND OPTION: model=__hls_fptosi_double_
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 277.021 MB.
Execute       syn_report -verbosereport -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_double_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model inverse 
Execute       schedule -model inverse 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_input_row_loop_input_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Ini_Aug_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Row_Operation'.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_180', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load_19', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_11_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_180', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load_19', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'load' operation ('aug_0_load_17', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67 and 'store' operation ('aug_0_addr_1_write_ln90', inver_aug.cpp:90) of variable 'sdiv_ln90', inver_aug.cpp:90 on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'load' operation ('aug_0_load_17', inver_aug.cpp:96) on array 'aug[0]', inver_aug.cpp:67 and 'store' operation ('aug_0_addr_1_write_ln90', inver_aug.cpp:90) of variable 'sdiv_ln90', inver_aug.cpp:90 on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_160', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load', inver_aug.cpp:88) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_160', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load', inver_aug.cpp:88) on array 'aug[0]', inver_aug.cpp:67.
WARNING: [SCHED 204-68] The II Violation in module 'inverse' (Loop: Row_Operation): Unable to enforce a carried dependence constraint (II = 55, distance = 1, offset = 1)
   between 'store' operation ('aug_0_addr_10_write_ln98', inver_aug.cpp:98) of variable 'sub_ln98_160', inver_aug.cpp:98 on array 'aug[0]', inver_aug.cpp:67 and 'load' operation ('aug_0_load', inver_aug.cpp:88) on array 'aug[0]', inver_aug.cpp:67.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 56, Depth = 59.
INFO: [SCHED 204-61] Pipelining loop 'Extract_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_output_row_loop_output_col'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.985 sec.
INFO: [HLS 200-111]  Elapsed time: 4.113 seconds; current allocated memory: 282.480 MB.
Execute       syn_report -verbosereport -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.verbose.sched.rpt 
Command       syn_report done; 0.7 sec.
Execute       db_write -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.sched.adb -f 
Command       db_write done; 0.295 sec.
INFO-FLOW: Finish scheduling inverse.
Execute       set_default_model inverse 
Execute       bind -model inverse 
BIND OPTION: model=inverse
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.474 sec.
INFO: [HLS 200-111]  Elapsed time: 1.529 seconds; current allocated memory: 289.062 MB.
Execute       syn_report -verbosereport -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.verbose.bind.rpt 
Command       syn_report done; 1.214 sec.
Execute       db_write -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.bind.adb -f 
Command       db_write done; 0.478 sec.
INFO-FLOW: Finish binding inverse.
Execute       get_model_list inverse -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess __hls_fptosi_double_ 
Execute       rtl_gen_preprocess inverse 
INFO-FLOW: Model list for RTL generation: __hls_fptosi_double_ inverse
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model __hls_fptosi_double_ -vendor xilinx -mg_file C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 1.847 seconds; current allocated memory: 290.431 MB.
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_double_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/systemc/p_hls_fptosi_double_s -synmodules __hls_fptosi_double_ inverse 
Execute       gen_rtl __hls_fptosi_double_ -style xilinx -f -lang vhdl -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/vhdl/p_hls_fptosi_double_s 
Execute       gen_rtl __hls_fptosi_double_ -style xilinx -f -lang vlog -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/verilog/p_hls_fptosi_double_s 
Execute       syn_report -csynth -model __hls_fptosi_double_ -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/report/p_hls_fptosi_double_s_csynth.rpt 
Execute       syn_report -rtlxml -model __hls_fptosi_double_ -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/report/p_hls_fptosi_double_s_csynth.xml 
Execute       syn_report -verbosereport -model __hls_fptosi_double_ -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.verbose.rpt 
Execute       db_write -model __hls_fptosi_double_ -f -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.adb 
Execute       gen_tb_info __hls_fptosi_double_ -p C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'inverse' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model inverse -vendor xilinx -mg_file C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/inStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'inverse/outStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'inverse' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'inverse_sdiv_32ns_32ns_32_36_1' to 'inverse_sdiv_32nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'inverse_mux_104_32_1_1' to 'inverse_mux_104_3cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'inverse_mux_104_3cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'inverse_sdiv_32nsbkb': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'inverse'.
Command       create_rtl_model done; 0.767 sec.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 298.586 MB.
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.rtl_wrap.cfg.tcl 
Execute       gen_rtl inverse -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/systemc/inverse -synmodules __hls_fptosi_double_ inverse 
Execute       gen_rtl inverse -istop -style xilinx -f -lang vhdl -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/vhdl/inverse 
Command       gen_rtl done; 0.318 sec.
Execute       gen_rtl inverse -istop -style xilinx -f -lang vlog -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/verilog/inverse 
Command       gen_rtl done; 0.162 sec.
Execute       syn_report -csynth -model inverse -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/report/inverse_csynth.rpt 
Command       syn_report done; 0.19 sec.
Execute       syn_report -rtlxml -model inverse -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/syn/report/inverse_csynth.xml 
Command       syn_report done; 0.144 sec.
Execute       syn_report -verbosereport -model inverse -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.verbose.rpt 
Command       syn_report done; 1.297 sec.
Execute       db_write -model inverse -f -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.adb 
Command       db_write done; 0.698 sec.
Execute       gen_tb_info inverse -p C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse 
Execute       export_constraint_db -f -tool general -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.constraint.tcl 
Execute       syn_report -designview -model inverse -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.design.xml 
Command       syn_report done; 0.276 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model inverse -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model inverse -o C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks inverse 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain inverse 
INFO-FLOW: Model list for RTL component generation: __hls_fptosi_double_ inverse
INFO-FLOW: Handling components in module [p_hls_fptosi_double_s] ... 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.compgen.tcl 
INFO-FLOW: Handling components in module [inverse] ... 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.tcl 
INFO-FLOW: Found component inverse_sdiv_32nsbkb.
INFO-FLOW: Append model inverse_sdiv_32nsbkb
INFO-FLOW: Found component inverse_mux_104_3cud.
INFO-FLOW: Append model inverse_mux_104_3cud
INFO-FLOW: Found component inverse_A_0.
INFO-FLOW: Append model inverse_A_0
INFO-FLOW: Found component inverse_aug_0.
INFO-FLOW: Append model inverse_aug_0
INFO-FLOW: Found component inverse_AXILiteS_s_axi.
INFO-FLOW: Append model inverse_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model p_hls_fptosi_double_s
INFO-FLOW: Append model inverse
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: inverse_sdiv_32nsbkb inverse_mux_104_3cud inverse_A_0 inverse_aug_0 inverse_AXILiteS_s_axi regslice_core p_hls_fptosi_double_s inverse
INFO-FLOW: To file: write model inverse_sdiv_32nsbkb
INFO-FLOW: To file: write model inverse_mux_104_3cud
INFO-FLOW: To file: write model inverse_A_0
INFO-FLOW: To file: write model inverse_aug_0
INFO-FLOW: To file: write model inverse_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model p_hls_fptosi_double_s
INFO-FLOW: To file: write model inverse
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model inverse -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 125.42 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.136 sec.
Command       ap_source done; 0.136 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.compgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.tcl 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'inverse_sdiv_32nsbkb_div'
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'inverse_A_0_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'inverse_aug_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute         source ./AXILiteS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.239 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.114 sec.
Command       ap_source done; 0.115 sec.
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=inverse xml_exists=0
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.rtl_wrap.cfg.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.rtl_wrap.cfg.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.rtl_wrap.cfg.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.compgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.compgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.tcl 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute         ap_family_info -name qzynquplus -data info -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.compgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.tcl 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.constraint.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=8 #gSsdmPorts=8
Execute       source C:/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.dataonly.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.dataonly.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.rtl_wrap.cfg.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.compgen.dataonly.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.constraint.tcl 
Execute       sc_get_clocks inverse 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data names -quiet 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info -quiet 
Execute       ap_family_info -name qzynquplus -data info -quiet 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/p_hls_fptosi_double_s.tbgen.tcl 
Execute       source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/inverse.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:44 . Memory (MB): peak = 966.387 ; gain = 871.520
INFO: [VHDL 208-304] Generating VHDL RTL for inverse.
INFO: [VLOG 209-307] Generating Verilog RTL for inverse.
Command     autosyn done; 16.22 sec.
Command   csynth_design done; 41.77 sec.
Command ap_source done; 43.788 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3 opened at Fri Aug 02 02:56:20 +1000 2024
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.113 sec.
Command     ap_source done; 0.113 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source C:/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xqzu5ev-ffrb900-1-i 
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data single -quiet 
Command       ap_part_info done; 1.718 sec.
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xqzu5ev:-ffrb900:-1-i 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xqzu5ev-ffrb900-1-i 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data resources 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute         config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute         ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.219 sec.
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xqzu5ev-ffrb900-1-i'
Execute       ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute       get_default_platform 
Command     set_part done; 2.236 sec.
Execute     ap_part_info -data single -name xqzu5ev-ffrb900-1-i 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data resources 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     config_chip_info -quiet -resource {SLICE 14640} {LUT 117120} {FF 234240} {DSP48E 1248} {BRAM 288} {URAM 64} 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=vhdl 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Command   open_solution done; 2.629 sec.
Execute   csim_design -quiet 
Execute     source C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug/solution3/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/gonin/Documents/cs4601/proj/invert_matrix/golden.dat 
Execute     is_xip C:/Users/gonin/Documents/cs4601/proj/invert_matrix/golden.dat 
Execute     is_encrypted C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug_test.cpp 
Execute     is_xip C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug_test.cpp 
Execute     is_encrypted C:/Users/gonin/Documents/cs4601/proj/invert_matrix/matrices.dat 
Execute     is_xip C:/Users/gonin/Documents/cs4601/proj/invert_matrix/matrices.dat 
Execute     is_encrypted C:/Users/gonin/Documents/cs4601/proj/invert_matrix/axi_stream.cpp 
Execute     is_xip C:/Users/gonin/Documents/cs4601/proj/invert_matrix/axi_stream.cpp 
Execute     is_encrypted C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug.cpp 
Execute     is_xip C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug.cpp 
Execute     is_encrypted C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug.h 
Execute     is_xip C:/Users/gonin/Documents/cs4601/proj/invert_matrix/inver_aug.h 
Execute     ap_part_info -name xqzu5ev-ffrb900-1-i -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.27 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.666 sec.
Command ap_source done; error code: 1; 9.306 sec.
Execute cleanup_all 
