# Reading C:/altera/81/modelsim_ae/tcl/vsim/pref.tcl 
# OpenFile {C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/vlsi681spring09/projects/LC3/modelsim.mpf} 
# Loading project modelsim
# reading C:\altera\81\modelsim_ae\win32aloem/../modelsim.ini
# Loading project LC3_Megan
# Compile of altera_mf.v was successful.
# Compile of ALU.v was successful.
# Compile of control.v was successful.
# Compile of Data.v was successful.
# Compile of DRAM.v was successful.
# Compile of Execution.v was successful.
# Compile of Instram.v was successful.
# Compile of Instruction_Fetch.v was successful.
# Compile of IRAM.v was successful.
# Compile of LC3.v was successful.
# Compile of LC3_old.v failed with 1 errors.
# Compile of RAM_instruction.v was successful.
# Compile of register_file.v was successful.
# Compile of Registers.v was successful.
# 14 compiles, 1 failed with 1 error. 
vsim work.LC3
# vsim work.LC3 
# Loading work.LC3
# Loading work.Registers
# Loading work.register_file
# Loading work.Instruction_Fetch
# Loading work.IRAM
# ** Warning: (vsim-WLF-5000) Waveform log file vsim.wlf currently in use.
# File in use by: Greg Mefford  Hostname: JETPACK-WINDOWS  ProcessID: 3772
#           Attempting to use alternate file "./wlftt5ymf2".
# ** Warning: (vsim-WLF-5001) Could not open waveform log file vsim.wlf.  Using ./wlftt5ymf2 instead.
# ** Warning: (vsim-WLF-5001) Could not open waveform log file vsim.wlf.  Using ./wlftt5ymf2 instead.
# [TSCALE] - Module 'IRAM' has a `timescale directive in effect, but previous modules do not.
#         Region: /LC3/instruction_fetch_inst/IRAM_inst
# Loading work.altsyncram
# Loading work.ALTERA_DEVICE_FAMILIES
# Loading work.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.Data
# ** Warning: (vsim-3009) [TSCALE] - Module 'Data' does not have a `timescale directive in effect, but previous modules do.
#         Region: /LC3/data_inst
# Loading work.DRAM
# Loading work.Execution
# ** Warning: (vsim-3009) [TSCALE] - Module 'Execution' does not have a `timescale directive in effect, but previous modules do.
#         Region: /LC3/execution_inst
# Loading work.ALU
# ** Warning: (vsim-3009) [TSCALE] - Module 'ALU' does not have a `timescale directive in effect, but previous modules do.
#         Region: /LC3/execution_inst/ALU_inst
# Loading work.control
# ** Warning: (vsim-3009) [TSCALE] - Module 'control' does not have a `timescale directive in effect, but previous modules do.
#         Region: /LC3/control_inst
add wave -r /*
# Load canceled
