
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 285.875 ; gain = 24.941
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 400.961 ; gain = 101.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'design_1' declared at 'E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'design_1' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-3491] module 'design_1_btn_debounce_0_0' declared at 'E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_btn_debounce_0_0_stub.vhdl:5' bound to instance 'btn_debounce_0' of component 'design_1_btn_debounce_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:74]
INFO: [Synth 8-638] synthesizing module 'design_1_btn_debounce_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_btn_debounce_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_clock_1Hz_0_0' declared at 'E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_clock_1Hz_0_0_stub.vhdl:5' bound to instance 'clock_1Hz_0' of component 'design_1_clock_1Hz_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:80]
INFO: [Synth 8-638] synthesizing module 'design_1_clock_1Hz_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_clock_1Hz_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_counter_0_0' declared at 'E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_counter_0_0_stub.vhdl:5' bound to instance 'counter_0' of component 'design_1_counter_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_seven_seg_display_0_0' declared at 'E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_seven_seg_display_0_0_stub.vhdl:5' bound to instance 'seven_seg_display_0' of component 'design_1_seven_seg_display_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:92]
INFO: [Synth 8-638] synthesizing module 'design_1_seven_seg_display_0_0' [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/.Xil/Vivado-29828-DESKTOP-EHFVCLS/realtime/design_1_seven_seg_display_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/synth/design_1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 455.633 ; gain = 156.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 455.633 ; gain = 156.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 455.633 ; gain = 156.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_seven_seg_display_0_0/design_1_seven_seg_display_0_0/design_1_seven_seg_display_0_0_in_context.xdc] for cell 'design_1_i/seven_seg_display_0'
Finished Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_seven_seg_display_0_0/design_1_seven_seg_display_0_0/design_1_seven_seg_display_0_0_in_context.xdc] for cell 'design_1_i/seven_seg_display_0'
Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_btn_debounce_0_0/design_1_btn_debounce_0_0/design_1_btn_debounce_0_0_in_context.xdc] for cell 'design_1_i/btn_debounce_0'
Finished Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_btn_debounce_0_0/design_1_btn_debounce_0_0/design_1_btn_debounce_0_0_in_context.xdc] for cell 'design_1_i/btn_debounce_0'
Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0/design_1_counter_0_0_in_context.xdc] for cell 'design_1_i/counter_0'
Finished Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0/design_1_counter_0_0_in_context.xdc] for cell 'design_1_i/counter_0'
Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_clock_1Hz_0_0/design_1_clock_1Hz_0_0/design_1_clock_1Hz_0_0_in_context.xdc] for cell 'design_1_i/clock_1Hz_0'
Finished Parsing XDC File [e:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/sources_1/bd/design_1/ip/design_1_clock_1Hz_0_0/design_1_clock_1Hz_0_0/design_1_clock_1Hz_0_0_in_context.xdc] for cell 'design_1_i/clock_1Hz_0'
Parsing XDC File [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/constrs_1/imports/Xilinx Projects/Basys3_Master.xdc]
Finished Parsing XDC File [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/constrs_1/imports/Xilinx Projects/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.srcs/constrs_1/imports/Xilinx Projects/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 712.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 712.730 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 712.730 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/seven_seg_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/btn_debounce_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_1Hz_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 712.730 ; gain = 413.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 712.730 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 712.730 ; gain = 413.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 754.430 ; gain = 455.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 754.430 ; gain = 455.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 754.430 ; gain = 455.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_btn_debounce_0_0      |         1|
|2     |design_1_clock_1Hz_0_0         |         1|
|3     |design_1_counter_0_0           |         1|
|4     |design_1_seven_seg_display_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_btn_debounce_0_0_bbox_0      |     1|
|2     |design_1_clock_1Hz_0_0_bbox_1         |     1|
|3     |design_1_counter_0_0_bbox_2           |     1|
|4     |design_1_seven_seg_display_0_0_bbox_3 |     1|
|5     |IBUF                                  |     2|
|6     |OBUF                                  |    11|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    42|
|2     |  design_1_i |design_1 |    29|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 755.816 ; gain = 199.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 755.816 ; gain = 456.566
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 776.824 ; gain = 490.949
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Documents/Xilinx Projects/basys3_7segdisplay/basys3_7segdisplay.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 777.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 23:39:40 2020...
