#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 12 14:13:03 2020
# Process ID: 6204
# Current directory: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2820 E:\Exercise\FPGA\v3edu\test13_tx_crc_oddr\design\gige_tx_frame.xpr
# Log file: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/vivado.log
# Journal file: E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.xpr
update_compile_order -fileset sources_1
add_files -norecurse E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci
export_ip_user_files -of_objects  [get_files  E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.CLKOUT1_JITTER {154.207} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips clk_125_gen]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci]
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -directory E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/new/crc32_d8_send_02.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1
file mkdir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1/new
close [ open E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1/new/top_pin.xdc w ]
add_files -fileset constrs_1 E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/constrs_1/new/top_pin.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll_clk_125 -dir e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {pll_clk_125} CONFIG.PRIM_IN_FREQ {50} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {20.000} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.CLKOUT1_JITTER {154.207} CONFIG.CLKOUT1_PHASE_ERROR {164.985}] [get_ips pll_clk_125]
generate_target {instantiation_template} [get_files e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci]
set_property generate_synth_checkpoint false [get_files  e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci]
generate_target all [get_files  e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci]
export_ip_user_files -of_objects [get_files e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/pll_clk_125/pll_clk_125.xci] -directory E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer} CONFIG.PRIM_IN_FREQ {125} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.000} CONFIG.MMCM_CLKIN2_PERIOD {10.000} CONFIG.CLKOUT1_JITTER {119.348} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_ips clk_125_gen]
generate_target all [get_files  E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci]
export_ip_user_files -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xci] -directory E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/sim_scripts -ip_user_files_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files -ipstatic_source_dir E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ProgramData/Xilinx/XLib10.7} {questa=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/questa} {riviera=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/riviera} {activehdl=E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/top_gige.bit} [get_hw_devices xc7a75t_0]
current_hw_device [get_hw_devices xc7a75t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a75t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/top_gige.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a75t_0]
set_property PROGRAM.FILE {E:/Exercise/FPGA/v3edu/test13_tx_crc_oddr/design/gige_tx_frame.runs/impl_1/top_gige.bit} [get_hw_devices xc7a75t_0]
program_hw_devices [get_hw_devices xc7a75t_0]
refresh_hw_device [lindex [get_hw_devices xc7a75t_0] 0]
close_hw
