# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5.srcs/sources_1/new/LED_Shifter.v" \
"../../../../Lab5.srcs/sources_1/new/LSFR.v" \
"../../../../Lab5.srcs/sources_1/new/Lab5.v" \
"../../../../Lab5.srcs/sources_1/new/StateLogic.v" \
"../../../../Lab5.srcs/sources_1/new/StateMachine.v" \
"../../../../Lab5.srcs/sources_1/new/countUD3L.v" \
"../../../../Lab5.srcs/sources_1/new/countUD5L.v" \
"../../../../Lab5.srcs/sources_1/new/counter4L.v" \
"../../../../Lab5.srcs/sources_1/new/hex7seg.v" \
"../../../../Lab5.srcs/sources_1/new/lab5_clks.v" \
"../../../../Lab5.srcs/sources_1/new/m8_1e.v" \
"../../../../Lab5.srcs/sources_1/new/ring.v" \
"../../../../Lab5.srcs/sources_1/new/selector.v" \
"../../../../Lab5.srcs/sources_1/new/time_counter.v" \
"../../../../Lab5.srcs/sim_1/imports/new/test_bench_Lab5.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
