<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Sdramc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">Sdramc Struct Reference<div class="ingroups"><a class="el" href="group__cpu__sam3x8e__definitions.html">SAM3X8E definitions</a> &raquo; <a class="el" href="group___s_a_m3_x8_e__cmsis.html">CMSIS Definitions</a> &raquo; <a class="el" href="group___s_a_m3_x_a___s_d_r_a_m_c.html">SDRAM Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> hardware registers.  
 <a href="struct_sdramc.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a72d58b7a582fc2e96e4e098846625293"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a72d58b7a582fc2e96e4e098846625293">SDRAMC_MR</a></td></tr>
<tr class="memdesc:a72d58b7a582fc2e96e4e098846625293"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x00) SDRAMC Mode Register  <a href="#a72d58b7a582fc2e96e4e098846625293">More...</a><br /></td></tr>
<tr class="separator:a72d58b7a582fc2e96e4e098846625293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a10c4497262c023abdb04b7f7a2e87c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a6a10c4497262c023abdb04b7f7a2e87c">SDRAMC_TR</a></td></tr>
<tr class="memdesc:a6a10c4497262c023abdb04b7f7a2e87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x04) SDRAMC Refresh Timer Register  <a href="#a6a10c4497262c023abdb04b7f7a2e87c">More...</a><br /></td></tr>
<tr class="separator:a6a10c4497262c023abdb04b7f7a2e87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571f5f22f21de1eb56e05d2c917a9d76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a571f5f22f21de1eb56e05d2c917a9d76">SDRAMC_CR</a></td></tr>
<tr class="memdesc:a571f5f22f21de1eb56e05d2c917a9d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x08) SDRAMC Configuration Register  <a href="#a571f5f22f21de1eb56e05d2c917a9d76">More...</a><br /></td></tr>
<tr class="separator:a571f5f22f21de1eb56e05d2c917a9d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4564f937e1c95d38b3a97bb289015cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a4564f937e1c95d38b3a97bb289015cf5">Reserved1</a> [1]</td></tr>
<tr class="separator:a4564f937e1c95d38b3a97bb289015cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42be366e402a15e173b2ff0258633f61"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a42be366e402a15e173b2ff0258633f61">SDRAMC_LPR</a></td></tr>
<tr class="memdesc:a42be366e402a15e173b2ff0258633f61"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x10) SDRAMC Low Power Register  <a href="#a42be366e402a15e173b2ff0258633f61">More...</a><br /></td></tr>
<tr class="separator:a42be366e402a15e173b2ff0258633f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366207fe46bc958f7261670cda504f51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a366207fe46bc958f7261670cda504f51">SDRAMC_IER</a></td></tr>
<tr class="memdesc:a366207fe46bc958f7261670cda504f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x14) SDRAMC Interrupt Enable Register  <a href="#a366207fe46bc958f7261670cda504f51">More...</a><br /></td></tr>
<tr class="separator:a366207fe46bc958f7261670cda504f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76d323ed1ef79a8bc091c8002fb65517"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a76d323ed1ef79a8bc091c8002fb65517">SDRAMC_IDR</a></td></tr>
<tr class="memdesc:a76d323ed1ef79a8bc091c8002fb65517"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x18) SDRAMC Interrupt Disable Register  <a href="#a76d323ed1ef79a8bc091c8002fb65517">More...</a><br /></td></tr>
<tr class="separator:a76d323ed1ef79a8bc091c8002fb65517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea46a142c65cf683dedcb3d79b66ef36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#aea46a142c65cf683dedcb3d79b66ef36">SDRAMC_IMR</a></td></tr>
<tr class="memdesc:aea46a142c65cf683dedcb3d79b66ef36"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x1C) SDRAMC Interrupt Mask Register  <a href="#aea46a142c65cf683dedcb3d79b66ef36">More...</a><br /></td></tr>
<tr class="separator:aea46a142c65cf683dedcb3d79b66ef36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1867b89dfdccf63c0c3f189613c24370"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a1867b89dfdccf63c0c3f189613c24370">SDRAMC_ISR</a></td></tr>
<tr class="memdesc:a1867b89dfdccf63c0c3f189613c24370"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x20) SDRAMC Interrupt Status Register  <a href="#a1867b89dfdccf63c0c3f189613c24370">More...</a><br /></td></tr>
<tr class="separator:a1867b89dfdccf63c0c3f189613c24370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b2d784450df1a7878651edf14f8e3ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a4b2d784450df1a7878651edf14f8e3ab">SDRAMC_MDR</a></td></tr>
<tr class="memdesc:a4b2d784450df1a7878651edf14f8e3ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x24) SDRAMC Memory Device Register  <a href="#a4b2d784450df1a7878651edf14f8e3ab">More...</a><br /></td></tr>
<tr class="separator:a4b2d784450df1a7878651edf14f8e3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b42f194d092429a24a93691ccfc4596"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a1b42f194d092429a24a93691ccfc4596">SDRAMC_CR1</a></td></tr>
<tr class="memdesc:a1b42f194d092429a24a93691ccfc4596"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x28) SDRAMC Configuration Register 1  <a href="#a1b42f194d092429a24a93691ccfc4596">More...</a><br /></td></tr>
<tr class="separator:a1b42f194d092429a24a93691ccfc4596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca97bb61660695e8f51db7903a66817"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_sdramc.html#a5ca97bb61660695e8f51db7903a66817">SDRAMC_OCMS</a></td></tr>
<tr class="memdesc:a5ca97bb61660695e8f51db7903a66817"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x2C) SDRAMC OCMS Register 1  <a href="#a5ca97bb61660695e8f51db7903a66817">More...</a><br /></td></tr>
<tr class="separator:a5ca97bb61660695e8f51db7903a66817"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00046">46</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4564f937e1c95d38b3a97bb289015cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4564f937e1c95d38b3a97bb289015cf5">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00050">50</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a571f5f22f21de1eb56e05d2c917a9d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a571f5f22f21de1eb56e05d2c917a9d76">&#9670;&nbsp;</a></span>SDRAMC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x08) SDRAMC Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00049">49</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a1b42f194d092429a24a93691ccfc4596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b42f194d092429a24a93691ccfc4596">&#9670;&nbsp;</a></span>SDRAMC_CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x28) SDRAMC Configuration Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00057">57</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a76d323ed1ef79a8bc091c8002fb65517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76d323ed1ef79a8bc091c8002fb65517">&#9670;&nbsp;</a></span>SDRAMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SDRAMC_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x18) SDRAMC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00053">53</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a366207fe46bc958f7261670cda504f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366207fe46bc958f7261670cda504f51">&#9670;&nbsp;</a></span>SDRAMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> SDRAMC_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x14) SDRAMC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00052">52</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="aea46a142c65cf683dedcb3d79b66ef36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea46a142c65cf683dedcb3d79b66ef36">&#9670;&nbsp;</a></span>SDRAMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SDRAMC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x1C) SDRAMC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00054">54</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a1867b89dfdccf63c0c3f189613c24370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1867b89dfdccf63c0c3f189613c24370">&#9670;&nbsp;</a></span>SDRAMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> SDRAMC_ISR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x20) SDRAMC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00055">55</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a42be366e402a15e173b2ff0258633f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42be366e402a15e173b2ff0258633f61">&#9670;&nbsp;</a></span>SDRAMC_LPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_LPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x10) SDRAMC Low Power Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00051">51</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a4b2d784450df1a7878651edf14f8e3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b2d784450df1a7878651edf14f8e3ab">&#9670;&nbsp;</a></span>SDRAMC_MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_MDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x24) SDRAMC Memory Device Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00056">56</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a72d58b7a582fc2e96e4e098846625293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d58b7a582fc2e96e4e098846625293">&#9670;&nbsp;</a></span>SDRAMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x00) SDRAMC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00047">47</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a5ca97bb61660695e8f51db7903a66817"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca97bb61660695e8f51db7903a66817">&#9670;&nbsp;</a></span>SDRAMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_OCMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x2C) SDRAMC OCMS Register 1 </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00058">58</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<a id="a6a10c4497262c023abdb04b7f7a2e87c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a10c4497262c023abdb04b7f7a2e87c">&#9670;&nbsp;</a></span>SDRAMC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> SDRAMC_TR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_sdramc.html" title="Sdramc hardware registers. ">Sdramc</a> Offset: 0x04) SDRAMC Refresh Timer Register </p>

<p class="definition">Definition at line <a class="el" href="component__sdramc_8h_source.html#l00048">48</a> of file <a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>cpu/sam3/include/sam3x8e/component/<a class="el" href="component__sdramc_8h_source.html">component_sdramc.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
