{"vcs1":{"timestamp_begin":1747553005.727318903, "rt":9.69, "ut":9.80, "st":0.69}}
{"vcselab":{"timestamp_begin":1747553015.496801300, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747553015.936705535, "rt":0.43, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747553005.078347762}
{"VCS_COMP_START_TIME": 1747553005.078347762}
{"VCS_COMP_END_TIME": 1747553016.508331476}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486908}}
{"vcselab": {"peak_mem": 183884}}
