var group__CM3__nvic__isrprototypes__STM32G4 =
[
    [ "adc12_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga403607b14cc242e3f782e502e359fecf", null ],
    [ "adc3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaf1a93ff0dec9ed4a416cfd8d2f67bfcc", null ],
    [ "adc4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga5af2cc7e0ac49ac04b1f779b33617505", null ],
    [ "adc5_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga13b2dafcc106b4bbf1d697730e0d0f35", null ],
    [ "aes_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga2c59a8c997db8921554f131aaa61b030", null ],
    [ "comp123_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga036e3912232b761fcbe0d1889f294e34", null ],
    [ "comp456_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga34150fea78f8bc8cd29d4ddeac04224b", null ],
    [ "comp7_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga33a318d1a24b73d2e2a6921f1a02668d", null ],
    [ "cordic_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8faed433722869249e31ad868409b4eb", null ],
    [ "crs_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga83406def90f19d94415f1646a04966b1", null ],
    [ "dma1_channel1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8e3d66f43880efbd56cc2f68347b9b19", null ],
    [ "dma1_channel2_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gacd9d029906e9ca7ca590bf6766de6368", null ],
    [ "dma1_channel3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga6abe8340eace6d5c19e4f722cd290a0a", null ],
    [ "dma1_channel4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gac13fd4f156b4a88afac6d174103a88a8", null ],
    [ "dma1_channel5_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gad26a5c303d0c6a60f586099c85109e9d", null ],
    [ "dma1_channel6_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga738b3ddc3cd02e0f14788bfb185a1010", null ],
    [ "dma1_channel7_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8b98ff1efb5e51db05a1ffb8b355f83b", null ],
    [ "dma1_channel8_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga1b4148758116af7405210490d28ea8c8", null ],
    [ "dma2_channel1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga2ed33a829d80508c811ad7b38fd1f4a1", null ],
    [ "dma2_channel2_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga790d44453472c9b63d20f315425b4e37", null ],
    [ "dma2_channel3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga9c722bc875121977db51044f3040d746", null ],
    [ "dma2_channel4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga9329f33b4ab95243ea32475a4b31db64", null ],
    [ "dma2_channel5_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gae882da43ec0e5ec68f37bf3b20ee1040", null ],
    [ "dma2_channel6_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaf292509d3566837f1277962806fe790d", null ],
    [ "dma2_channel7_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga14e6f69bccc5d7ac134ab8fda90d8785", null ],
    [ "dma2_channel8_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga07688d652d7ac54dc789ab49f8d9f3c9", null ],
    [ "dmamux_ovr_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga4b82e1a80f441d20033a729fd7597173", null ],
    [ "exti0_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga812391a9aac54d1dcbb95da063404d66", null ],
    [ "exti15_10_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8aaa57c7903131c1c86605393bb4654e", null ],
    [ "exti1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gad2a66accb0f127a1bf65450e15531eb4", null ],
    [ "exti2_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga40747dba0f93159403e51109a87575fd", null ],
    [ "exti3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga7a1c1434b6de8024da320d73003b7ee5", null ],
    [ "exti4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gad67306a2531c4229d9e30c9f36807f2e", null ],
    [ "exti9_5_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gac033acbc708beb196e46622d95d450c5", null ],
    [ "fdcan1_intr0_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga125bf24cce48a46e11580e726b7830fe", null ],
    [ "fdcan1_intr1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga694a0f9b2385e1b6d59c7f203d96b6ef", null ],
    [ "fdcan2_intr0_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga46b69aa6c61bfa18d5504783e577064c", null ],
    [ "fdcan2_intr1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga87e46d3c8abebcb390056e08f2a5b316", null ],
    [ "fdcan3_intr0_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga7c90e68753fd1f2ad97698e72df83408", null ],
    [ "fdcan3_intr1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaf94b0dc665cfa70afc0e81c2bd4498d8", null ],
    [ "flash_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga57a0886a4249e72421cb4307e96cff14", null ],
    [ "fmac_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gae59bc7c841bf37a2202f78671179e088", null ],
    [ "fpu_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga3fd530618387996caa72f2f60e906924", null ],
    [ "fsmc_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga1337ff27a286c43dd52d89c36da1a038", null ],
    [ "hrtim_fault_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga2270bdb8529911855ca03380797e2248", null ],
    [ "hrtim_master_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaebd945c9ef1d9959bcf23dc1cea41080", null ],
    [ "hrtim_tima_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga7414483a9007eaa47f12f09d9fd4c45f", null ],
    [ "hrtim_timb_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga02c68a76a9c9dabcbaefe3e43c211f0c", null ],
    [ "hrtim_timc_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga898ac50ac48fe9349bdc5523fcf43fdd", null ],
    [ "hrtim_timd_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga94d2b1d1acd087465772a3c51010e377", null ],
    [ "hrtim_time_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga5c51ba808fadc70c2ef87bbfbe8337a2", null ],
    [ "hrtim_timf_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga65c6ee1a853cf594ce893c1c976185f7", null ],
    [ "i2c1_er_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga33df19c3179deebb8a95f198327301d2", null ],
    [ "i2c1_ev_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga1eaa501af0096ca812555c313f4f5e06", null ],
    [ "i2c2_er_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga3df7b2279162375f9355501159318219", null ],
    [ "i2c2_ev_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga4726628e112ba3553143c4aa566ced92", null ],
    [ "i2c3_er_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gafe17d1891f7557c0e60447a78df456f3", null ],
    [ "i2c3_ev_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga625efbb537a0c7626717774c633b8af0", null ],
    [ "i2c4_er_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga0e4163f7a8ebe53dbbb178150d8cc5db", null ],
    [ "i2c4_ev_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gabca2d7a3b8f51c8f39529d44b9016073", null ],
    [ "lptim1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga0c896b50feb2003e263d9f7e9f910b43", null ],
    [ "lpuart_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga791401f866117d4b71378a63129af280", null ],
    [ "pvd_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga74517c8242e1c45f17d53aee893f22a8", null ],
    [ "quadspi_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga0fa04098a9a3fca75244cb998c4866b5", null ],
    [ "rcc_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga46cfe75cf23f4770de16193710b7d9ae", null ],
    [ "rng_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gad010cb5fd7160cf0be4ae65fcec0a16c", null ],
    [ "rtc_alarm_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga911a311201de8651cfde05278a91a48f", null ],
    [ "rtc_tamp_css_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga83e1cccda0744902a181ca83be4e0019", null ],
    [ "rtc_wkup_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaee9def8e4b62a49b3429d7483747380c", null ],
    [ "sai_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8cb516e1d26f301a4a097466c4977161", null ],
    [ "spi1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaeed57d7878fa52bd54739063b63870d4", null ],
    [ "spi2_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga9fde28b9c0a8bea675adafbc14c0fd3d", null ],
    [ "spi3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8c6389d99b643bc056702be69de8beee", null ],
    [ "spi4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga5c358a7faf38622d8e2c853ffa6e116e", null ],
    [ "tim1_brk_tim15_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga8d1c8422e21a28a60783a3759bef0538", null ],
    [ "tim1_cc_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga72b6081002378b87da86773dd7a53bd9", null ],
    [ "tim1_trg_tim17_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga74022035a90e7304a25bc6a415ba29aa", null ],
    [ "tim1_up_tim16_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga65534cc7adc33816b736d2d0d56e7b07", null ],
    [ "tim20_brk_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga6bb094efc8f352430498ee518afa041b", null ],
    [ "tim20_cc_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga45519408bc38ddef5d5ed534035e2c6e", null ],
    [ "tim20_trg_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gade49d2fd0545f5fbf01e0e8d085b6138", null ],
    [ "tim20_up_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaab9976997cf8e0740b44274a95b0f01c", null ],
    [ "tim2_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga2a951a29ef97943a27eb1e25228c635c", null ],
    [ "tim3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaae29a8980d4390308e7010de9c992080", null ],
    [ "tim4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaef2ea50dc3170bfa3cda8f58bd8255f9", null ],
    [ "tim5_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga012f568225be400067e13945611ad2a1", null ],
    [ "tim6_dac13under_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gac661c9333312b1ac83f2992ad31b9e63", null ],
    [ "tim7_dac24under_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaef86b618c8ac35268952b6b755e3cbc0", null ],
    [ "tim8_brk_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gab998950d3357b399dd188de94a8e1080", null ],
    [ "tim8_cc_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga6d0f7d871668ebd0f25563d3c2dbdad5", null ],
    [ "tim8_trg_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#gaa575f55ff965f4c1c5e811bfbaef8795", null ],
    [ "tim8_up_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga522607e1f820fa23c302451a899425c0", null ],
    [ "uart4_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga631adf9451597b6c4d69ac367277771c", null ],
    [ "uart5_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga2b5b37b7707e6e1ae701dbc166cf7ccb", null ],
    [ "ucpd1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga44edef4a31f9d729cbd409c4ccac4401", null ],
    [ "usart1_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga7b98b3bc83ff519a8840f2c49e523897", null ],
    [ "usart2_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga4ef5b9c30c57ea631c43778171dd0908", null ],
    [ "usart3_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga2d32597d2813b95206c561f70277088a", null ],
    [ "usb_hp_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga0ef0d575c8b22091e80c96dab2b2fc96", null ],
    [ "usb_lp_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga39b4398b72c5b3697cb233395115782c", null ],
    [ "usb_wakeup_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga306731fe679016229c48634eec2d6107", null ],
    [ "wwdg_isr", "group__CM3__nvic__isrprototypes__STM32G4.html#ga4f5e1b72720bea15967169a87ceadf5c", null ]
];