

================================================================
== Vitis HLS Report for 'stencil_2d'
================================================================
* Date:           Wed Mar 29 23:43:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.657 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3930|     3930|  19.650 us|  19.650 us|  3931|  3931|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_loc = alloca i64 1"   --->   Operation 9 'alloca' 'add21_lcssa_lcssa_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%filter_addr = getelementptr i32 %filter, i64 0, i64 0" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 10 'getelementptr' 'filter_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.67ns)   --->   "%filter_load = load i4 %filter_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 11 'load' 'filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 12 [1/2] (0.67ns)   --->   "%filter_load = load i4 %filter_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 12 'load' 'filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%filter_addr_1 = getelementptr i32 %filter, i64 0, i64 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 13 'getelementptr' 'filter_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.67ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 14 'load' 'filter_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%filter_addr_2 = getelementptr i32 %filter, i64 0, i64 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 15 'getelementptr' 'filter_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (0.67ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 16 'load' 'filter_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 17 [1/2] (0.67ns)   --->   "%filter_load_1 = load i4 %filter_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 17 'load' 'filter_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 18 [1/2] (0.67ns)   --->   "%filter_load_2 = load i4 %filter_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 18 'load' 'filter_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%filter_addr_3 = getelementptr i32 %filter, i64 0, i64 3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 19 'getelementptr' 'filter_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [2/2] (0.67ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 20 'load' 'filter_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%filter_addr_4 = getelementptr i32 %filter, i64 0, i64 4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 21 'getelementptr' 'filter_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (0.67ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 22 'load' 'filter_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 23 [1/2] (0.67ns)   --->   "%filter_load_3 = load i4 %filter_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 23 'load' 'filter_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 24 [1/2] (0.67ns)   --->   "%filter_load_4 = load i4 %filter_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 24 'load' 'filter_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%filter_addr_5 = getelementptr i32 %filter, i64 0, i64 5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 25 'getelementptr' 'filter_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [2/2] (0.67ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 26 'load' 'filter_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%filter_addr_6 = getelementptr i32 %filter, i64 0, i64 6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 27 'getelementptr' 'filter_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [2/2] (0.67ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 28 'load' 'filter_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 29 [1/2] (0.67ns)   --->   "%filter_load_5 = load i4 %filter_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 29 'load' 'filter_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 30 [1/2] (0.67ns)   --->   "%filter_load_6 = load i4 %filter_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 30 'load' 'filter_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%filter_addr_7 = getelementptr i32 %filter, i64 0, i64 7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 31 'getelementptr' 'filter_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.67ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 32 'load' 'filter_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%filter_addr_8 = getelementptr i32 %filter, i64 0, i64 8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 33 'getelementptr' 'filter_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.67ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 34 'load' 'filter_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 35 [1/2] (0.67ns)   --->   "%filter_load_7 = load i4 %filter_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 35 'load' 'filter_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 36 [1/2] (0.67ns)   --->   "%filter_load_8 = load i4 %filter_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 36 'load' 'filter_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln17 = call void @stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol, i32 %add21_lcssa_lcssa_phi_loc" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 37 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln17 = call void @stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2, i32 %orig, i32 %filter_load, i32 %filter_load_1, i32 %filter_load_2, i32 %filter_load_3, i32 %filter_load_4, i32 %filter_load_5, i32 %filter_load_6, i32 %filter_load_7, i32 %filter_load_8, i32 %sol, i32 %add21_lcssa_lcssa_phi_loc" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 38 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:3]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %orig"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sol"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %filter"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_loc_load = load i32 %add21_lcssa_lcssa_phi_loc"   --->   Operation 47 'load' 'add21_lcssa_lcssa_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln26 = ret i32 %add21_lcssa_lcssa_phi_loc_load" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:26]   --->   Operation 48 'ret' 'ret_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('filter_addr', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) [13]  (0 ns)
	'load' operation ('filter_load', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'filter' [14]  (0.677 ns)

 <State 2>: 0.677ns
The critical path consists of the following:
	'load' operation ('filter_load', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'filter' [14]  (0.677 ns)

 <State 3>: 0.677ns
The critical path consists of the following:
	'load' operation ('filter_load_1', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'filter' [16]  (0.677 ns)

 <State 4>: 0.677ns
The critical path consists of the following:
	'load' operation ('filter_load_3', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'filter' [20]  (0.677 ns)

 <State 5>: 0.677ns
The critical path consists of the following:
	'load' operation ('filter_load_5', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'filter' [24]  (0.677 ns)

 <State 6>: 0.677ns
The critical path consists of the following:
	'load' operation ('filter_load_7', ../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17) on array 'filter' [28]  (0.677 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
