<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › bcm63xx › cpu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>cpu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2008 Maxime Bizon &lt;mbizon@freebox.fr&gt;</span>
<span class="cm"> * Copyright (C) 2009 Florian Fainelli &lt;florian@openwrt.org&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-info.h&gt;</span>
<span class="cp">#include &lt;asm/mipsregs.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_cpu.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_regs.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_io.h&gt;</span>
<span class="cp">#include &lt;bcm63xx_irq.h&gt;</span>

<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">bcm63xx_regs_base</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">bcm63xx_regs_base</span><span class="p">);</span>

<span class="k">const</span> <span class="kt">int</span> <span class="o">*</span><span class="n">bcm63xx_irqs</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">bcm63xx_irqs</span><span class="p">);</span>

<span class="k">static</span> <span class="n">u16</span> <span class="n">bcm63xx_cpu_id</span><span class="p">;</span>
<span class="k">static</span> <span class="n">u16</span> <span class="n">bcm63xx_cpu_rev</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bcm63xx_cpu_freq</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bcm63xx_memory_size</span><span class="p">;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcm6338_regs_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_REGS_TABLE</span><span class="p">(</span><span class="mi">6338</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">bcm6338_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_IRQ_TABLE</span><span class="p">(</span><span class="mi">6338</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcm6345_regs_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_REGS_TABLE</span><span class="p">(</span><span class="mi">6345</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">bcm6345_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_IRQ_TABLE</span><span class="p">(</span><span class="mi">6345</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcm6348_regs_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_REGS_TABLE</span><span class="p">(</span><span class="mi">6348</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">bcm6348_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_IRQ_TABLE</span><span class="p">(</span><span class="mi">6348</span><span class="p">)</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcm6358_regs_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_REGS_TABLE</span><span class="p">(</span><span class="mi">6358</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">bcm6358_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_IRQ_TABLE</span><span class="p">(</span><span class="mi">6358</span><span class="p">)</span>

<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcm6368_regs_base</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_REGS_TABLE</span><span class="p">(</span><span class="mi">6368</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">int</span> <span class="n">bcm6368_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">__GEN_CPU_IRQ_TABLE</span><span class="p">(</span><span class="mi">6368</span><span class="p">)</span>

<span class="p">};</span>

<span class="n">u16</span> <span class="nf">__bcm63xx_get_cpu_id</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bcm63xx_cpu_id</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">__bcm63xx_get_cpu_id</span><span class="p">);</span>

<span class="n">u16</span> <span class="nf">bcm63xx_get_cpu_rev</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bcm63xx_cpu_rev</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">bcm63xx_get_cpu_rev</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">bcm63xx_get_cpu_freq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bcm63xx_cpu_freq</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">bcm63xx_get_memory_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">bcm63xx_memory_size</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">detect_cpu_clock</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">bcm63xx_get_cpu_id</span><span class="p">())</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">BCM6338_CPU_ID</span>:
		<span class="cm">/* BCM6338 has a fixed 240 Mhz frequency */</span>
		<span class="k">return</span> <span class="mi">240000000</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">BCM6345_CPU_ID</span>:
		<span class="cm">/* BCM6345 has a fixed 140Mhz frequency */</span>
		<span class="k">return</span> <span class="mi">140000000</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">BCM6348_CPU_ID</span>:
	<span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">n1</span><span class="p">,</span> <span class="n">n2</span><span class="p">,</span> <span class="n">m1</span><span class="p">;</span>

		<span class="cm">/* 16MHz * (N1 + 1) * (N2 + 2) / (M1_CPU + 1) */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcm_perf_readl</span><span class="p">(</span><span class="n">PERF_MIPSPLLCTL_REG</span><span class="p">);</span>
		<span class="n">n1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">MIPSPLLCTL_N1_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MIPSPLLCTL_N1_SHIFT</span><span class="p">;</span>
		<span class="n">n2</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">MIPSPLLCTL_N2_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MIPSPLLCTL_N2_SHIFT</span><span class="p">;</span>
		<span class="n">m1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">MIPSPLLCTL_M1CPU_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MIPSPLLCTL_M1CPU_SHIFT</span><span class="p">;</span>
		<span class="n">n1</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">n2</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">m1</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000000</span> <span class="o">*</span> <span class="n">n1</span> <span class="o">*</span> <span class="n">n2</span><span class="p">)</span> <span class="o">/</span> <span class="n">m1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">BCM6358_CPU_ID</span>:
	<span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">n1</span><span class="p">,</span> <span class="n">n2</span><span class="p">,</span> <span class="n">m1</span><span class="p">;</span>

		<span class="cm">/* 16MHz * N1 * N2 / M1_CPU */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcm_ddr_readl</span><span class="p">(</span><span class="n">DDR_DMIPSPLLCFG_REG</span><span class="p">);</span>
		<span class="n">n1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLCFG_N1_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMIPSPLLCFG_N1_SHIFT</span><span class="p">;</span>
		<span class="n">n2</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLCFG_N2_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMIPSPLLCFG_N2_SHIFT</span><span class="p">;</span>
		<span class="n">m1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLCFG_M1_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DMIPSPLLCFG_M1_SHIFT</span><span class="p">;</span>
		<span class="k">return</span> <span class="p">(</span><span class="mi">16</span> <span class="o">*</span> <span class="mi">1000000</span> <span class="o">*</span> <span class="n">n1</span> <span class="o">*</span> <span class="n">n2</span><span class="p">)</span> <span class="o">/</span> <span class="n">m1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">case</span> <span class="n">BCM6368_CPU_ID</span>:
	<span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">p1</span><span class="p">,</span> <span class="n">p2</span><span class="p">,</span> <span class="n">ndiv</span><span class="p">,</span> <span class="n">m1</span><span class="p">;</span>

		<span class="cm">/* (64MHz / P1) * P2 * NDIV / M1_CPU */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcm_ddr_readl</span><span class="p">(</span><span class="n">DDR_DMIPSPLLCFG_6368_REG</span><span class="p">);</span>

		<span class="n">p1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLCFG_6368_P1_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">DMIPSPLLCFG_6368_P1_SHIFT</span><span class="p">;</span>

		<span class="n">p2</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLCFG_6368_P2_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">DMIPSPLLCFG_6368_P2_SHIFT</span><span class="p">;</span>

		<span class="n">ndiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLCFG_6368_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">DMIPSPLLCFG_6368_NDIV_SHIFT</span><span class="p">;</span>

		<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcm_ddr_readl</span><span class="p">(</span><span class="n">DDR_DMIPSPLLDIV_6368_REG</span><span class="p">);</span>
		<span class="n">m1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">DMIPSPLLDIV_6368_MDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">DMIPSPLLDIV_6368_MDIV_SHIFT</span><span class="p">;</span>

		<span class="k">return</span> <span class="p">(((</span><span class="mi">64</span> <span class="o">*</span> <span class="mi">1000000</span><span class="p">)</span> <span class="o">/</span> <span class="n">p1</span><span class="p">)</span> <span class="o">*</span> <span class="n">p2</span> <span class="o">*</span> <span class="n">ndiv</span><span class="p">)</span> <span class="o">/</span> <span class="n">m1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * attempt to detect the amount of memory installed</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">detect_memory_size</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cols</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">rows</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">is_32bits</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">banks</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6345</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">bcm_sdram_readl</span><span class="p">(</span><span class="n">SDRAM_MBASE_REG</span><span class="p">);</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">val</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6338</span><span class="p">()</span> <span class="o">||</span> <span class="n">BCMCPU_IS_6348</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">bcm_sdram_readl</span><span class="p">(</span><span class="n">SDRAM_CFG_REG</span><span class="p">);</span>
		<span class="n">rows</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">SDRAM_CFG_ROW_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">SDRAM_CFG_ROW_SHIFT</span><span class="p">;</span>
		<span class="n">cols</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">SDRAM_CFG_COL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">SDRAM_CFG_COL_SHIFT</span><span class="p">;</span>
		<span class="n">is_32bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">SDRAM_CFG_32B_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">banks</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">SDRAM_CFG_BANK_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">BCMCPU_IS_6358</span><span class="p">()</span> <span class="o">||</span> <span class="n">BCMCPU_IS_6368</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">bcm_memc_readl</span><span class="p">(</span><span class="n">MEMC_CFG_REG</span><span class="p">);</span>
		<span class="n">rows</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MEMC_CFG_ROW_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MEMC_CFG_ROW_SHIFT</span><span class="p">;</span>
		<span class="n">cols</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MEMC_CFG_COL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">MEMC_CFG_COL_SHIFT</span><span class="p">;</span>
		<span class="n">is_32bits</span> <span class="o">=</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">MEMC_CFG_32B_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">banks</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* 0 =&gt; 11 address bits ... 2 =&gt; 13 address bits */</span>
	<span class="n">rows</span> <span class="o">+=</span> <span class="mi">11</span><span class="p">;</span>

	<span class="cm">/* 0 =&gt; 8 address bits ... 2 =&gt; 10 address bits */</span>
	<span class="n">cols</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cols</span> <span class="o">+</span> <span class="n">rows</span> <span class="o">+</span> <span class="p">(</span><span class="n">is_32bits</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="n">banks</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">bcm63xx_cpu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">expected_cpu_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cpuinfo_mips</span> <span class="o">*</span><span class="n">c</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">current_cpu_data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="cm">/* soc registers location depends on cpu type */</span>
	<span class="n">expected_cpu_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">cputype</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CPU_BMIPS3300</span>:
		<span class="k">if</span> <span class="p">((</span><span class="n">read_c0_prid</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xff00</span><span class="p">)</span> <span class="o">==</span> <span class="n">PRID_IMP_BMIPS3300_ALT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">expected_cpu_id</span> <span class="o">=</span> <span class="n">BCM6348_CPU_ID</span><span class="p">;</span>
			<span class="n">bcm63xx_regs_base</span> <span class="o">=</span> <span class="n">bcm6348_regs_base</span><span class="p">;</span>
			<span class="n">bcm63xx_irqs</span> <span class="o">=</span> <span class="n">bcm6348_irqs</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">__cpu_name</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span> <span class="o">=</span> <span class="s">&quot;Broadcom BCM6338&quot;</span><span class="p">;</span>
			<span class="n">expected_cpu_id</span> <span class="o">=</span> <span class="n">BCM6338_CPU_ID</span><span class="p">;</span>
			<span class="n">bcm63xx_regs_base</span> <span class="o">=</span> <span class="n">bcm6338_regs_base</span><span class="p">;</span>
			<span class="n">bcm63xx_irqs</span> <span class="o">=</span> <span class="n">bcm6338_irqs</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_BMIPS32</span>:
		<span class="n">expected_cpu_id</span> <span class="o">=</span> <span class="n">BCM6345_CPU_ID</span><span class="p">;</span>
		<span class="n">bcm63xx_regs_base</span> <span class="o">=</span> <span class="n">bcm6345_regs_base</span><span class="p">;</span>
		<span class="n">bcm63xx_irqs</span> <span class="o">=</span> <span class="n">bcm6345_irqs</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CPU_BMIPS4350</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">read_c0_prid</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xf0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x10</span>:
			<span class="n">expected_cpu_id</span> <span class="o">=</span> <span class="n">BCM6358_CPU_ID</span><span class="p">;</span>
			<span class="n">bcm63xx_regs_base</span> <span class="o">=</span> <span class="n">bcm6358_regs_base</span><span class="p">;</span>
			<span class="n">bcm63xx_irqs</span> <span class="o">=</span> <span class="n">bcm6358_irqs</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x30</span>:
			<span class="n">expected_cpu_id</span> <span class="o">=</span> <span class="n">BCM6368_CPU_ID</span><span class="p">;</span>
			<span class="n">bcm63xx_regs_base</span> <span class="o">=</span> <span class="n">bcm6368_regs_base</span><span class="p">;</span>
			<span class="n">bcm63xx_irqs</span> <span class="o">=</span> <span class="n">bcm6368_irqs</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * really early to panic, but delaying panic would not help since we</span>
<span class="cm">	 * will never get any working console</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">expected_cpu_id</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;unsupported Broadcom CPU&quot;</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * bcm63xx_regs_base is set, we can access soc registers</span>
<span class="cm">	 */</span>

	<span class="cm">/* double check CPU type */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcm_perf_readl</span><span class="p">(</span><span class="n">PERF_REV_REG</span><span class="p">);</span>
	<span class="n">bcm63xx_cpu_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">REV_CHIPID_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">REV_CHIPID_SHIFT</span><span class="p">;</span>
	<span class="n">bcm63xx_cpu_rev</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">REV_REVID_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">REV_REVID_SHIFT</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bcm63xx_cpu_id</span> <span class="o">!=</span> <span class="n">expected_cpu_id</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;bcm63xx CPU id mismatch&quot;</span><span class="p">);</span>

	<span class="n">bcm63xx_cpu_freq</span> <span class="o">=</span> <span class="n">detect_cpu_clock</span><span class="p">();</span>
	<span class="n">bcm63xx_memory_size</span> <span class="o">=</span> <span class="n">detect_memory_size</span><span class="p">();</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;Detected Broadcom 0x%04x CPU revision %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">bcm63xx_cpu_id</span><span class="p">,</span> <span class="n">bcm63xx_cpu_rev</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;CPU frequency is %u MHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">bcm63xx_cpu_freq</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;%uMB of RAM installed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">bcm63xx_memory_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
