macro boolean state_equivalence := 
  mem1/a_addr == mem2/a_addr &&
  mem1/a_param == mem2/a_param &&
  mem1/a_size == mem2/a_size &&
  mem1/a_size_2 == mem2/a_size_2 &&
  mem1/a_source == mem2/a_source &&
  mem1/c_size == mem2/c_size &&
  mem1/c_source == mem2/c_source &&
  mem1/counter == mem2/counter &&
  mem1/state == mem2/state &&
  soc1/buffer/Queue/_T == soc2/buffer/Queue/_T &&
  soc1/buffer/Queue/_T_1 == soc2/buffer/Queue/_T_1 &&
  soc1/buffer/Queue/maybe_full == soc2/buffer/Queue/maybe_full &&
  soc1/buffer/Queue/ram_address == soc2/buffer/Queue/ram_address &&
  soc1/buffer/Queue/ram_corrupt == soc2/buffer/Queue/ram_corrupt &&
  soc1/buffer/Queue/ram_data == soc2/buffer/Queue/ram_data &&
  soc1/buffer/Queue/ram_mask == soc2/buffer/Queue/ram_mask &&
  soc1/buffer/Queue/ram_opcode == soc2/buffer/Queue/ram_opcode &&
  soc1/buffer/Queue/ram_param == soc2/buffer/Queue/ram_param &&
  soc1/buffer/Queue/ram_size == soc2/buffer/Queue/ram_size &&
  soc1/buffer/Queue/ram_source == soc2/buffer/Queue/ram_source &&
  soc1/buffer/Queue_1/_T == soc2/buffer/Queue_1/_T &&
  soc1/buffer/Queue_1/_T_1 == soc2/buffer/Queue_1/_T_1 &&
  soc1/buffer/Queue_1/maybe_full == soc2/buffer/Queue_1/maybe_full &&
  soc1/buffer/Queue_1/ram_corrupt == soc2/buffer/Queue_1/ram_corrupt &&
  soc1/buffer/Queue_1/ram_data == soc2/buffer/Queue_1/ram_data &&
  soc1/buffer/Queue_1/ram_denied == soc2/buffer/Queue_1/ram_denied &&
  soc1/buffer/Queue_1/ram_opcode == soc2/buffer/Queue_1/ram_opcode &&
  soc1/buffer/Queue_1/ram_param == soc2/buffer/Queue_1/ram_param &&
  soc1/buffer/Queue_1/ram_sink == soc2/buffer/Queue_1/ram_sink &&
  soc1/buffer/Queue_1/ram_size == soc2/buffer/Queue_1/ram_size &&
  soc1/buffer/Queue_1/ram_source == soc2/buffer/Queue_1/ram_source &&
  soc1/buffer/Queue_2/_T == soc2/buffer/Queue_2/_T &&
  soc1/buffer/Queue_2/_T_1 == soc2/buffer/Queue_2/_T_1 &&
  soc1/buffer/Queue_2/maybe_full == soc2/buffer/Queue_2/maybe_full &&
  soc1/buffer/Queue_2/ram_address == soc2/buffer/Queue_2/ram_address &&
  soc1/buffer/Queue_2/ram_corrupt == soc2/buffer/Queue_2/ram_corrupt &&
  soc1/buffer/Queue_2/ram_mask == soc2/buffer/Queue_2/ram_mask &&
  soc1/buffer/Queue_2/ram_opcode == soc2/buffer/Queue_2/ram_opcode &&
  soc1/buffer/Queue_2/ram_param == soc2/buffer/Queue_2/ram_param &&
  soc1/buffer/Queue_2/ram_size == soc2/buffer/Queue_2/ram_size &&
  soc1/buffer/Queue_2/ram_source == soc2/buffer/Queue_2/ram_source &&
  soc1/buffer/Queue_3/_T == soc2/buffer/Queue_3/_T &&
  soc1/buffer/Queue_3/_T_1 == soc2/buffer/Queue_3/_T_1 &&
  soc1/buffer/Queue_3/maybe_full == soc2/buffer/Queue_3/maybe_full &&
  soc1/buffer/Queue_3/ram_address == soc2/buffer/Queue_3/ram_address &&
  soc1/buffer/Queue_3/ram_corrupt == soc2/buffer/Queue_3/ram_corrupt &&
  soc1/buffer/Queue_3/ram_data == soc2/buffer/Queue_3/ram_data &&
  soc1/buffer/Queue_3/ram_opcode == soc2/buffer/Queue_3/ram_opcode &&
  soc1/buffer/Queue_3/ram_param == soc2/buffer/Queue_3/ram_param &&
  soc1/buffer/Queue_3/ram_size == soc2/buffer/Queue_3/ram_size &&
  soc1/buffer/Queue_3/ram_source == soc2/buffer/Queue_3/ram_source &&
  soc1/buffer/Queue_4/_T == soc2/buffer/Queue_4/_T &&
  soc1/buffer/Queue_4/_T_1 == soc2/buffer/Queue_4/_T_1 &&
  soc1/buffer/Queue_4/maybe_full == soc2/buffer/Queue_4/maybe_full &&
  soc1/buffer/Queue_4/ram_sink == soc2/buffer/Queue_4/ram_sink &&
  soc1/core/_T_1001 == soc2/core/_T_1001 &&
  soc1/core/_T_110 == soc2/core/_T_110 &&
  soc1/core/_T_143 == soc2/core/_T_143 &&
  soc1/core/_T_176 == soc2/core/_T_176 &&
  soc1/core/_T_209 == soc2/core/_T_209 &&
  soc1/core/_T_242 == soc2/core/_T_242 &&
  soc1/core/_T_37 == soc2/core/_T_37 &&
  soc1/core/_T_387 == soc2/core/_T_387 &&
  soc1/core/_T_388 == soc2/core/_T_388 &&
  soc1/core/_T_393 == soc2/core/_T_393 &&
  soc1/core/_T_394 == soc2/core/_T_394 &&
  soc1/core/_T_399 == soc2/core/_T_399 &&
  soc1/core/_T_402 == soc2/core/_T_402 &&
  soc1/core/_T_406 == soc2/core/_T_406 &&
  soc1/core/_T_412 == soc2/core/_T_412 &&
  soc1/core/_T_413 == soc2/core/_T_413 &&
  soc1/core/_T_513_bits_addr == soc2/core/_T_513_bits_addr &&
  soc1/core/_T_513_bits_rs1 == soc2/core/_T_513_bits_rs1 &&
  soc1/core/_T_513_bits_rs2 == soc2/core/_T_513_bits_rs2 &&
  soc1/core/_T_513_valid == soc2/core/_T_513_valid &&
  soc1/core/_T_554 == soc2/core/_T_554 &&
  soc1/core/_T_704 == soc2/core/_T_704 &&
  soc1/core/_T_706 == soc2/core/_T_706 &&
  soc1/core/_T_77 == soc2/core/_T_77 &&
  soc1/core/_T_774 == soc2/core/_T_774 &&
  soc1/core/_T_783 == soc2/core/_T_783 &&
  soc1/core/_T_790 == soc2/core/_T_790 &&
  soc1/core/_T_792 == soc2/core/_T_792 &&
  soc1/core/_T_793 == soc2/core/_T_793 &&
  soc1/core/_T_817 == soc2/core/_T_817 &&
  soc1/core/_T_826 == soc2/core/_T_826 &&
  soc1/core/_T_827 == soc2/core/_T_827 &&
  soc1/core/_T_831 == soc2/core/_T_831 &&
  soc1/core/_T_834 == soc2/core/_T_834 &&
  soc1/core/_T_838 == soc2/core/_T_838 &&
  soc1/core/_T_867 == soc2/core/_T_867 &&
  soc1/core/_T_869 == soc2/core/_T_869 &&
  soc1/core/_T_989 == soc2/core/_T_989 &&
  soc1/core/_T_991 == soc2/core/_T_991 &&
  soc1/core/_T_992 == soc2/core/_T_992 &&
  soc1/core/_T_999 == soc2/core/_T_999 &&
  soc1/core/b2_cfi_type == soc2/core/b2_cfi_type &&
  soc1/core/b2_jalr_target == soc2/core/b2_jalr_target &&
  soc1/core/b2_mispredict == soc2/core/b2_mispredict &&
  soc1/core/b2_pc_sel == soc2/core/b2_pc_sel &&
  soc1/core/b2_taken == soc2/core/b2_taken &&
  soc1/core/b2_target_offset == soc2/core/b2_target_offset &&
  soc1/core/b2_uop_br_mask == soc2/core/b2_uop_br_mask &&
  soc1/core/b2_uop_br_tag == soc2/core/b2_uop_br_tag &&
  soc1/core/b2_uop_edge_inst == soc2/core/b2_uop_edge_inst &&
  soc1/core/b2_uop_ftq_idx == soc2/core/b2_uop_ftq_idx &&
  soc1/core/b2_uop_is_rvc == soc2/core/b2_uop_is_rvc &&
  soc1/core/b2_uop_ldq_idx == soc2/core/b2_uop_ldq_idx &&
  soc1/core/b2_uop_pc_lob == soc2/core/b2_uop_pc_lob &&
  soc1/core/b2_uop_rob_idx == soc2/core/b2_uop_rob_idx &&
  soc1/core/b2_uop_stq_idx == soc2/core/b2_uop_stq_idx &&
  soc1/core/brinfos_0_cfi_type == soc2/core/brinfos_0_cfi_type &&
  soc1/core/brinfos_0_mispredict == soc2/core/brinfos_0_mispredict &&
  soc1/core/brinfos_0_pc_sel == soc2/core/brinfos_0_pc_sel &&
  soc1/core/brinfos_0_taken == soc2/core/brinfos_0_taken &&
  soc1/core/brinfos_0_target_offset == soc2/core/brinfos_0_target_offset &&
  soc1/core/brinfos_0_uop_br_mask == soc2/core/brinfos_0_uop_br_mask &&
  soc1/core/brinfos_0_uop_br_tag == soc2/core/brinfos_0_uop_br_tag &&
  soc1/core/brinfos_0_uop_edge_inst == soc2/core/brinfos_0_uop_edge_inst &&
  soc1/core/brinfos_0_uop_ftq_idx == soc2/core/brinfos_0_uop_ftq_idx &&
  soc1/core/brinfos_0_uop_is_rvc == soc2/core/brinfos_0_uop_is_rvc &&
  soc1/core/brinfos_0_uop_ldq_idx == soc2/core/brinfos_0_uop_ldq_idx &&
  soc1/core/brinfos_0_uop_pc_lob == soc2/core/brinfos_0_uop_pc_lob &&
  soc1/core/brinfos_0_uop_rob_idx == soc2/core/brinfos_0_uop_rob_idx &&
  soc1/core/brinfos_0_uop_stq_idx == soc2/core/brinfos_0_uop_stq_idx &&
  soc1/core/brinfos_0_valid == soc2/core/brinfos_0_valid &&
  soc1/core/brinfos_1_cfi_type == soc2/core/brinfos_1_cfi_type &&
  soc1/core/brinfos_1_mispredict == soc2/core/brinfos_1_mispredict &&
  soc1/core/brinfos_1_pc_sel == soc2/core/brinfos_1_pc_sel &&
  soc1/core/brinfos_1_taken == soc2/core/brinfos_1_taken &&
  soc1/core/brinfos_1_target_offset == soc2/core/brinfos_1_target_offset &&
  soc1/core/brinfos_1_uop_br_mask == soc2/core/brinfos_1_uop_br_mask &&
  soc1/core/brinfos_1_uop_br_tag == soc2/core/brinfos_1_uop_br_tag &&
  soc1/core/brinfos_1_uop_edge_inst == soc2/core/brinfos_1_uop_edge_inst &&
  soc1/core/brinfos_1_uop_ftq_idx == soc2/core/brinfos_1_uop_ftq_idx &&
  soc1/core/brinfos_1_uop_is_rvc == soc2/core/brinfos_1_uop_is_rvc &&
  soc1/core/brinfos_1_uop_ldq_idx == soc2/core/brinfos_1_uop_ldq_idx &&
  soc1/core/brinfos_1_uop_pc_lob == soc2/core/brinfos_1_uop_pc_lob &&
  soc1/core/brinfos_1_uop_rob_idx == soc2/core/brinfos_1_uop_rob_idx &&
  soc1/core/brinfos_1_uop_stq_idx == soc2/core/brinfos_1_uop_stq_idx &&
  soc1/core/brinfos_1_valid == soc2/core/brinfos_1_valid &&
  soc1/core/debug_brs_0 == soc2/core/debug_brs_0 &&
  soc1/core/debug_brs_1 == soc2/core/debug_brs_1 &&
  soc1/core/debug_brs_2 == soc2/core/debug_brs_2 &&
  soc1/core/debug_brs_3 == soc2/core/debug_brs_3 &&
  soc1/core/debug_irt_reg == soc2/core/debug_irt_reg &&
  soc1/core/debug_jalrs_0 == soc2/core/debug_jalrs_0 &&
  soc1/core/debug_jalrs_1 == soc2/core/debug_jalrs_1 &&
  soc1/core/debug_jalrs_2 == soc2/core/debug_jalrs_2 &&
  soc1/core/debug_jalrs_3 == soc2/core/debug_jalrs_3 &&
  soc1/core/debug_jals_0 == soc2/core/debug_jals_0 &&
  soc1/core/debug_jals_1 == soc2/core/debug_jals_1 &&
  soc1/core/debug_jals_2 == soc2/core/debug_jals_2 &&
  soc1/core/debug_jals_3 == soc2/core/debug_jals_3 &&
  soc1/core/debug_tsc_reg == soc2/core/debug_tsc_reg &&
  soc1/core/dec_finished_mask == soc2/core/dec_finished_mask &&
  soc1/core/jmp_pc_req_bits == soc2/core/jmp_pc_req_bits &&
  soc1/core/jmp_pc_req_valid == soc2/core/jmp_pc_req_valid &&
  soc1/core/saturating_loads_counter == soc2/core/saturating_loads_counter &&
  soc1/core/csr/_T_1649 == soc2/core/csr/_T_1649 &&
  soc1/core/csr/_T_2024 == soc2/core/csr/_T_2024 &&
  soc1/core/csr/_T_39 == soc2/core/csr/_T_39 &&
  soc1/core/csr/_T_41 == soc2/core/csr/_T_41 &&
  soc1/core/csr/_T_47 == soc2/core/csr/_T_47 &&
  soc1/core/csr/_T_49 == soc2/core/csr/_T_49 &&
  soc1/core/csr/_T_54 == soc2/core/csr/_T_54 &&
  soc1/core/csr/_T_56 == soc2/core/csr/_T_56 &&
  soc1/core/csr/_T_61 == soc2/core/csr/_T_61 &&
  soc1/core/csr/_T_63 == soc2/core/csr/_T_63 &&
  soc1/core/csr/_T_68 == soc2/core/csr/_T_68 &&
  soc1/core/csr/_T_70 == soc2/core/csr/_T_70 &&
  soc1/core/csr/_T_75 == soc2/core/csr/_T_75 &&
  soc1/core/csr/_T_77 == soc2/core/csr/_T_77 &&
  soc1/core/csr/_T_82 == soc2/core/csr/_T_82 &&
  soc1/core/csr/_T_84 == soc2/core/csr/_T_84 &&
  soc1/core/csr/_T_89 == soc2/core/csr/_T_89 &&
  soc1/core/csr/_T_91 == soc2/core/csr/_T_91 &&
  soc1/core/csr/reg_custom_0 == soc2/core/csr/reg_custom_0 &&
  soc1/core/csr/reg_dcsr_cause == soc2/core/csr/reg_dcsr_cause &&
  soc1/core/csr/reg_dcsr_ebreakm == soc2/core/csr/reg_dcsr_ebreakm &&
  soc1/core/csr/reg_dcsr_ebreaks == soc2/core/csr/reg_dcsr_ebreaks &&
  soc1/core/csr/reg_dcsr_ebreaku == soc2/core/csr/reg_dcsr_ebreaku &&
  soc1/core/csr/reg_dcsr_prv == soc2/core/csr/reg_dcsr_prv &&
  soc1/core/csr/reg_dcsr_step == soc2/core/csr/reg_dcsr_step &&
  soc1/core/csr/reg_debug == soc2/core/csr/reg_debug &&
  soc1/core/csr/reg_dpc == soc2/core/csr/reg_dpc &&
  soc1/core/csr/reg_dscratch == soc2/core/csr/reg_dscratch &&
  soc1/core/csr/reg_fflags == soc2/core/csr/reg_fflags &&
  soc1/core/csr/reg_frm == soc2/core/csr/reg_frm &&
  soc1/core/csr/reg_hpmevent_0 == soc2/core/csr/reg_hpmevent_0 &&
  soc1/core/csr/reg_hpmevent_1 == soc2/core/csr/reg_hpmevent_1 &&
  soc1/core/csr/reg_hpmevent_2 == soc2/core/csr/reg_hpmevent_2 &&
  soc1/core/csr/reg_hpmevent_3 == soc2/core/csr/reg_hpmevent_3 &&
  soc1/core/csr/reg_hpmevent_4 == soc2/core/csr/reg_hpmevent_4 &&
  soc1/core/csr/reg_hpmevent_5 == soc2/core/csr/reg_hpmevent_5 &&
  soc1/core/csr/reg_mcause == soc2/core/csr/reg_mcause &&
  soc1/core/csr/reg_mcounteren == soc2/core/csr/reg_mcounteren &&
  soc1/core/csr/reg_medeleg == soc2/core/csr/reg_medeleg &&
  soc1/core/csr/reg_mepc == soc2/core/csr/reg_mepc &&
  soc1/core/csr/reg_mideleg == soc2/core/csr/reg_mideleg &&
  soc1/core/csr/reg_mie == soc2/core/csr/reg_mie &&
  soc1/core/csr/reg_mip_seip == soc2/core/csr/reg_mip_seip &&
  soc1/core/csr/reg_mip_ssip == soc2/core/csr/reg_mip_ssip &&
  soc1/core/csr/reg_mip_stip == soc2/core/csr/reg_mip_stip &&
  soc1/core/csr/reg_mscratch == soc2/core/csr/reg_mscratch &&
  soc1/core/csr/reg_mstatus_fs == soc2/core/csr/reg_mstatus_fs &&
  soc1/core/csr/reg_mstatus_mie == soc2/core/csr/reg_mstatus_mie &&
  soc1/core/csr/reg_mstatus_mpie == soc2/core/csr/reg_mstatus_mpie &&
  soc1/core/csr/reg_mstatus_mpp == soc2/core/csr/reg_mstatus_mpp &&
  soc1/core/csr/reg_mstatus_mprv == soc2/core/csr/reg_mstatus_mprv &&
  soc1/core/csr/reg_mstatus_mxr == soc2/core/csr/reg_mstatus_mxr &&
  soc1/core/csr/reg_mstatus_prv == soc2/core/csr/reg_mstatus_prv &&
  soc1/core/csr/reg_mstatus_sie == soc2/core/csr/reg_mstatus_sie &&
  soc1/core/csr/reg_mstatus_spie == soc2/core/csr/reg_mstatus_spie &&
  soc1/core/csr/reg_mstatus_spp == soc2/core/csr/reg_mstatus_spp &&
  soc1/core/csr/reg_mstatus_sum == soc2/core/csr/reg_mstatus_sum &&
  soc1/core/csr/reg_mstatus_tsr == soc2/core/csr/reg_mstatus_tsr &&
  soc1/core/csr/reg_mstatus_tvm == soc2/core/csr/reg_mstatus_tvm &&
  soc1/core/csr/reg_mstatus_tw == soc2/core/csr/reg_mstatus_tw &&
  soc1/core/csr/reg_mtval == soc2/core/csr/reg_mtval &&
  soc1/core/csr/reg_mtvec == soc2/core/csr/reg_mtvec &&
  soc1/core/csr/reg_pmp_0_addr == soc2/core/csr/reg_pmp_0_addr &&
  soc1/core/csr/reg_pmp_0_cfg_a == soc2/core/csr/reg_pmp_0_cfg_a &&
  soc1/core/csr/reg_pmp_0_cfg_l == soc2/core/csr/reg_pmp_0_cfg_l &&
  soc1/core/csr/reg_pmp_0_cfg_r == soc2/core/csr/reg_pmp_0_cfg_r &&
  soc1/core/csr/reg_pmp_0_cfg_w == soc2/core/csr/reg_pmp_0_cfg_w &&
  soc1/core/csr/reg_pmp_0_cfg_x == soc2/core/csr/reg_pmp_0_cfg_x &&
  soc1/core/csr/reg_pmp_1_addr == soc2/core/csr/reg_pmp_1_addr &&
  soc1/core/csr/reg_pmp_1_cfg_a == soc2/core/csr/reg_pmp_1_cfg_a &&
  soc1/core/csr/reg_pmp_1_cfg_l == soc2/core/csr/reg_pmp_1_cfg_l &&
  soc1/core/csr/reg_pmp_1_cfg_r == soc2/core/csr/reg_pmp_1_cfg_r &&
  soc1/core/csr/reg_pmp_1_cfg_w == soc2/core/csr/reg_pmp_1_cfg_w &&
  soc1/core/csr/reg_pmp_1_cfg_x == soc2/core/csr/reg_pmp_1_cfg_x &&
  soc1/core/csr/reg_pmp_2_addr == soc2/core/csr/reg_pmp_2_addr &&
  soc1/core/csr/reg_pmp_2_cfg_a == soc2/core/csr/reg_pmp_2_cfg_a &&
  soc1/core/csr/reg_pmp_2_cfg_l == soc2/core/csr/reg_pmp_2_cfg_l &&
  soc1/core/csr/reg_pmp_2_cfg_r == soc2/core/csr/reg_pmp_2_cfg_r &&
  soc1/core/csr/reg_pmp_2_cfg_w == soc2/core/csr/reg_pmp_2_cfg_w &&
  soc1/core/csr/reg_pmp_2_cfg_x == soc2/core/csr/reg_pmp_2_cfg_x &&
  soc1/core/csr/reg_pmp_3_addr == soc2/core/csr/reg_pmp_3_addr &&
  soc1/core/csr/reg_pmp_3_cfg_a == soc2/core/csr/reg_pmp_3_cfg_a &&
  soc1/core/csr/reg_pmp_3_cfg_l == soc2/core/csr/reg_pmp_3_cfg_l &&
  soc1/core/csr/reg_pmp_3_cfg_r == soc2/core/csr/reg_pmp_3_cfg_r &&
  soc1/core/csr/reg_pmp_3_cfg_w == soc2/core/csr/reg_pmp_3_cfg_w &&
  soc1/core/csr/reg_pmp_3_cfg_x == soc2/core/csr/reg_pmp_3_cfg_x &&
  soc1/core/csr/reg_pmp_4_addr == soc2/core/csr/reg_pmp_4_addr &&
  soc1/core/csr/reg_pmp_4_cfg_a == soc2/core/csr/reg_pmp_4_cfg_a &&
  soc1/core/csr/reg_pmp_4_cfg_l == soc2/core/csr/reg_pmp_4_cfg_l &&
  soc1/core/csr/reg_pmp_4_cfg_r == soc2/core/csr/reg_pmp_4_cfg_r &&
  soc1/core/csr/reg_pmp_4_cfg_w == soc2/core/csr/reg_pmp_4_cfg_w &&
  soc1/core/csr/reg_pmp_4_cfg_x == soc2/core/csr/reg_pmp_4_cfg_x &&
  soc1/core/csr/reg_pmp_5_addr == soc2/core/csr/reg_pmp_5_addr &&
  soc1/core/csr/reg_pmp_5_cfg_a == soc2/core/csr/reg_pmp_5_cfg_a &&
  soc1/core/csr/reg_pmp_5_cfg_l == soc2/core/csr/reg_pmp_5_cfg_l &&
  soc1/core/csr/reg_pmp_5_cfg_r == soc2/core/csr/reg_pmp_5_cfg_r &&
  soc1/core/csr/reg_pmp_5_cfg_w == soc2/core/csr/reg_pmp_5_cfg_w &&
  soc1/core/csr/reg_pmp_5_cfg_x == soc2/core/csr/reg_pmp_5_cfg_x &&
  soc1/core/csr/reg_pmp_6_addr == soc2/core/csr/reg_pmp_6_addr &&
  soc1/core/csr/reg_pmp_6_cfg_a == soc2/core/csr/reg_pmp_6_cfg_a &&
  soc1/core/csr/reg_pmp_6_cfg_l == soc2/core/csr/reg_pmp_6_cfg_l &&
  soc1/core/csr/reg_pmp_6_cfg_r == soc2/core/csr/reg_pmp_6_cfg_r &&
  soc1/core/csr/reg_pmp_6_cfg_w == soc2/core/csr/reg_pmp_6_cfg_w &&
  soc1/core/csr/reg_pmp_6_cfg_x == soc2/core/csr/reg_pmp_6_cfg_x &&
  soc1/core/csr/reg_pmp_7_addr == soc2/core/csr/reg_pmp_7_addr &&
  soc1/core/csr/reg_pmp_7_cfg_a == soc2/core/csr/reg_pmp_7_cfg_a &&
  soc1/core/csr/reg_pmp_7_cfg_l == soc2/core/csr/reg_pmp_7_cfg_l &&
  soc1/core/csr/reg_pmp_7_cfg_r == soc2/core/csr/reg_pmp_7_cfg_r &&
  soc1/core/csr/reg_pmp_7_cfg_w == soc2/core/csr/reg_pmp_7_cfg_w &&
  soc1/core/csr/reg_pmp_7_cfg_x == soc2/core/csr/reg_pmp_7_cfg_x &&
  soc1/core/csr/reg_satp_mode == soc2/core/csr/reg_satp_mode &&
  soc1/core/csr/reg_satp_ppn == soc2/core/csr/reg_satp_ppn &&
  soc1/core/csr/reg_scause == soc2/core/csr/reg_scause &&
  soc1/core/csr/reg_scounteren == soc2/core/csr/reg_scounteren &&
  soc1/core/csr/reg_sepc == soc2/core/csr/reg_sepc &&
  soc1/core/csr/reg_singleStepped == soc2/core/csr/reg_singleStepped &&
  soc1/core/csr/reg_sscratch == soc2/core/csr/reg_sscratch &&
  soc1/core/csr/reg_stval == soc2/core/csr/reg_stval &&
  soc1/core/csr/reg_stvec == soc2/core/csr/reg_stvec &&
  soc1/core/csr/reg_wfi == soc2/core/csr/reg_wfi &&
  soc1/core/csr_exe_unit/alu/_T_1_0 == soc2/core/csr_exe_unit/alu/_T_1_0 &&
  soc1/core/csr_exe_unit/alu/_T_2_0_br_mask == soc2/core/csr_exe_unit/alu/_T_2_0_br_mask &&
  soc1/core/csr_exe_unit/alu/_T_2_0_bypassable == soc2/core/csr_exe_unit/alu/_T_2_0_bypassable &&
  soc1/core/csr_exe_unit/alu/_T_2_0_ctrl_csr_cmd == soc2/core/csr_exe_unit/alu/_T_2_0_ctrl_csr_cmd &&
  soc1/core/csr_exe_unit/alu/_T_2_0_dst_rtype == soc2/core/csr_exe_unit/alu/_T_2_0_dst_rtype &&
  soc1/core/csr_exe_unit/alu/_T_2_0_imm_packed == soc2/core/csr_exe_unit/alu/_T_2_0_imm_packed &&
  soc1/core/csr_exe_unit/alu/_T_2_0_is_amo == soc2/core/csr_exe_unit/alu/_T_2_0_is_amo &&
  soc1/core/csr_exe_unit/alu/_T_2_0_pdst == soc2/core/csr_exe_unit/alu/_T_2_0_pdst &&
  soc1/core/csr_exe_unit/alu/_T_2_0_rob_idx == soc2/core/csr_exe_unit/alu/_T_2_0_rob_idx &&
  soc1/core/csr_exe_unit/alu/_T_2_0_uses_stq == soc2/core/csr_exe_unit/alu/_T_2_0_uses_stq &&
  soc1/core/csr_exe_unit/alu/r_data_0 == soc2/core/csr_exe_unit/alu/r_data_0 &&
  soc1/core/csr_exe_unit/div/r_uop_br_mask == soc2/core/csr_exe_unit/div/r_uop_br_mask &&
  soc1/core/csr_exe_unit/div/r_uop_bypassable == soc2/core/csr_exe_unit/div/r_uop_bypassable &&
  soc1/core/csr_exe_unit/div/r_uop_dst_rtype == soc2/core/csr_exe_unit/div/r_uop_dst_rtype &&
  soc1/core/csr_exe_unit/div/r_uop_is_amo == soc2/core/csr_exe_unit/div/r_uop_is_amo &&
  soc1/core/csr_exe_unit/div/r_uop_pdst == soc2/core/csr_exe_unit/div/r_uop_pdst &&
  soc1/core/csr_exe_unit/div/r_uop_rob_idx == soc2/core/csr_exe_unit/div/r_uop_rob_idx &&
  soc1/core/csr_exe_unit/div/r_uop_uses_stq == soc2/core/csr_exe_unit/div/r_uop_uses_stq &&
  soc1/core/csr_exe_unit/div/div/count == soc2/core/csr_exe_unit/div/div/count &&
  soc1/core/csr_exe_unit/div/div/divisor == soc2/core/csr_exe_unit/div/div/divisor &&
  soc1/core/csr_exe_unit/div/div/isHi == soc2/core/csr_exe_unit/div/div/isHi &&
  soc1/core/csr_exe_unit/div/div/neg_out == soc2/core/csr_exe_unit/div/div/neg_out &&
  soc1/core/csr_exe_unit/div/div/remainder == soc2/core/csr_exe_unit/div/div/remainder &&
  soc1/core/csr_exe_unit/div/div/req_dw == soc2/core/csr_exe_unit/div/div/req_dw &&
  soc1/core/csr_exe_unit/div/div/resHi == soc2/core/csr_exe_unit/div/div/resHi &&
  soc1/core/csr_exe_unit/div/div/state == soc2/core/csr_exe_unit/div/div/state &&
  soc1/core/dec_brmask_logic/branch_mask == soc2/core/dec_brmask_logic/branch_mask &&
  soc1/core/fp_pipeline/_T_251_bits_addr == soc2/core/fp_pipeline/_T_251_bits_addr &&
  soc1/core/fp_pipeline/_T_251_bits_data == soc2/core/fp_pipeline/_T_251_bits_data &&
  soc1/core/fp_pipeline/_T_251_valid == soc2/core/fp_pipeline/_T_251_valid &&
  soc1/core/fp_pipeline/_T_5 == soc2/core/fp_pipeline/_T_5 &&
  soc1/core/fp_pipeline/fp_issue_unit/_T_366 == soc2/core/fp_pipeline/fp_issue_unit/_T_366 &&
  soc1/core/fp_pipeline/fp_issue_unit/_T_368 == soc2/core/fp_pipeline/fp_issue_unit/_T_368 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_0/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_0/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_0/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_0/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_0/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_0/state == soc2/core/fp_pipeline/fp_issue_unit/slots_0/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_1/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_1/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_1/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_1/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_1/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_1/state == soc2/core/fp_pipeline/fp_issue_unit/slots_1/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_10/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_10/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_10/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_10/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_10/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_10/state == soc2/core/fp_pipeline/fp_issue_unit/slots_10/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_11/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_11/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_11/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_11/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_11/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_11/state == soc2/core/fp_pipeline/fp_issue_unit/slots_11/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_12/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_12/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_12/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_12/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_12/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_12/state == soc2/core/fp_pipeline/fp_issue_unit/slots_12/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_13/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_13/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_13/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_13/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_13/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_13/state == soc2/core/fp_pipeline/fp_issue_unit/slots_13/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_14/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_14/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_14/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_14/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_14/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_14/state == soc2/core/fp_pipeline/fp_issue_unit/slots_14/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_15/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_15/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_15/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_15/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_15/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_15/state == soc2/core/fp_pipeline/fp_issue_unit/slots_15/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_2/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_2/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_2/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_2/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_2/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_2/state == soc2/core/fp_pipeline/fp_issue_unit/slots_2/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_3/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_3/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_3/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_3/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_3/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_3/state == soc2/core/fp_pipeline/fp_issue_unit/slots_3/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_4/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_4/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_4/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_4/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_4/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_4/state == soc2/core/fp_pipeline/fp_issue_unit/slots_4/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_5/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_5/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_5/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_5/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_5/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_5/state == soc2/core/fp_pipeline/fp_issue_unit/slots_5/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_6/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_6/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_6/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_6/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_6/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_6/state == soc2/core/fp_pipeline/fp_issue_unit/slots_6/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_7/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_7/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_7/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_7/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_7/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_7/state == soc2/core/fp_pipeline/fp_issue_unit/slots_7/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_8/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_8/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_8/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_8/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_8/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_8/state == soc2/core/fp_pipeline/fp_issue_unit/slots_8/state &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/p1 == soc2/core/fp_pipeline/fp_issue_unit/slots_9/p1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/p2 == soc2/core/fp_pipeline/fp_issue_unit/slots_9/p2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/p3 == soc2/core/fp_pipeline/fp_issue_unit/slots_9/p3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/ppred == soc2/core/fp_pipeline/fp_issue_unit/slots_9/ppred &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_br_mask == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_br_mask &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_dst_rtype == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_dst_rtype &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_fp_val == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_fp_val &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_fu_code == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_fu_code &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_imm_packed == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_imm_packed &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_is_amo == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_is_amo &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_mem_cmd == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_mem_cmd &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_pdst == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_pdst &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_prs1 == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_prs1 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_prs2 == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_prs2 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_prs3 == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_prs3 &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_rob_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_rob_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_stq_idx == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_stq_idx &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_uopc == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_uopc &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_uses_ldq == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_uses_ldq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_uses_stq == soc2/core/fp_pipeline/fp_issue_unit/slots_9/slot_uop_uses_stq &&
  soc1/core/fp_pipeline/fp_issue_unit/slots_9/state == soc2/core/fp_pipeline/fp_issue_unit/slots_9/state &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/maybe_full == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/maybe_full &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_data == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_data &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_fflags_bits_flags == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_fflags_bits_flags &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_fflags_bits_uop_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_fflags_bits_uop_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_fflags_valid == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_fflags_valid &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_predicated == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/ram_predicated &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_0_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_1_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_2_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_3_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_4_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_5_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/uops_6_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_0 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_0 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_1 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_1 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_2 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_2 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_3 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_3 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_4 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_4 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_5 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_5 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_6 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/valids_6 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/value == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/value &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue/value_1 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue/value_1 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/maybe_full == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/maybe_full &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_data == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_data &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_fflags_bits_flags == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_fflags_bits_flags &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_fflags_bits_uop_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_fflags_bits_uop_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_fflags_valid == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_fflags_valid &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_predicated == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/ram_predicated &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_0_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_1_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_br_mask == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_fp_val == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_is_amo == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_pdst == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_rob_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_stq_idx == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_uopc == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_uses_stq == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/uops_2_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/valids_0 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/valids_0 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/valids_1 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/valids_1 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/valids_2 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/valids_2 &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/value == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/value &&
  soc1/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/value_1 == soc2/core/fp_pipeline/fpiu_unit/BranchKillableQueue_1/value_1 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_div == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_div &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_in1 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_in1 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_in2 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_in2 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_rm == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_rm &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_singleIn == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_singleIn &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_sqrt == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_fin_sqrt &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_br_mask == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_fp_val == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_is_amo == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_pdst == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_req_uop_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_val == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_buffer_val &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_fin_rm == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_fin_rm &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_fin_singleIn == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_fin_singleIn &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_killed == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_killed &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_br_mask == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_fp_val == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_is_amo == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_pdst == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_uop_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_val == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_divsqrt_val &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_flags_double == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_flags_double &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_br_mask == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_fp_val == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_is_amo == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_pdst == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_uop_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_val == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_val &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_wdata_double == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/r_out_wdata_double &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/ER1_B_sqrt == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/ER1_B_sqrt &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/ESqrR1_B_sqrt == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/ESqrR1_B_sqrt &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/E_E_div == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/E_E_div &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/bit0FractA_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/bit0FractA_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/bit0FractA_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/bit0FractA_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_A == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_A &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_B == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_B &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_C == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_C &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_E == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/cycleNum_E &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractA_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractA_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractB_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractB_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractB_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractB_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractB_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractB_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractR0_A == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/fractR0_A &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/hiSqrR0_A_sqrt == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/hiSqrR0_A_sqrt &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isInf_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isInf_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isInf_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isInf_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isInf_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isInf_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNaN_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNaN_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNaN_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNaN_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNaN_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNaN_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNegRemT_E == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isNegRemT_E &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZeroRemT_E == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZeroRemT_E &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZero_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZero_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZero_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZero_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZero_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/isZero_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/majorExc_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/majorExc_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/majorExc_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/majorExc_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/majorExc_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/majorExc_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/nextMulAdd9A_A == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/nextMulAdd9A_A &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/nextMulAdd9B_A == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/nextMulAdd9B_A &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/partNegSigma0_A == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/partNegSigma0_A &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/roundingMode_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/roundingMode_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/roundingMode_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/roundingMode_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/roundingMode_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/roundingMode_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sExp_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sExp_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sExp_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sExp_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sExp_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sExp_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sigT_E == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sigT_E &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sigX1_B == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sigX1_B &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sigXN_C == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sigXN_C &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sign_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sign_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sign_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sign_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sign_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sign_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrSigma1_C == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrSigma1_C &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrtOp_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrtOp_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrtOp_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrtOp_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrtOp_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/sqrtOp_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/u_C_sqrt == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/u_C_sqrt &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/valid_PA == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/valid_PA &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/valid_PB == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/valid_PB &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/valid_PC == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/ds/divSqrtRecF64ToRaw/valid_PC &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_a_s1 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_a_s1 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_a_s2 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_a_s2 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_b_s1 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_b_s1 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_b_s2 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_b_s2 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_result_s3 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/reg_result_s3 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/val_s1 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/val_s1 &&
  soc1/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/val_s2 == soc2/core/fp_pipeline/fpiu_unit/fdivsqrt/divsqrt/mul/val_s2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_1_0 == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_1_0 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_1_1 == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_1_1 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_1_2 == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_1_2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_1_3 == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_1_3 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_br_mask == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_fp_val == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_fu_code == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_fu_code &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_is_amo == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_pdst == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_stq_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_uopc == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_0_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_br_mask == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_fp_val == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_fu_code == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_fu_code &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_is_amo == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_pdst == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_stq_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_uopc == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_1_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_br_mask == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_fp_val == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_fu_code == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_fu_code &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_is_amo == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_pdst == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_stq_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_uopc == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_2_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_br_mask == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_br_mask &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_dst_rtype == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_dst_rtype &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_fp_val == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_fp_val &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_fu_code == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_fu_code &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_is_amo == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_is_amo &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_pdst == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_pdst &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_rob_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_rob_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_stq_idx == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_stq_idx &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_uopc == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_uopc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_uses_ldq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_uses_ldq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_uses_stq == soc2/core/fp_pipeline/fpiu_unit/fpu/_T_2_3_uses_stq &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_292 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_292 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_296 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_296 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_297 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_297 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_298 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_298 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_299 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_299 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_300 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_300 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_301 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_301 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_303 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/_T_303 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_1_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_1_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_1_toint == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_1_toint &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_2_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_2_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_2_toint == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_2_toint &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_toint == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_bits_toint &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_valid == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_valid &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_valid_1 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_valid_1 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_valid_2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu_outPipe_valid_2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/_T_11 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/_T_11 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/_T_12_data == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/_T_12_data &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/_T_12_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/_T_12_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_fmaCmd == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_fmaCmd &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_in1 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_in1 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_in2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_in2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_in3 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_in3 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_rm == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/in_rm &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/valid == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/valid &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_20 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_20 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_isInf == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_isInf &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_isNaN == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_isNaN &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_isZero == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_isZero &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_sExp == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_sExp &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_sig == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_sig &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_sign == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_23_sign &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_26 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_26 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_CDom_CAlignDist == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_CDom_CAlignDist &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_CIsDominant == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_CIsDominant &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_bit0AlignedSigC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_bit0AlignedSigC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_doSubMags == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_doSubMags &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_highAlignedSigC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_highAlignedSigC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isInfA == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isInfA &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isInfB == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isInfB &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isInfC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isInfC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isNaNAOrB == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isNaNAOrB &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isNaNC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isNaNC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isSigNaNAny == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isSigNaNAny &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isZeroA == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isZeroA &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isZeroB == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isZeroB &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isZeroC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_isZeroC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_sExpSum == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_sExpSum &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_signProd == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_2_signProd &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_31 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_31 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_5 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_5 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_8 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/_T_8 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/roundingMode_stage0 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/roundingMode_stage0 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/valid_stage0 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/dfma/fma/valid_stage0 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_in1 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_in1 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_in2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_in2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_ren2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_ren2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_rm == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_rm &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_singleOut == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_singleOut &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_typ == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_typ &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_wflags == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpiu/in_wflags &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_70 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_70 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_71_data == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_71_data &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_71_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_71_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_72 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_72 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_73_data == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_73_data &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_73_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_73_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_74 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_74 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_75_data == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_75_data &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_75_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/_T_75_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_in1 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_in1 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_in2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_in2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_ren2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_ren2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_rm == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_rm &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_singleOut == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_singleOut &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_wflags == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_bits_wflags &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_valid == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/fpmu/inPipe_valid &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/_T_6 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/_T_6 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/_T_7_data == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/_T_7_data &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/_T_7_exc == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/_T_7_exc &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_fmaCmd == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_fmaCmd &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_in1 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_in1 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_in2 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_in2 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_in3 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_in3 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_rm == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/in_rm &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/valid == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/valid &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_20 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_20 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_isInf == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_isInf &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_isNaN == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_isNaN &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_isZero == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_isZero &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_sExp == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_sExp &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_sig == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_sig &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_sign == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_23_sign &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_26 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_26 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_CDom_CAlignDist == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_CDom_CAlignDist &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_CIsDominant == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_CIsDominant &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_bit0AlignedSigC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_bit0AlignedSigC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_doSubMags == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_doSubMags &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_highAlignedSigC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_highAlignedSigC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isInfA == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isInfA &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isInfB == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isInfB &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isInfC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isInfC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isNaNAOrB == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isNaNAOrB &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isNaNC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isNaNC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isSigNaNAny == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isSigNaNAny &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isZeroA == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isZeroA &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isZeroB == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isZeroB &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isZeroC == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_isZeroC &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_sExpSum == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_sExpSum &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_signProd == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_2_signProd &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_31 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_31 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_5 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_5 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_8 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/_T_8 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/roundingMode_stage0 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/roundingMode_stage0 &&
  soc1/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/valid_stage0 == soc2/core/fp_pipeline/fpiu_unit/fpu/fpu/sfma/fma/valid_stage0 &&
  soc1/core/fp_pipeline/fregister_read/_T_11 == soc2/core/fp_pipeline/fregister_read/_T_11 &&
  soc1/core/fp_pipeline/fregister_read/_T_14 == soc2/core/fp_pipeline/fregister_read/_T_14 &&
  soc1/core/fp_pipeline/fregister_read/_T_17 == soc2/core/fp_pipeline/fregister_read/_T_17 &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_rs1_data_0 == soc2/core/fp_pipeline/fregister_read/exe_reg_rs1_data_0 &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_rs2_data_0 == soc2/core/fp_pipeline/fregister_read/exe_reg_rs2_data_0 &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_rs3_data_0 == soc2/core/fp_pipeline/fregister_read/exe_reg_rs3_data_0 &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_br_mask == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_br_mask &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_dst_rtype == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_dst_rtype &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_fp_val == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_fp_val &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_fu_code == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_fu_code &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_imm_packed == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_imm_packed &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_is_amo == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_is_amo &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_pdst == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_pdst &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_rob_idx == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_rob_idx &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_stq_idx == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_stq_idx &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_uopc == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_uopc &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_uses_ldq == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_uses_ldq &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_uops_0_uses_stq == soc2/core/fp_pipeline/fregister_read/exe_reg_uops_0_uses_stq &&
  soc1/core/fp_pipeline/fregister_read/exe_reg_valids_0 == soc2/core/fp_pipeline/fregister_read/exe_reg_valids_0 &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_br_mask == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_br_mask &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_dst_rtype == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_dst_rtype &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_fp_val == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_fp_val &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_fu_code == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_fu_code &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_imm_packed == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_imm_packed &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_is_amo == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_is_amo &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_pdst == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_pdst &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_rob_idx == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_rob_idx &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_stq_idx == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_stq_idx &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_uopc == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_uopc &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_uses_ldq == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_uses_ldq &&
  soc1/core/fp_pipeline/fregister_read/rrd_uops_0_uses_stq == soc2/core/fp_pipeline/fregister_read/rrd_uops_0_uses_stq &&
  soc1/core/fp_pipeline/fregister_read/rrd_valids_0 == soc2/core/fp_pipeline/fregister_read/rrd_valids_0 &&
  soc1/core/fp_rename_stage/ren2_uops_0_br_tag == soc2/core/fp_rename_stage/ren2_uops_0_br_tag &&
  soc1/core/fp_rename_stage/ren2_uops_0_dst_rtype == soc2/core/fp_rename_stage/ren2_uops_0_dst_rtype &&
  soc1/core/fp_rename_stage/ren2_uops_0_frs3_en == soc2/core/fp_rename_stage/ren2_uops_0_frs3_en &&
  soc1/core/fp_rename_stage/ren2_uops_0_is_br == soc2/core/fp_rename_stage/ren2_uops_0_is_br &&
  soc1/core/fp_rename_stage/ren2_uops_0_is_jalr == soc2/core/fp_rename_stage/ren2_uops_0_is_jalr &&
  soc1/core/fp_rename_stage/ren2_uops_0_is_sfb == soc2/core/fp_rename_stage/ren2_uops_0_is_sfb &&
  soc1/core/fp_rename_stage/ren2_uops_0_ldst == soc2/core/fp_rename_stage/ren2_uops_0_ldst &&
  soc1/core/fp_rename_stage/ren2_uops_0_ldst_val == soc2/core/fp_rename_stage/ren2_uops_0_ldst_val &&
  soc1/core/fp_rename_stage/ren2_uops_0_lrs1 == soc2/core/fp_rename_stage/ren2_uops_0_lrs1 &&
  soc1/core/fp_rename_stage/ren2_uops_0_lrs1_rtype == soc2/core/fp_rename_stage/ren2_uops_0_lrs1_rtype &&
  soc1/core/fp_rename_stage/ren2_uops_0_lrs2 == soc2/core/fp_rename_stage/ren2_uops_0_lrs2 &&
  soc1/core/fp_rename_stage/ren2_uops_0_lrs2_rtype == soc2/core/fp_rename_stage/ren2_uops_0_lrs2_rtype &&
  soc1/core/fp_rename_stage/ren2_uops_0_lrs3 == soc2/core/fp_rename_stage/ren2_uops_0_lrs3 &&
  soc1/core/fp_rename_stage/ren2_uops_0_prs1 == soc2/core/fp_rename_stage/ren2_uops_0_prs1 &&
  soc1/core/fp_rename_stage/ren2_uops_0_prs2 == soc2/core/fp_rename_stage/ren2_uops_0_prs2 &&
  soc1/core/fp_rename_stage/ren2_uops_0_prs3 == soc2/core/fp_rename_stage/ren2_uops_0_prs3 &&
  soc1/core/fp_rename_stage/ren2_uops_0_stale_pdst == soc2/core/fp_rename_stage/ren2_uops_0_stale_pdst &&
  soc1/core/fp_rename_stage/ren2_uops_1_br_tag == soc2/core/fp_rename_stage/ren2_uops_1_br_tag &&
  soc1/core/fp_rename_stage/ren2_uops_1_dst_rtype == soc2/core/fp_rename_stage/ren2_uops_1_dst_rtype &&
  soc1/core/fp_rename_stage/ren2_uops_1_frs3_en == soc2/core/fp_rename_stage/ren2_uops_1_frs3_en &&
  soc1/core/fp_rename_stage/ren2_uops_1_is_br == soc2/core/fp_rename_stage/ren2_uops_1_is_br &&
  soc1/core/fp_rename_stage/ren2_uops_1_is_jalr == soc2/core/fp_rename_stage/ren2_uops_1_is_jalr &&
  soc1/core/fp_rename_stage/ren2_uops_1_is_sfb == soc2/core/fp_rename_stage/ren2_uops_1_is_sfb &&
  soc1/core/fp_rename_stage/ren2_uops_1_ldst == soc2/core/fp_rename_stage/ren2_uops_1_ldst &&
  soc1/core/fp_rename_stage/ren2_uops_1_ldst_val == soc2/core/fp_rename_stage/ren2_uops_1_ldst_val &&
  soc1/core/fp_rename_stage/ren2_uops_1_lrs1 == soc2/core/fp_rename_stage/ren2_uops_1_lrs1 &&
  soc1/core/fp_rename_stage/ren2_uops_1_lrs1_rtype == soc2/core/fp_rename_stage/ren2_uops_1_lrs1_rtype &&
  soc1/core/fp_rename_stage/ren2_uops_1_lrs2 == soc2/core/fp_rename_stage/ren2_uops_1_lrs2 &&
  soc1/core/fp_rename_stage/ren2_uops_1_lrs2_rtype == soc2/core/fp_rename_stage/ren2_uops_1_lrs2_rtype &&
  soc1/core/fp_rename_stage/ren2_uops_1_lrs3 == soc2/core/fp_rename_stage/ren2_uops_1_lrs3 &&
  soc1/core/fp_rename_stage/ren2_uops_1_prs1 == soc2/core/fp_rename_stage/ren2_uops_1_prs1 &&
  soc1/core/fp_rename_stage/ren2_uops_1_prs2 == soc2/core/fp_rename_stage/ren2_uops_1_prs2 &&
  soc1/core/fp_rename_stage/ren2_uops_1_prs3 == soc2/core/fp_rename_stage/ren2_uops_1_prs3 &&
  soc1/core/fp_rename_stage/ren2_uops_1_stale_pdst == soc2/core/fp_rename_stage/ren2_uops_1_stale_pdst &&
  soc1/core/fp_rename_stage/busytable/busy_table == soc2/core/fp_rename_stage/busytable/busy_table &&
  soc1/core/fp_rename_stage/freelist/_T_509 == soc2/core/fp_rename_stage/freelist/_T_509 &&
  soc1/core/fp_rename_stage/freelist/_T_536 == soc2/core/fp_rename_stage/freelist/_T_536 &&
  soc1/core/fp_rename_stage/freelist/_T_544 == soc2/core/fp_rename_stage/freelist/_T_544 &&
  soc1/core/fp_rename_stage/freelist/_T_571 == soc2/core/fp_rename_stage/freelist/_T_571 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_0 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_0 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_1 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_1 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_10 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_10 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_11 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_11 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_2 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_2 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_3 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_3 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_4 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_4 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_5 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_5 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_6 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_6 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_7 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_7 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_8 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_8 &&
  soc1/core/fp_rename_stage/freelist/br_alloc_lists_9 == soc2/core/fp_rename_stage/freelist/br_alloc_lists_9 &&
  soc1/core/fp_rename_stage/freelist/free_list == soc2/core/fp_rename_stage/freelist/free_list &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_0_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_0_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_10_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_10_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_11_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_11_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_1_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_1_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_2_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_2_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_3_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_3_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_4_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_4_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_5_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_5_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_6_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_6_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_7_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_7_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_8_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_8_9 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_0 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_0 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_1 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_1 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_10 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_10 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_11 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_11 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_12 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_12 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_13 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_13 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_14 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_14 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_15 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_15 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_16 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_16 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_17 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_17 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_18 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_18 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_19 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_19 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_2 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_2 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_20 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_20 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_21 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_21 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_22 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_22 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_23 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_23 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_24 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_24 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_25 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_25 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_26 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_26 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_27 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_27 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_28 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_28 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_29 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_29 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_3 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_3 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_30 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_30 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_31 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_31 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_4 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_4 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_5 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_5 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_6 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_6 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_7 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_7 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_8 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_8 &&
  soc1/core/fp_rename_stage/maptable/br_snapshots_9_9 == soc2/core/fp_rename_stage/maptable/br_snapshots_9_9 &&
  soc1/core/fp_rename_stage/maptable/map_table_0 == soc2/core/fp_rename_stage/maptable/map_table_0 &&
  soc1/core/fp_rename_stage/maptable/map_table_1 == soc2/core/fp_rename_stage/maptable/map_table_1 &&
  soc1/core/fp_rename_stage/maptable/map_table_10 == soc2/core/fp_rename_stage/maptable/map_table_10 &&
  soc1/core/fp_rename_stage/maptable/map_table_11 == soc2/core/fp_rename_stage/maptable/map_table_11 &&
  soc1/core/fp_rename_stage/maptable/map_table_12 == soc2/core/fp_rename_stage/maptable/map_table_12 &&
  soc1/core/fp_rename_stage/maptable/map_table_13 == soc2/core/fp_rename_stage/maptable/map_table_13 &&
  soc1/core/fp_rename_stage/maptable/map_table_14 == soc2/core/fp_rename_stage/maptable/map_table_14 &&
  soc1/core/fp_rename_stage/maptable/map_table_15 == soc2/core/fp_rename_stage/maptable/map_table_15 &&
  soc1/core/fp_rename_stage/maptable/map_table_16 == soc2/core/fp_rename_stage/maptable/map_table_16 &&
  soc1/core/fp_rename_stage/maptable/map_table_17 == soc2/core/fp_rename_stage/maptable/map_table_17 &&
  soc1/core/fp_rename_stage/maptable/map_table_18 == soc2/core/fp_rename_stage/maptable/map_table_18 &&
  soc1/core/fp_rename_stage/maptable/map_table_19 == soc2/core/fp_rename_stage/maptable/map_table_19 &&
  soc1/core/fp_rename_stage/maptable/map_table_2 == soc2/core/fp_rename_stage/maptable/map_table_2 &&
  soc1/core/fp_rename_stage/maptable/map_table_20 == soc2/core/fp_rename_stage/maptable/map_table_20 &&
  soc1/core/fp_rename_stage/maptable/map_table_21 == soc2/core/fp_rename_stage/maptable/map_table_21 &&
  soc1/core/fp_rename_stage/maptable/map_table_22 == soc2/core/fp_rename_stage/maptable/map_table_22 &&
  soc1/core/fp_rename_stage/maptable/map_table_23 == soc2/core/fp_rename_stage/maptable/map_table_23 &&
  soc1/core/fp_rename_stage/maptable/map_table_24 == soc2/core/fp_rename_stage/maptable/map_table_24 &&
  soc1/core/fp_rename_stage/maptable/map_table_25 == soc2/core/fp_rename_stage/maptable/map_table_25 &&
  soc1/core/fp_rename_stage/maptable/map_table_26 == soc2/core/fp_rename_stage/maptable/map_table_26 &&
  soc1/core/fp_rename_stage/maptable/map_table_27 == soc2/core/fp_rename_stage/maptable/map_table_27 &&
  soc1/core/fp_rename_stage/maptable/map_table_28 == soc2/core/fp_rename_stage/maptable/map_table_28 &&
  soc1/core/fp_rename_stage/maptable/map_table_29 == soc2/core/fp_rename_stage/maptable/map_table_29 &&
  soc1/core/fp_rename_stage/maptable/map_table_3 == soc2/core/fp_rename_stage/maptable/map_table_3 &&
  soc1/core/fp_rename_stage/maptable/map_table_30 == soc2/core/fp_rename_stage/maptable/map_table_30 &&
  soc1/core/fp_rename_stage/maptable/map_table_31 == soc2/core/fp_rename_stage/maptable/map_table_31 &&
  soc1/core/fp_rename_stage/maptable/map_table_4 == soc2/core/fp_rename_stage/maptable/map_table_4 &&
  soc1/core/fp_rename_stage/maptable/map_table_5 == soc2/core/fp_rename_stage/maptable/map_table_5 &&
  soc1/core/fp_rename_stage/maptable/map_table_6 == soc2/core/fp_rename_stage/maptable/map_table_6 &&
  soc1/core/fp_rename_stage/maptable/map_table_7 == soc2/core/fp_rename_stage/maptable/map_table_7 &&
  soc1/core/fp_rename_stage/maptable/map_table_8 == soc2/core/fp_rename_stage/maptable/map_table_8 &&
  soc1/core/fp_rename_stage/maptable/map_table_9 == soc2/core/fp_rename_stage/maptable/map_table_9 &&
  soc1/core/int_issue_unit/_T_454 == soc2/core/int_issue_unit/_T_454 &&
  soc1/core/int_issue_unit/_T_456 == soc2/core/int_issue_unit/_T_456 &&
  soc1/core/int_issue_unit/slots_0/p1 == soc2/core/int_issue_unit/slots_0/p1 &&
  soc1/core/int_issue_unit/slots_0/p1_poisoned == soc2/core/int_issue_unit/slots_0/p1_poisoned &&
  soc1/core/int_issue_unit/slots_0/p2 == soc2/core/int_issue_unit/slots_0/p2 &&
  soc1/core/int_issue_unit/slots_0/p2_poisoned == soc2/core/int_issue_unit/slots_0/p2_poisoned &&
  soc1/core/int_issue_unit/slots_0/p3 == soc2/core/int_issue_unit/slots_0/p3 &&
  soc1/core/int_issue_unit/slots_0/ppred == soc2/core/int_issue_unit/slots_0/ppred &&
  soc1/core/int_issue_unit/slots_0/slot_uop_br_mask == soc2/core/int_issue_unit/slots_0/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_0/slot_uop_br_tag == soc2/core/int_issue_unit/slots_0/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_0/slot_uop_bypassable == soc2/core/int_issue_unit/slots_0/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_0/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_0/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_0/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_0/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_0/slot_uop_fp_val == soc2/core/int_issue_unit/slots_0/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_0/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_0/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_0/slot_uop_fu_code == soc2/core/int_issue_unit/slots_0/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_0/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_0/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_amo == soc2/core/int_issue_unit/slots_0/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_br == soc2/core/int_issue_unit/slots_0/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_fence == soc2/core/int_issue_unit/slots_0/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_jal == soc2/core/int_issue_unit/slots_0/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_0/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_0/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_0/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_0/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_0/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_0/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_0/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_0/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_0/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_0/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_0/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_0/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_0/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_0/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_0/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_0/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_0/slot_uop_mem_size == soc2/core/int_issue_unit/slots_0/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_0/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_0/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_0/slot_uop_pdst == soc2/core/int_issue_unit/slots_0/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_0/slot_uop_prs1 == soc2/core/int_issue_unit/slots_0/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_0/slot_uop_prs2 == soc2/core/int_issue_unit/slots_0/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_0/slot_uop_prs3 == soc2/core/int_issue_unit/slots_0/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_0/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_0/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_0/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_0/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_0/slot_uop_taken == soc2/core/int_issue_unit/slots_0/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_0/slot_uop_uopc == soc2/core/int_issue_unit/slots_0/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_0/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_0/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_0/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_0/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_0/state == soc2/core/int_issue_unit/slots_0/state &&
  soc1/core/int_issue_unit/slots_1/p1 == soc2/core/int_issue_unit/slots_1/p1 &&
  soc1/core/int_issue_unit/slots_1/p1_poisoned == soc2/core/int_issue_unit/slots_1/p1_poisoned &&
  soc1/core/int_issue_unit/slots_1/p2 == soc2/core/int_issue_unit/slots_1/p2 &&
  soc1/core/int_issue_unit/slots_1/p2_poisoned == soc2/core/int_issue_unit/slots_1/p2_poisoned &&
  soc1/core/int_issue_unit/slots_1/p3 == soc2/core/int_issue_unit/slots_1/p3 &&
  soc1/core/int_issue_unit/slots_1/ppred == soc2/core/int_issue_unit/slots_1/ppred &&
  soc1/core/int_issue_unit/slots_1/slot_uop_br_mask == soc2/core/int_issue_unit/slots_1/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_1/slot_uop_br_tag == soc2/core/int_issue_unit/slots_1/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_1/slot_uop_bypassable == soc2/core/int_issue_unit/slots_1/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_1/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_1/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_1/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_1/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_1/slot_uop_fp_val == soc2/core/int_issue_unit/slots_1/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_1/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_1/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_1/slot_uop_fu_code == soc2/core/int_issue_unit/slots_1/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_1/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_1/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_amo == soc2/core/int_issue_unit/slots_1/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_br == soc2/core/int_issue_unit/slots_1/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_fence == soc2/core/int_issue_unit/slots_1/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_jal == soc2/core/int_issue_unit/slots_1/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_1/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_1/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_1/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_1/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_1/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_1/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_1/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_1/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_1/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_1/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_1/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_1/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_1/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_1/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_1/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_1/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_1/slot_uop_mem_size == soc2/core/int_issue_unit/slots_1/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_1/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_1/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_1/slot_uop_pdst == soc2/core/int_issue_unit/slots_1/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_1/slot_uop_prs1 == soc2/core/int_issue_unit/slots_1/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_1/slot_uop_prs2 == soc2/core/int_issue_unit/slots_1/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_1/slot_uop_prs3 == soc2/core/int_issue_unit/slots_1/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_1/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_1/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_1/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_1/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_1/slot_uop_taken == soc2/core/int_issue_unit/slots_1/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_1/slot_uop_uopc == soc2/core/int_issue_unit/slots_1/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_1/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_1/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_1/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_1/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_1/state == soc2/core/int_issue_unit/slots_1/state &&
  soc1/core/int_issue_unit/slots_10/p1 == soc2/core/int_issue_unit/slots_10/p1 &&
  soc1/core/int_issue_unit/slots_10/p1_poisoned == soc2/core/int_issue_unit/slots_10/p1_poisoned &&
  soc1/core/int_issue_unit/slots_10/p2 == soc2/core/int_issue_unit/slots_10/p2 &&
  soc1/core/int_issue_unit/slots_10/p2_poisoned == soc2/core/int_issue_unit/slots_10/p2_poisoned &&
  soc1/core/int_issue_unit/slots_10/p3 == soc2/core/int_issue_unit/slots_10/p3 &&
  soc1/core/int_issue_unit/slots_10/ppred == soc2/core/int_issue_unit/slots_10/ppred &&
  soc1/core/int_issue_unit/slots_10/slot_uop_br_mask == soc2/core/int_issue_unit/slots_10/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_10/slot_uop_br_tag == soc2/core/int_issue_unit/slots_10/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_10/slot_uop_bypassable == soc2/core/int_issue_unit/slots_10/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_10/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_10/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_10/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_10/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_10/slot_uop_fp_val == soc2/core/int_issue_unit/slots_10/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_10/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_10/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_10/slot_uop_fu_code == soc2/core/int_issue_unit/slots_10/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_10/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_10/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_amo == soc2/core/int_issue_unit/slots_10/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_br == soc2/core/int_issue_unit/slots_10/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_fence == soc2/core/int_issue_unit/slots_10/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_jal == soc2/core/int_issue_unit/slots_10/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_10/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_10/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_10/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_10/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_10/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_10/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_10/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_10/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_10/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_10/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_10/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_10/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_10/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_10/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_10/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_10/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_10/slot_uop_mem_size == soc2/core/int_issue_unit/slots_10/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_10/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_10/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_10/slot_uop_pdst == soc2/core/int_issue_unit/slots_10/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_10/slot_uop_prs1 == soc2/core/int_issue_unit/slots_10/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_10/slot_uop_prs2 == soc2/core/int_issue_unit/slots_10/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_10/slot_uop_prs3 == soc2/core/int_issue_unit/slots_10/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_10/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_10/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_10/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_10/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_10/slot_uop_taken == soc2/core/int_issue_unit/slots_10/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_10/slot_uop_uopc == soc2/core/int_issue_unit/slots_10/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_10/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_10/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_10/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_10/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_10/state == soc2/core/int_issue_unit/slots_10/state &&
  soc1/core/int_issue_unit/slots_11/p1 == soc2/core/int_issue_unit/slots_11/p1 &&
  soc1/core/int_issue_unit/slots_11/p1_poisoned == soc2/core/int_issue_unit/slots_11/p1_poisoned &&
  soc1/core/int_issue_unit/slots_11/p2 == soc2/core/int_issue_unit/slots_11/p2 &&
  soc1/core/int_issue_unit/slots_11/p2_poisoned == soc2/core/int_issue_unit/slots_11/p2_poisoned &&
  soc1/core/int_issue_unit/slots_11/p3 == soc2/core/int_issue_unit/slots_11/p3 &&
  soc1/core/int_issue_unit/slots_11/ppred == soc2/core/int_issue_unit/slots_11/ppred &&
  soc1/core/int_issue_unit/slots_11/slot_uop_br_mask == soc2/core/int_issue_unit/slots_11/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_11/slot_uop_br_tag == soc2/core/int_issue_unit/slots_11/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_11/slot_uop_bypassable == soc2/core/int_issue_unit/slots_11/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_11/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_11/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_11/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_11/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_11/slot_uop_fp_val == soc2/core/int_issue_unit/slots_11/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_11/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_11/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_11/slot_uop_fu_code == soc2/core/int_issue_unit/slots_11/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_11/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_11/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_amo == soc2/core/int_issue_unit/slots_11/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_br == soc2/core/int_issue_unit/slots_11/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_fence == soc2/core/int_issue_unit/slots_11/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_jal == soc2/core/int_issue_unit/slots_11/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_11/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_11/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_11/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_11/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_11/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_11/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_11/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_11/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_11/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_11/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_11/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_11/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_11/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_11/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_11/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_11/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_11/slot_uop_mem_size == soc2/core/int_issue_unit/slots_11/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_11/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_11/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_11/slot_uop_pdst == soc2/core/int_issue_unit/slots_11/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_11/slot_uop_prs1 == soc2/core/int_issue_unit/slots_11/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_11/slot_uop_prs2 == soc2/core/int_issue_unit/slots_11/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_11/slot_uop_prs3 == soc2/core/int_issue_unit/slots_11/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_11/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_11/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_11/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_11/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_11/slot_uop_taken == soc2/core/int_issue_unit/slots_11/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_11/slot_uop_uopc == soc2/core/int_issue_unit/slots_11/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_11/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_11/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_11/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_11/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_11/state == soc2/core/int_issue_unit/slots_11/state &&
  soc1/core/int_issue_unit/slots_12/p1 == soc2/core/int_issue_unit/slots_12/p1 &&
  soc1/core/int_issue_unit/slots_12/p1_poisoned == soc2/core/int_issue_unit/slots_12/p1_poisoned &&
  soc1/core/int_issue_unit/slots_12/p2 == soc2/core/int_issue_unit/slots_12/p2 &&
  soc1/core/int_issue_unit/slots_12/p2_poisoned == soc2/core/int_issue_unit/slots_12/p2_poisoned &&
  soc1/core/int_issue_unit/slots_12/p3 == soc2/core/int_issue_unit/slots_12/p3 &&
  soc1/core/int_issue_unit/slots_12/ppred == soc2/core/int_issue_unit/slots_12/ppred &&
  soc1/core/int_issue_unit/slots_12/slot_uop_br_mask == soc2/core/int_issue_unit/slots_12/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_12/slot_uop_br_tag == soc2/core/int_issue_unit/slots_12/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_12/slot_uop_bypassable == soc2/core/int_issue_unit/slots_12/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_12/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_12/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_12/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_12/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_12/slot_uop_fp_val == soc2/core/int_issue_unit/slots_12/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_12/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_12/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_12/slot_uop_fu_code == soc2/core/int_issue_unit/slots_12/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_12/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_12/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_amo == soc2/core/int_issue_unit/slots_12/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_br == soc2/core/int_issue_unit/slots_12/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_fence == soc2/core/int_issue_unit/slots_12/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_jal == soc2/core/int_issue_unit/slots_12/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_12/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_12/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_12/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_12/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_12/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_12/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_12/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_12/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_12/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_12/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_12/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_12/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_12/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_12/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_12/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_12/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_12/slot_uop_mem_size == soc2/core/int_issue_unit/slots_12/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_12/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_12/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_12/slot_uop_pdst == soc2/core/int_issue_unit/slots_12/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_12/slot_uop_prs1 == soc2/core/int_issue_unit/slots_12/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_12/slot_uop_prs2 == soc2/core/int_issue_unit/slots_12/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_12/slot_uop_prs3 == soc2/core/int_issue_unit/slots_12/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_12/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_12/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_12/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_12/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_12/slot_uop_taken == soc2/core/int_issue_unit/slots_12/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_12/slot_uop_uopc == soc2/core/int_issue_unit/slots_12/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_12/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_12/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_12/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_12/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_12/state == soc2/core/int_issue_unit/slots_12/state &&
  soc1/core/int_issue_unit/slots_13/p1 == soc2/core/int_issue_unit/slots_13/p1 &&
  soc1/core/int_issue_unit/slots_13/p1_poisoned == soc2/core/int_issue_unit/slots_13/p1_poisoned &&
  soc1/core/int_issue_unit/slots_13/p2 == soc2/core/int_issue_unit/slots_13/p2 &&
  soc1/core/int_issue_unit/slots_13/p2_poisoned == soc2/core/int_issue_unit/slots_13/p2_poisoned &&
  soc1/core/int_issue_unit/slots_13/p3 == soc2/core/int_issue_unit/slots_13/p3 &&
  soc1/core/int_issue_unit/slots_13/ppred == soc2/core/int_issue_unit/slots_13/ppred &&
  soc1/core/int_issue_unit/slots_13/slot_uop_br_mask == soc2/core/int_issue_unit/slots_13/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_13/slot_uop_br_tag == soc2/core/int_issue_unit/slots_13/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_13/slot_uop_bypassable == soc2/core/int_issue_unit/slots_13/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_13/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_13/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_13/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_13/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_13/slot_uop_fp_val == soc2/core/int_issue_unit/slots_13/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_13/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_13/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_13/slot_uop_fu_code == soc2/core/int_issue_unit/slots_13/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_13/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_13/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_amo == soc2/core/int_issue_unit/slots_13/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_br == soc2/core/int_issue_unit/slots_13/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_fence == soc2/core/int_issue_unit/slots_13/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_jal == soc2/core/int_issue_unit/slots_13/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_13/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_13/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_13/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_13/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_13/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_13/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_13/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_13/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_13/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_13/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_13/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_13/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_13/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_13/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_13/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_13/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_13/slot_uop_mem_size == soc2/core/int_issue_unit/slots_13/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_13/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_13/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_13/slot_uop_pdst == soc2/core/int_issue_unit/slots_13/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_13/slot_uop_prs1 == soc2/core/int_issue_unit/slots_13/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_13/slot_uop_prs2 == soc2/core/int_issue_unit/slots_13/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_13/slot_uop_prs3 == soc2/core/int_issue_unit/slots_13/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_13/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_13/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_13/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_13/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_13/slot_uop_taken == soc2/core/int_issue_unit/slots_13/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_13/slot_uop_uopc == soc2/core/int_issue_unit/slots_13/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_13/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_13/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_13/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_13/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_13/state == soc2/core/int_issue_unit/slots_13/state &&
  soc1/core/int_issue_unit/slots_14/p1 == soc2/core/int_issue_unit/slots_14/p1 &&
  soc1/core/int_issue_unit/slots_14/p1_poisoned == soc2/core/int_issue_unit/slots_14/p1_poisoned &&
  soc1/core/int_issue_unit/slots_14/p2 == soc2/core/int_issue_unit/slots_14/p2 &&
  soc1/core/int_issue_unit/slots_14/p2_poisoned == soc2/core/int_issue_unit/slots_14/p2_poisoned &&
  soc1/core/int_issue_unit/slots_14/p3 == soc2/core/int_issue_unit/slots_14/p3 &&
  soc1/core/int_issue_unit/slots_14/ppred == soc2/core/int_issue_unit/slots_14/ppred &&
  soc1/core/int_issue_unit/slots_14/slot_uop_br_mask == soc2/core/int_issue_unit/slots_14/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_14/slot_uop_br_tag == soc2/core/int_issue_unit/slots_14/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_14/slot_uop_bypassable == soc2/core/int_issue_unit/slots_14/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_14/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_14/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_14/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_14/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_14/slot_uop_fp_val == soc2/core/int_issue_unit/slots_14/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_14/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_14/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_14/slot_uop_fu_code == soc2/core/int_issue_unit/slots_14/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_14/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_14/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_amo == soc2/core/int_issue_unit/slots_14/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_br == soc2/core/int_issue_unit/slots_14/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_fence == soc2/core/int_issue_unit/slots_14/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_jal == soc2/core/int_issue_unit/slots_14/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_14/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_14/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_14/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_14/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_14/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_14/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_14/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_14/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_14/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_14/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_14/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_14/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_14/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_14/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_14/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_14/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_14/slot_uop_mem_size == soc2/core/int_issue_unit/slots_14/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_14/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_14/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_14/slot_uop_pdst == soc2/core/int_issue_unit/slots_14/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_14/slot_uop_prs1 == soc2/core/int_issue_unit/slots_14/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_14/slot_uop_prs2 == soc2/core/int_issue_unit/slots_14/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_14/slot_uop_prs3 == soc2/core/int_issue_unit/slots_14/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_14/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_14/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_14/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_14/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_14/slot_uop_taken == soc2/core/int_issue_unit/slots_14/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_14/slot_uop_uopc == soc2/core/int_issue_unit/slots_14/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_14/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_14/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_14/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_14/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_14/state == soc2/core/int_issue_unit/slots_14/state &&
  soc1/core/int_issue_unit/slots_15/p1 == soc2/core/int_issue_unit/slots_15/p1 &&
  soc1/core/int_issue_unit/slots_15/p1_poisoned == soc2/core/int_issue_unit/slots_15/p1_poisoned &&
  soc1/core/int_issue_unit/slots_15/p2 == soc2/core/int_issue_unit/slots_15/p2 &&
  soc1/core/int_issue_unit/slots_15/p2_poisoned == soc2/core/int_issue_unit/slots_15/p2_poisoned &&
  soc1/core/int_issue_unit/slots_15/p3 == soc2/core/int_issue_unit/slots_15/p3 &&
  soc1/core/int_issue_unit/slots_15/ppred == soc2/core/int_issue_unit/slots_15/ppred &&
  soc1/core/int_issue_unit/slots_15/slot_uop_br_mask == soc2/core/int_issue_unit/slots_15/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_15/slot_uop_br_tag == soc2/core/int_issue_unit/slots_15/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_15/slot_uop_bypassable == soc2/core/int_issue_unit/slots_15/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_15/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_15/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_15/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_15/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_15/slot_uop_fp_val == soc2/core/int_issue_unit/slots_15/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_15/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_15/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_15/slot_uop_fu_code == soc2/core/int_issue_unit/slots_15/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_15/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_15/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_amo == soc2/core/int_issue_unit/slots_15/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_br == soc2/core/int_issue_unit/slots_15/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_fence == soc2/core/int_issue_unit/slots_15/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_jal == soc2/core/int_issue_unit/slots_15/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_15/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_15/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_15/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_15/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_15/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_15/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_15/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_15/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_15/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_15/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_15/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_15/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_15/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_15/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_15/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_15/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_15/slot_uop_mem_size == soc2/core/int_issue_unit/slots_15/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_15/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_15/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_15/slot_uop_pdst == soc2/core/int_issue_unit/slots_15/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_15/slot_uop_prs1 == soc2/core/int_issue_unit/slots_15/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_15/slot_uop_prs2 == soc2/core/int_issue_unit/slots_15/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_15/slot_uop_prs3 == soc2/core/int_issue_unit/slots_15/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_15/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_15/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_15/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_15/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_15/slot_uop_taken == soc2/core/int_issue_unit/slots_15/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_15/slot_uop_uopc == soc2/core/int_issue_unit/slots_15/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_15/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_15/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_15/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_15/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_15/state == soc2/core/int_issue_unit/slots_15/state &&
  soc1/core/int_issue_unit/slots_16/p1 == soc2/core/int_issue_unit/slots_16/p1 &&
  soc1/core/int_issue_unit/slots_16/p1_poisoned == soc2/core/int_issue_unit/slots_16/p1_poisoned &&
  soc1/core/int_issue_unit/slots_16/p2 == soc2/core/int_issue_unit/slots_16/p2 &&
  soc1/core/int_issue_unit/slots_16/p2_poisoned == soc2/core/int_issue_unit/slots_16/p2_poisoned &&
  soc1/core/int_issue_unit/slots_16/p3 == soc2/core/int_issue_unit/slots_16/p3 &&
  soc1/core/int_issue_unit/slots_16/ppred == soc2/core/int_issue_unit/slots_16/ppred &&
  soc1/core/int_issue_unit/slots_16/slot_uop_br_mask == soc2/core/int_issue_unit/slots_16/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_16/slot_uop_br_tag == soc2/core/int_issue_unit/slots_16/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_16/slot_uop_bypassable == soc2/core/int_issue_unit/slots_16/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_16/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_16/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_16/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_16/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_16/slot_uop_fp_val == soc2/core/int_issue_unit/slots_16/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_16/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_16/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_16/slot_uop_fu_code == soc2/core/int_issue_unit/slots_16/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_16/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_16/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_amo == soc2/core/int_issue_unit/slots_16/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_br == soc2/core/int_issue_unit/slots_16/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_fence == soc2/core/int_issue_unit/slots_16/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_jal == soc2/core/int_issue_unit/slots_16/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_16/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_16/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_16/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_16/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_16/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_16/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_16/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_16/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_16/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_16/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_16/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_16/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_16/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_16/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_16/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_16/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_16/slot_uop_mem_size == soc2/core/int_issue_unit/slots_16/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_16/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_16/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_16/slot_uop_pdst == soc2/core/int_issue_unit/slots_16/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_16/slot_uop_prs1 == soc2/core/int_issue_unit/slots_16/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_16/slot_uop_prs2 == soc2/core/int_issue_unit/slots_16/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_16/slot_uop_prs3 == soc2/core/int_issue_unit/slots_16/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_16/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_16/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_16/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_16/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_16/slot_uop_taken == soc2/core/int_issue_unit/slots_16/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_16/slot_uop_uopc == soc2/core/int_issue_unit/slots_16/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_16/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_16/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_16/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_16/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_16/state == soc2/core/int_issue_unit/slots_16/state &&
  soc1/core/int_issue_unit/slots_17/p1 == soc2/core/int_issue_unit/slots_17/p1 &&
  soc1/core/int_issue_unit/slots_17/p1_poisoned == soc2/core/int_issue_unit/slots_17/p1_poisoned &&
  soc1/core/int_issue_unit/slots_17/p2 == soc2/core/int_issue_unit/slots_17/p2 &&
  soc1/core/int_issue_unit/slots_17/p2_poisoned == soc2/core/int_issue_unit/slots_17/p2_poisoned &&
  soc1/core/int_issue_unit/slots_17/p3 == soc2/core/int_issue_unit/slots_17/p3 &&
  soc1/core/int_issue_unit/slots_17/ppred == soc2/core/int_issue_unit/slots_17/ppred &&
  soc1/core/int_issue_unit/slots_17/slot_uop_br_mask == soc2/core/int_issue_unit/slots_17/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_17/slot_uop_br_tag == soc2/core/int_issue_unit/slots_17/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_17/slot_uop_bypassable == soc2/core/int_issue_unit/slots_17/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_17/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_17/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_17/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_17/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_17/slot_uop_fp_val == soc2/core/int_issue_unit/slots_17/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_17/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_17/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_17/slot_uop_fu_code == soc2/core/int_issue_unit/slots_17/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_17/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_17/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_amo == soc2/core/int_issue_unit/slots_17/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_br == soc2/core/int_issue_unit/slots_17/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_fence == soc2/core/int_issue_unit/slots_17/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_jal == soc2/core/int_issue_unit/slots_17/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_17/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_17/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_17/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_17/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_17/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_17/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_17/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_17/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_17/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_17/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_17/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_17/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_17/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_17/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_17/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_17/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_17/slot_uop_mem_size == soc2/core/int_issue_unit/slots_17/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_17/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_17/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_17/slot_uop_pdst == soc2/core/int_issue_unit/slots_17/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_17/slot_uop_prs1 == soc2/core/int_issue_unit/slots_17/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_17/slot_uop_prs2 == soc2/core/int_issue_unit/slots_17/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_17/slot_uop_prs3 == soc2/core/int_issue_unit/slots_17/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_17/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_17/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_17/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_17/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_17/slot_uop_taken == soc2/core/int_issue_unit/slots_17/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_17/slot_uop_uopc == soc2/core/int_issue_unit/slots_17/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_17/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_17/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_17/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_17/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_17/state == soc2/core/int_issue_unit/slots_17/state &&
  soc1/core/int_issue_unit/slots_18/p1 == soc2/core/int_issue_unit/slots_18/p1 &&
  soc1/core/int_issue_unit/slots_18/p1_poisoned == soc2/core/int_issue_unit/slots_18/p1_poisoned &&
  soc1/core/int_issue_unit/slots_18/p2 == soc2/core/int_issue_unit/slots_18/p2 &&
  soc1/core/int_issue_unit/slots_18/p2_poisoned == soc2/core/int_issue_unit/slots_18/p2_poisoned &&
  soc1/core/int_issue_unit/slots_18/p3 == soc2/core/int_issue_unit/slots_18/p3 &&
  soc1/core/int_issue_unit/slots_18/ppred == soc2/core/int_issue_unit/slots_18/ppred &&
  soc1/core/int_issue_unit/slots_18/slot_uop_br_mask == soc2/core/int_issue_unit/slots_18/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_18/slot_uop_br_tag == soc2/core/int_issue_unit/slots_18/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_18/slot_uop_bypassable == soc2/core/int_issue_unit/slots_18/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_18/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_18/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_18/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_18/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_18/slot_uop_fp_val == soc2/core/int_issue_unit/slots_18/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_18/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_18/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_18/slot_uop_fu_code == soc2/core/int_issue_unit/slots_18/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_18/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_18/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_amo == soc2/core/int_issue_unit/slots_18/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_br == soc2/core/int_issue_unit/slots_18/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_fence == soc2/core/int_issue_unit/slots_18/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_jal == soc2/core/int_issue_unit/slots_18/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_18/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_18/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_18/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_18/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_18/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_18/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_18/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_18/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_18/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_18/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_18/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_18/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_18/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_18/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_18/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_18/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_18/slot_uop_mem_size == soc2/core/int_issue_unit/slots_18/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_18/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_18/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_18/slot_uop_pdst == soc2/core/int_issue_unit/slots_18/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_18/slot_uop_prs1 == soc2/core/int_issue_unit/slots_18/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_18/slot_uop_prs2 == soc2/core/int_issue_unit/slots_18/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_18/slot_uop_prs3 == soc2/core/int_issue_unit/slots_18/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_18/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_18/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_18/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_18/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_18/slot_uop_taken == soc2/core/int_issue_unit/slots_18/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_18/slot_uop_uopc == soc2/core/int_issue_unit/slots_18/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_18/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_18/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_18/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_18/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_18/state == soc2/core/int_issue_unit/slots_18/state &&
  soc1/core/int_issue_unit/slots_19/p1 == soc2/core/int_issue_unit/slots_19/p1 &&
  soc1/core/int_issue_unit/slots_19/p1_poisoned == soc2/core/int_issue_unit/slots_19/p1_poisoned &&
  soc1/core/int_issue_unit/slots_19/p2 == soc2/core/int_issue_unit/slots_19/p2 &&
  soc1/core/int_issue_unit/slots_19/p2_poisoned == soc2/core/int_issue_unit/slots_19/p2_poisoned &&
  soc1/core/int_issue_unit/slots_19/p3 == soc2/core/int_issue_unit/slots_19/p3 &&
  soc1/core/int_issue_unit/slots_19/ppred == soc2/core/int_issue_unit/slots_19/ppred &&
  soc1/core/int_issue_unit/slots_19/slot_uop_br_mask == soc2/core/int_issue_unit/slots_19/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_19/slot_uop_br_tag == soc2/core/int_issue_unit/slots_19/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_19/slot_uop_bypassable == soc2/core/int_issue_unit/slots_19/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_19/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_19/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_19/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_19/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_19/slot_uop_fp_val == soc2/core/int_issue_unit/slots_19/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_19/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_19/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_19/slot_uop_fu_code == soc2/core/int_issue_unit/slots_19/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_19/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_19/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_amo == soc2/core/int_issue_unit/slots_19/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_br == soc2/core/int_issue_unit/slots_19/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_fence == soc2/core/int_issue_unit/slots_19/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_jal == soc2/core/int_issue_unit/slots_19/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_19/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_19/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_19/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_19/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_19/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_19/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_19/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_19/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_19/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_19/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_19/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_19/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_19/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_19/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_19/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_19/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_19/slot_uop_mem_size == soc2/core/int_issue_unit/slots_19/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_19/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_19/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_19/slot_uop_pdst == soc2/core/int_issue_unit/slots_19/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_19/slot_uop_prs1 == soc2/core/int_issue_unit/slots_19/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_19/slot_uop_prs2 == soc2/core/int_issue_unit/slots_19/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_19/slot_uop_prs3 == soc2/core/int_issue_unit/slots_19/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_19/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_19/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_19/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_19/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_19/slot_uop_taken == soc2/core/int_issue_unit/slots_19/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_19/slot_uop_uopc == soc2/core/int_issue_unit/slots_19/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_19/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_19/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_19/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_19/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_19/state == soc2/core/int_issue_unit/slots_19/state &&
  soc1/core/int_issue_unit/slots_2/p1 == soc2/core/int_issue_unit/slots_2/p1 &&
  soc1/core/int_issue_unit/slots_2/p1_poisoned == soc2/core/int_issue_unit/slots_2/p1_poisoned &&
  soc1/core/int_issue_unit/slots_2/p2 == soc2/core/int_issue_unit/slots_2/p2 &&
  soc1/core/int_issue_unit/slots_2/p2_poisoned == soc2/core/int_issue_unit/slots_2/p2_poisoned &&
  soc1/core/int_issue_unit/slots_2/p3 == soc2/core/int_issue_unit/slots_2/p3 &&
  soc1/core/int_issue_unit/slots_2/ppred == soc2/core/int_issue_unit/slots_2/ppred &&
  soc1/core/int_issue_unit/slots_2/slot_uop_br_mask == soc2/core/int_issue_unit/slots_2/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_2/slot_uop_br_tag == soc2/core/int_issue_unit/slots_2/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_2/slot_uop_bypassable == soc2/core/int_issue_unit/slots_2/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_2/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_2/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_2/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_2/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_2/slot_uop_fp_val == soc2/core/int_issue_unit/slots_2/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_2/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_2/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_2/slot_uop_fu_code == soc2/core/int_issue_unit/slots_2/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_2/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_2/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_amo == soc2/core/int_issue_unit/slots_2/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_br == soc2/core/int_issue_unit/slots_2/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_fence == soc2/core/int_issue_unit/slots_2/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_jal == soc2/core/int_issue_unit/slots_2/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_2/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_2/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_2/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_2/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_2/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_2/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_2/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_2/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_2/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_2/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_2/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_2/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_2/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_2/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_2/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_2/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_2/slot_uop_mem_size == soc2/core/int_issue_unit/slots_2/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_2/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_2/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_2/slot_uop_pdst == soc2/core/int_issue_unit/slots_2/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_2/slot_uop_prs1 == soc2/core/int_issue_unit/slots_2/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_2/slot_uop_prs2 == soc2/core/int_issue_unit/slots_2/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_2/slot_uop_prs3 == soc2/core/int_issue_unit/slots_2/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_2/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_2/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_2/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_2/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_2/slot_uop_taken == soc2/core/int_issue_unit/slots_2/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_2/slot_uop_uopc == soc2/core/int_issue_unit/slots_2/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_2/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_2/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_2/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_2/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_2/state == soc2/core/int_issue_unit/slots_2/state &&
  soc1/core/int_issue_unit/slots_3/p1 == soc2/core/int_issue_unit/slots_3/p1 &&
  soc1/core/int_issue_unit/slots_3/p1_poisoned == soc2/core/int_issue_unit/slots_3/p1_poisoned &&
  soc1/core/int_issue_unit/slots_3/p2 == soc2/core/int_issue_unit/slots_3/p2 &&
  soc1/core/int_issue_unit/slots_3/p2_poisoned == soc2/core/int_issue_unit/slots_3/p2_poisoned &&
  soc1/core/int_issue_unit/slots_3/p3 == soc2/core/int_issue_unit/slots_3/p3 &&
  soc1/core/int_issue_unit/slots_3/ppred == soc2/core/int_issue_unit/slots_3/ppred &&
  soc1/core/int_issue_unit/slots_3/slot_uop_br_mask == soc2/core/int_issue_unit/slots_3/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_3/slot_uop_br_tag == soc2/core/int_issue_unit/slots_3/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_3/slot_uop_bypassable == soc2/core/int_issue_unit/slots_3/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_3/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_3/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_3/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_3/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_3/slot_uop_fp_val == soc2/core/int_issue_unit/slots_3/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_3/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_3/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_3/slot_uop_fu_code == soc2/core/int_issue_unit/slots_3/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_3/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_3/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_amo == soc2/core/int_issue_unit/slots_3/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_br == soc2/core/int_issue_unit/slots_3/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_fence == soc2/core/int_issue_unit/slots_3/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_jal == soc2/core/int_issue_unit/slots_3/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_3/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_3/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_3/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_3/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_3/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_3/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_3/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_3/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_3/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_3/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_3/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_3/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_3/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_3/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_3/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_3/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_3/slot_uop_mem_size == soc2/core/int_issue_unit/slots_3/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_3/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_3/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_3/slot_uop_pdst == soc2/core/int_issue_unit/slots_3/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_3/slot_uop_prs1 == soc2/core/int_issue_unit/slots_3/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_3/slot_uop_prs2 == soc2/core/int_issue_unit/slots_3/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_3/slot_uop_prs3 == soc2/core/int_issue_unit/slots_3/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_3/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_3/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_3/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_3/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_3/slot_uop_taken == soc2/core/int_issue_unit/slots_3/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_3/slot_uop_uopc == soc2/core/int_issue_unit/slots_3/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_3/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_3/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_3/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_3/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_3/state == soc2/core/int_issue_unit/slots_3/state &&
  soc1/core/int_issue_unit/slots_4/p1 == soc2/core/int_issue_unit/slots_4/p1 &&
  soc1/core/int_issue_unit/slots_4/p1_poisoned == soc2/core/int_issue_unit/slots_4/p1_poisoned &&
  soc1/core/int_issue_unit/slots_4/p2 == soc2/core/int_issue_unit/slots_4/p2 &&
  soc1/core/int_issue_unit/slots_4/p2_poisoned == soc2/core/int_issue_unit/slots_4/p2_poisoned &&
  soc1/core/int_issue_unit/slots_4/p3 == soc2/core/int_issue_unit/slots_4/p3 &&
  soc1/core/int_issue_unit/slots_4/ppred == soc2/core/int_issue_unit/slots_4/ppred &&
  soc1/core/int_issue_unit/slots_4/slot_uop_br_mask == soc2/core/int_issue_unit/slots_4/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_4/slot_uop_br_tag == soc2/core/int_issue_unit/slots_4/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_4/slot_uop_bypassable == soc2/core/int_issue_unit/slots_4/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_4/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_4/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_4/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_4/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_4/slot_uop_fp_val == soc2/core/int_issue_unit/slots_4/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_4/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_4/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_4/slot_uop_fu_code == soc2/core/int_issue_unit/slots_4/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_4/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_4/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_amo == soc2/core/int_issue_unit/slots_4/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_br == soc2/core/int_issue_unit/slots_4/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_fence == soc2/core/int_issue_unit/slots_4/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_jal == soc2/core/int_issue_unit/slots_4/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_4/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_4/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_4/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_4/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_4/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_4/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_4/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_4/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_4/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_4/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_4/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_4/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_4/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_4/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_4/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_4/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_4/slot_uop_mem_size == soc2/core/int_issue_unit/slots_4/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_4/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_4/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_4/slot_uop_pdst == soc2/core/int_issue_unit/slots_4/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_4/slot_uop_prs1 == soc2/core/int_issue_unit/slots_4/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_4/slot_uop_prs2 == soc2/core/int_issue_unit/slots_4/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_4/slot_uop_prs3 == soc2/core/int_issue_unit/slots_4/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_4/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_4/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_4/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_4/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_4/slot_uop_taken == soc2/core/int_issue_unit/slots_4/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_4/slot_uop_uopc == soc2/core/int_issue_unit/slots_4/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_4/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_4/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_4/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_4/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_4/state == soc2/core/int_issue_unit/slots_4/state &&
  soc1/core/int_issue_unit/slots_5/p1 == soc2/core/int_issue_unit/slots_5/p1 &&
  soc1/core/int_issue_unit/slots_5/p1_poisoned == soc2/core/int_issue_unit/slots_5/p1_poisoned &&
  soc1/core/int_issue_unit/slots_5/p2 == soc2/core/int_issue_unit/slots_5/p2 &&
  soc1/core/int_issue_unit/slots_5/p2_poisoned == soc2/core/int_issue_unit/slots_5/p2_poisoned &&
  soc1/core/int_issue_unit/slots_5/p3 == soc2/core/int_issue_unit/slots_5/p3 &&
  soc1/core/int_issue_unit/slots_5/ppred == soc2/core/int_issue_unit/slots_5/ppred &&
  soc1/core/int_issue_unit/slots_5/slot_uop_br_mask == soc2/core/int_issue_unit/slots_5/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_5/slot_uop_br_tag == soc2/core/int_issue_unit/slots_5/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_5/slot_uop_bypassable == soc2/core/int_issue_unit/slots_5/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_5/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_5/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_5/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_5/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_5/slot_uop_fp_val == soc2/core/int_issue_unit/slots_5/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_5/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_5/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_5/slot_uop_fu_code == soc2/core/int_issue_unit/slots_5/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_5/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_5/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_amo == soc2/core/int_issue_unit/slots_5/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_br == soc2/core/int_issue_unit/slots_5/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_fence == soc2/core/int_issue_unit/slots_5/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_jal == soc2/core/int_issue_unit/slots_5/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_5/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_5/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_5/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_5/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_5/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_5/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_5/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_5/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_5/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_5/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_5/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_5/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_5/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_5/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_5/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_5/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_5/slot_uop_mem_size == soc2/core/int_issue_unit/slots_5/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_5/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_5/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_5/slot_uop_pdst == soc2/core/int_issue_unit/slots_5/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_5/slot_uop_prs1 == soc2/core/int_issue_unit/slots_5/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_5/slot_uop_prs2 == soc2/core/int_issue_unit/slots_5/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_5/slot_uop_prs3 == soc2/core/int_issue_unit/slots_5/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_5/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_5/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_5/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_5/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_5/slot_uop_taken == soc2/core/int_issue_unit/slots_5/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_5/slot_uop_uopc == soc2/core/int_issue_unit/slots_5/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_5/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_5/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_5/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_5/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_5/state == soc2/core/int_issue_unit/slots_5/state &&
  soc1/core/int_issue_unit/slots_6/p1 == soc2/core/int_issue_unit/slots_6/p1 &&
  soc1/core/int_issue_unit/slots_6/p1_poisoned == soc2/core/int_issue_unit/slots_6/p1_poisoned &&
  soc1/core/int_issue_unit/slots_6/p2 == soc2/core/int_issue_unit/slots_6/p2 &&
  soc1/core/int_issue_unit/slots_6/p2_poisoned == soc2/core/int_issue_unit/slots_6/p2_poisoned &&
  soc1/core/int_issue_unit/slots_6/p3 == soc2/core/int_issue_unit/slots_6/p3 &&
  soc1/core/int_issue_unit/slots_6/ppred == soc2/core/int_issue_unit/slots_6/ppred &&
  soc1/core/int_issue_unit/slots_6/slot_uop_br_mask == soc2/core/int_issue_unit/slots_6/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_6/slot_uop_br_tag == soc2/core/int_issue_unit/slots_6/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_6/slot_uop_bypassable == soc2/core/int_issue_unit/slots_6/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_6/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_6/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_6/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_6/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_6/slot_uop_fp_val == soc2/core/int_issue_unit/slots_6/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_6/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_6/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_6/slot_uop_fu_code == soc2/core/int_issue_unit/slots_6/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_6/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_6/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_amo == soc2/core/int_issue_unit/slots_6/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_br == soc2/core/int_issue_unit/slots_6/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_fence == soc2/core/int_issue_unit/slots_6/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_jal == soc2/core/int_issue_unit/slots_6/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_6/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_6/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_6/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_6/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_6/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_6/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_6/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_6/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_6/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_6/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_6/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_6/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_6/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_6/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_6/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_6/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_6/slot_uop_mem_size == soc2/core/int_issue_unit/slots_6/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_6/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_6/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_6/slot_uop_pdst == soc2/core/int_issue_unit/slots_6/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_6/slot_uop_prs1 == soc2/core/int_issue_unit/slots_6/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_6/slot_uop_prs2 == soc2/core/int_issue_unit/slots_6/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_6/slot_uop_prs3 == soc2/core/int_issue_unit/slots_6/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_6/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_6/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_6/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_6/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_6/slot_uop_taken == soc2/core/int_issue_unit/slots_6/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_6/slot_uop_uopc == soc2/core/int_issue_unit/slots_6/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_6/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_6/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_6/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_6/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_6/state == soc2/core/int_issue_unit/slots_6/state &&
  soc1/core/int_issue_unit/slots_7/p1 == soc2/core/int_issue_unit/slots_7/p1 &&
  soc1/core/int_issue_unit/slots_7/p1_poisoned == soc2/core/int_issue_unit/slots_7/p1_poisoned &&
  soc1/core/int_issue_unit/slots_7/p2 == soc2/core/int_issue_unit/slots_7/p2 &&
  soc1/core/int_issue_unit/slots_7/p2_poisoned == soc2/core/int_issue_unit/slots_7/p2_poisoned &&
  soc1/core/int_issue_unit/slots_7/p3 == soc2/core/int_issue_unit/slots_7/p3 &&
  soc1/core/int_issue_unit/slots_7/ppred == soc2/core/int_issue_unit/slots_7/ppred &&
  soc1/core/int_issue_unit/slots_7/slot_uop_br_mask == soc2/core/int_issue_unit/slots_7/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_7/slot_uop_br_tag == soc2/core/int_issue_unit/slots_7/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_7/slot_uop_bypassable == soc2/core/int_issue_unit/slots_7/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_7/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_7/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_7/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_7/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_7/slot_uop_fp_val == soc2/core/int_issue_unit/slots_7/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_7/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_7/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_7/slot_uop_fu_code == soc2/core/int_issue_unit/slots_7/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_7/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_7/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_amo == soc2/core/int_issue_unit/slots_7/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_br == soc2/core/int_issue_unit/slots_7/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_fence == soc2/core/int_issue_unit/slots_7/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_jal == soc2/core/int_issue_unit/slots_7/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_7/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_7/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_7/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_7/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_7/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_7/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_7/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_7/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_7/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_7/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_7/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_7/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_7/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_7/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_7/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_7/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_7/slot_uop_mem_size == soc2/core/int_issue_unit/slots_7/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_7/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_7/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_7/slot_uop_pdst == soc2/core/int_issue_unit/slots_7/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_7/slot_uop_prs1 == soc2/core/int_issue_unit/slots_7/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_7/slot_uop_prs2 == soc2/core/int_issue_unit/slots_7/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_7/slot_uop_prs3 == soc2/core/int_issue_unit/slots_7/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_7/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_7/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_7/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_7/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_7/slot_uop_taken == soc2/core/int_issue_unit/slots_7/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_7/slot_uop_uopc == soc2/core/int_issue_unit/slots_7/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_7/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_7/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_7/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_7/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_7/state == soc2/core/int_issue_unit/slots_7/state &&
  soc1/core/int_issue_unit/slots_8/p1 == soc2/core/int_issue_unit/slots_8/p1 &&
  soc1/core/int_issue_unit/slots_8/p1_poisoned == soc2/core/int_issue_unit/slots_8/p1_poisoned &&
  soc1/core/int_issue_unit/slots_8/p2 == soc2/core/int_issue_unit/slots_8/p2 &&
  soc1/core/int_issue_unit/slots_8/p2_poisoned == soc2/core/int_issue_unit/slots_8/p2_poisoned &&
  soc1/core/int_issue_unit/slots_8/p3 == soc2/core/int_issue_unit/slots_8/p3 &&
  soc1/core/int_issue_unit/slots_8/ppred == soc2/core/int_issue_unit/slots_8/ppred &&
  soc1/core/int_issue_unit/slots_8/slot_uop_br_mask == soc2/core/int_issue_unit/slots_8/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_8/slot_uop_br_tag == soc2/core/int_issue_unit/slots_8/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_8/slot_uop_bypassable == soc2/core/int_issue_unit/slots_8/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_8/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_8/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_8/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_8/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_8/slot_uop_fp_val == soc2/core/int_issue_unit/slots_8/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_8/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_8/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_8/slot_uop_fu_code == soc2/core/int_issue_unit/slots_8/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_8/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_8/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_amo == soc2/core/int_issue_unit/slots_8/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_br == soc2/core/int_issue_unit/slots_8/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_fence == soc2/core/int_issue_unit/slots_8/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_jal == soc2/core/int_issue_unit/slots_8/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_8/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_8/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_8/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_8/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_8/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_8/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_8/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_8/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_8/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_8/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_8/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_8/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_8/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_8/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_8/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_8/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_8/slot_uop_mem_size == soc2/core/int_issue_unit/slots_8/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_8/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_8/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_8/slot_uop_pdst == soc2/core/int_issue_unit/slots_8/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_8/slot_uop_prs1 == soc2/core/int_issue_unit/slots_8/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_8/slot_uop_prs2 == soc2/core/int_issue_unit/slots_8/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_8/slot_uop_prs3 == soc2/core/int_issue_unit/slots_8/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_8/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_8/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_8/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_8/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_8/slot_uop_taken == soc2/core/int_issue_unit/slots_8/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_8/slot_uop_uopc == soc2/core/int_issue_unit/slots_8/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_8/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_8/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_8/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_8/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_8/state == soc2/core/int_issue_unit/slots_8/state &&
  soc1/core/int_issue_unit/slots_9/p1 == soc2/core/int_issue_unit/slots_9/p1 &&
  soc1/core/int_issue_unit/slots_9/p1_poisoned == soc2/core/int_issue_unit/slots_9/p1_poisoned &&
  soc1/core/int_issue_unit/slots_9/p2 == soc2/core/int_issue_unit/slots_9/p2 &&
  soc1/core/int_issue_unit/slots_9/p2_poisoned == soc2/core/int_issue_unit/slots_9/p2_poisoned &&
  soc1/core/int_issue_unit/slots_9/p3 == soc2/core/int_issue_unit/slots_9/p3 &&
  soc1/core/int_issue_unit/slots_9/ppred == soc2/core/int_issue_unit/slots_9/ppred &&
  soc1/core/int_issue_unit/slots_9/slot_uop_br_mask == soc2/core/int_issue_unit/slots_9/slot_uop_br_mask &&
  soc1/core/int_issue_unit/slots_9/slot_uop_br_tag == soc2/core/int_issue_unit/slots_9/slot_uop_br_tag &&
  soc1/core/int_issue_unit/slots_9/slot_uop_bypassable == soc2/core/int_issue_unit/slots_9/slot_uop_bypassable &&
  soc1/core/int_issue_unit/slots_9/slot_uop_dst_rtype == soc2/core/int_issue_unit/slots_9/slot_uop_dst_rtype &&
  soc1/core/int_issue_unit/slots_9/slot_uop_edge_inst == soc2/core/int_issue_unit/slots_9/slot_uop_edge_inst &&
  soc1/core/int_issue_unit/slots_9/slot_uop_fp_val == soc2/core/int_issue_unit/slots_9/slot_uop_fp_val &&
  soc1/core/int_issue_unit/slots_9/slot_uop_ftq_idx == soc2/core/int_issue_unit/slots_9/slot_uop_ftq_idx &&
  soc1/core/int_issue_unit/slots_9/slot_uop_fu_code == soc2/core/int_issue_unit/slots_9/slot_uop_fu_code &&
  soc1/core/int_issue_unit/slots_9/slot_uop_imm_packed == soc2/core/int_issue_unit/slots_9/slot_uop_imm_packed &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_amo == soc2/core/int_issue_unit/slots_9/slot_uop_is_amo &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_br == soc2/core/int_issue_unit/slots_9/slot_uop_is_br &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_fence == soc2/core/int_issue_unit/slots_9/slot_uop_is_fence &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_jal == soc2/core/int_issue_unit/slots_9/slot_uop_is_jal &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_jalr == soc2/core/int_issue_unit/slots_9/slot_uop_is_jalr &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_rvc == soc2/core/int_issue_unit/slots_9/slot_uop_is_rvc &&
  soc1/core/int_issue_unit/slots_9/slot_uop_is_sfb == soc2/core/int_issue_unit/slots_9/slot_uop_is_sfb &&
  soc1/core/int_issue_unit/slots_9/slot_uop_ldq_idx == soc2/core/int_issue_unit/slots_9/slot_uop_ldq_idx &&
  soc1/core/int_issue_unit/slots_9/slot_uop_ldst_val == soc2/core/int_issue_unit/slots_9/slot_uop_ldst_val &&
  soc1/core/int_issue_unit/slots_9/slot_uop_lrs1_rtype == soc2/core/int_issue_unit/slots_9/slot_uop_lrs1_rtype &&
  soc1/core/int_issue_unit/slots_9/slot_uop_lrs2_rtype == soc2/core/int_issue_unit/slots_9/slot_uop_lrs2_rtype &&
  soc1/core/int_issue_unit/slots_9/slot_uop_mem_cmd == soc2/core/int_issue_unit/slots_9/slot_uop_mem_cmd &&
  soc1/core/int_issue_unit/slots_9/slot_uop_mem_signed == soc2/core/int_issue_unit/slots_9/slot_uop_mem_signed &&
  soc1/core/int_issue_unit/slots_9/slot_uop_mem_size == soc2/core/int_issue_unit/slots_9/slot_uop_mem_size &&
  soc1/core/int_issue_unit/slots_9/slot_uop_pc_lob == soc2/core/int_issue_unit/slots_9/slot_uop_pc_lob &&
  soc1/core/int_issue_unit/slots_9/slot_uop_pdst == soc2/core/int_issue_unit/slots_9/slot_uop_pdst &&
  soc1/core/int_issue_unit/slots_9/slot_uop_prs1 == soc2/core/int_issue_unit/slots_9/slot_uop_prs1 &&
  soc1/core/int_issue_unit/slots_9/slot_uop_prs2 == soc2/core/int_issue_unit/slots_9/slot_uop_prs2 &&
  soc1/core/int_issue_unit/slots_9/slot_uop_prs3 == soc2/core/int_issue_unit/slots_9/slot_uop_prs3 &&
  soc1/core/int_issue_unit/slots_9/slot_uop_rob_idx == soc2/core/int_issue_unit/slots_9/slot_uop_rob_idx &&
  soc1/core/int_issue_unit/slots_9/slot_uop_stq_idx == soc2/core/int_issue_unit/slots_9/slot_uop_stq_idx &&
  soc1/core/int_issue_unit/slots_9/slot_uop_taken == soc2/core/int_issue_unit/slots_9/slot_uop_taken &&
  soc1/core/int_issue_unit/slots_9/slot_uop_uopc == soc2/core/int_issue_unit/slots_9/slot_uop_uopc &&
  soc1/core/int_issue_unit/slots_9/slot_uop_uses_ldq == soc2/core/int_issue_unit/slots_9/slot_uop_uses_ldq &&
  soc1/core/int_issue_unit/slots_9/slot_uop_uses_stq == soc2/core/int_issue_unit/slots_9/slot_uop_uses_stq &&
  soc1/core/int_issue_unit/slots_9/state == soc2/core/int_issue_unit/slots_9/state &&
  soc1/core/iregister_read/_T_29 == soc2/core/iregister_read/_T_29 &&
  soc1/core/iregister_read/_T_32 == soc2/core/iregister_read/_T_32 &&
  soc1/core/iregister_read/_T_44 == soc2/core/iregister_read/_T_44 &&
  soc1/core/iregister_read/_T_47 == soc2/core/iregister_read/_T_47 &&
  soc1/core/iregister_read/_T_59 == soc2/core/iregister_read/_T_59 &&
  soc1/core/iregister_read/_T_62 == soc2/core/iregister_read/_T_62 &&
  soc1/core/iregister_read/exe_reg_rs1_data_0 == soc2/core/iregister_read/exe_reg_rs1_data_0 &&
  soc1/core/iregister_read/exe_reg_rs1_data_1 == soc2/core/iregister_read/exe_reg_rs1_data_1 &&
  soc1/core/iregister_read/exe_reg_rs1_data_2 == soc2/core/iregister_read/exe_reg_rs1_data_2 &&
  soc1/core/iregister_read/exe_reg_rs2_data_0 == soc2/core/iregister_read/exe_reg_rs2_data_0 &&
  soc1/core/iregister_read/exe_reg_rs2_data_1 == soc2/core/iregister_read/exe_reg_rs2_data_1 &&
  soc1/core/iregister_read/exe_reg_rs2_data_2 == soc2/core/iregister_read/exe_reg_rs2_data_2 &&
  soc1/core/iregister_read/exe_reg_uops_0_br_mask == soc2/core/iregister_read/exe_reg_uops_0_br_mask &&
  soc1/core/iregister_read/exe_reg_uops_0_ctrl_is_load == soc2/core/iregister_read/exe_reg_uops_0_ctrl_is_load &&
  soc1/core/iregister_read/exe_reg_uops_0_ctrl_is_sta == soc2/core/iregister_read/exe_reg_uops_0_ctrl_is_sta &&
  soc1/core/iregister_read/exe_reg_uops_0_ctrl_is_std == soc2/core/iregister_read/exe_reg_uops_0_ctrl_is_std &&
  soc1/core/iregister_read/exe_reg_uops_0_fp_val == soc2/core/iregister_read/exe_reg_uops_0_fp_val &&
  soc1/core/iregister_read/exe_reg_uops_0_fu_code == soc2/core/iregister_read/exe_reg_uops_0_fu_code &&
  soc1/core/iregister_read/exe_reg_uops_0_imm_packed == soc2/core/iregister_read/exe_reg_uops_0_imm_packed &&
  soc1/core/iregister_read/exe_reg_uops_0_is_amo == soc2/core/iregister_read/exe_reg_uops_0_is_amo &&
  soc1/core/iregister_read/exe_reg_uops_0_is_fence == soc2/core/iregister_read/exe_reg_uops_0_is_fence &&
  soc1/core/iregister_read/exe_reg_uops_0_ldq_idx == soc2/core/iregister_read/exe_reg_uops_0_ldq_idx &&
  soc1/core/iregister_read/exe_reg_uops_0_mem_cmd == soc2/core/iregister_read/exe_reg_uops_0_mem_cmd &&
  soc1/core/iregister_read/exe_reg_uops_0_mem_signed == soc2/core/iregister_read/exe_reg_uops_0_mem_signed &&
  soc1/core/iregister_read/exe_reg_uops_0_mem_size == soc2/core/iregister_read/exe_reg_uops_0_mem_size &&
  soc1/core/iregister_read/exe_reg_uops_0_pdst == soc2/core/iregister_read/exe_reg_uops_0_pdst &&
  soc1/core/iregister_read/exe_reg_uops_0_rob_idx == soc2/core/iregister_read/exe_reg_uops_0_rob_idx &&
  soc1/core/iregister_read/exe_reg_uops_0_stq_idx == soc2/core/iregister_read/exe_reg_uops_0_stq_idx &&
  soc1/core/iregister_read/exe_reg_uops_0_uopc == soc2/core/iregister_read/exe_reg_uops_0_uopc &&
  soc1/core/iregister_read/exe_reg_uops_0_uses_ldq == soc2/core/iregister_read/exe_reg_uops_0_uses_ldq &&
  soc1/core/iregister_read/exe_reg_uops_0_uses_stq == soc2/core/iregister_read/exe_reg_uops_0_uses_stq &&
  soc1/core/iregister_read/exe_reg_uops_1_br_mask == soc2/core/iregister_read/exe_reg_uops_1_br_mask &&
  soc1/core/iregister_read/exe_reg_uops_1_br_tag == soc2/core/iregister_read/exe_reg_uops_1_br_tag &&
  soc1/core/iregister_read/exe_reg_uops_1_bypassable == soc2/core/iregister_read/exe_reg_uops_1_bypassable &&
  soc1/core/iregister_read/exe_reg_uops_1_ctrl_br_type == soc2/core/iregister_read/exe_reg_uops_1_ctrl_br_type &&
  soc1/core/iregister_read/exe_reg_uops_1_ctrl_fcn_dw == soc2/core/iregister_read/exe_reg_uops_1_ctrl_fcn_dw &&
  soc1/core/iregister_read/exe_reg_uops_1_ctrl_imm_sel == soc2/core/iregister_read/exe_reg_uops_1_ctrl_imm_sel &&
  soc1/core/iregister_read/exe_reg_uops_1_ctrl_op1_sel == soc2/core/iregister_read/exe_reg_uops_1_ctrl_op1_sel &&
  soc1/core/iregister_read/exe_reg_uops_1_ctrl_op2_sel == soc2/core/iregister_read/exe_reg_uops_1_ctrl_op2_sel &&
  soc1/core/iregister_read/exe_reg_uops_1_ctrl_op_fcn == soc2/core/iregister_read/exe_reg_uops_1_ctrl_op_fcn &&
  soc1/core/iregister_read/exe_reg_uops_1_dst_rtype == soc2/core/iregister_read/exe_reg_uops_1_dst_rtype &&
  soc1/core/iregister_read/exe_reg_uops_1_edge_inst == soc2/core/iregister_read/exe_reg_uops_1_edge_inst &&
  soc1/core/iregister_read/exe_reg_uops_1_fp_val == soc2/core/iregister_read/exe_reg_uops_1_fp_val &&
  soc1/core/iregister_read/exe_reg_uops_1_ftq_idx == soc2/core/iregister_read/exe_reg_uops_1_ftq_idx &&
  soc1/core/iregister_read/exe_reg_uops_1_fu_code == soc2/core/iregister_read/exe_reg_uops_1_fu_code &&
  soc1/core/iregister_read/exe_reg_uops_1_imm_packed == soc2/core/iregister_read/exe_reg_uops_1_imm_packed &&
  soc1/core/iregister_read/exe_reg_uops_1_is_amo == soc2/core/iregister_read/exe_reg_uops_1_is_amo &&
  soc1/core/iregister_read/exe_reg_uops_1_is_br == soc2/core/iregister_read/exe_reg_uops_1_is_br &&
  soc1/core/iregister_read/exe_reg_uops_1_is_jal == soc2/core/iregister_read/exe_reg_uops_1_is_jal &&
  soc1/core/iregister_read/exe_reg_uops_1_is_jalr == soc2/core/iregister_read/exe_reg_uops_1_is_jalr &&
  soc1/core/iregister_read/exe_reg_uops_1_is_rvc == soc2/core/iregister_read/exe_reg_uops_1_is_rvc &&
  soc1/core/iregister_read/exe_reg_uops_1_is_sfb == soc2/core/iregister_read/exe_reg_uops_1_is_sfb &&
  soc1/core/iregister_read/exe_reg_uops_1_ldq_idx == soc2/core/iregister_read/exe_reg_uops_1_ldq_idx &&
  soc1/core/iregister_read/exe_reg_uops_1_pc_lob == soc2/core/iregister_read/exe_reg_uops_1_pc_lob &&
  soc1/core/iregister_read/exe_reg_uops_1_pdst == soc2/core/iregister_read/exe_reg_uops_1_pdst &&
  soc1/core/iregister_read/exe_reg_uops_1_prs1 == soc2/core/iregister_read/exe_reg_uops_1_prs1 &&
  soc1/core/iregister_read/exe_reg_uops_1_rob_idx == soc2/core/iregister_read/exe_reg_uops_1_rob_idx &&
  soc1/core/iregister_read/exe_reg_uops_1_stq_idx == soc2/core/iregister_read/exe_reg_uops_1_stq_idx &&
  soc1/core/iregister_read/exe_reg_uops_1_taken == soc2/core/iregister_read/exe_reg_uops_1_taken &&
  soc1/core/iregister_read/exe_reg_uops_1_uopc == soc2/core/iregister_read/exe_reg_uops_1_uopc &&
  soc1/core/iregister_read/exe_reg_uops_1_uses_stq == soc2/core/iregister_read/exe_reg_uops_1_uses_stq &&
  soc1/core/iregister_read/exe_reg_uops_2_br_mask == soc2/core/iregister_read/exe_reg_uops_2_br_mask &&
  soc1/core/iregister_read/exe_reg_uops_2_br_tag == soc2/core/iregister_read/exe_reg_uops_2_br_tag &&
  soc1/core/iregister_read/exe_reg_uops_2_bypassable == soc2/core/iregister_read/exe_reg_uops_2_bypassable &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_br_type == soc2/core/iregister_read/exe_reg_uops_2_ctrl_br_type &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_csr_cmd == soc2/core/iregister_read/exe_reg_uops_2_ctrl_csr_cmd &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_fcn_dw == soc2/core/iregister_read/exe_reg_uops_2_ctrl_fcn_dw &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_imm_sel == soc2/core/iregister_read/exe_reg_uops_2_ctrl_imm_sel &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_op1_sel == soc2/core/iregister_read/exe_reg_uops_2_ctrl_op1_sel &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_op2_sel == soc2/core/iregister_read/exe_reg_uops_2_ctrl_op2_sel &&
  soc1/core/iregister_read/exe_reg_uops_2_ctrl_op_fcn == soc2/core/iregister_read/exe_reg_uops_2_ctrl_op_fcn &&
  soc1/core/iregister_read/exe_reg_uops_2_dst_rtype == soc2/core/iregister_read/exe_reg_uops_2_dst_rtype &&
  soc1/core/iregister_read/exe_reg_uops_2_edge_inst == soc2/core/iregister_read/exe_reg_uops_2_edge_inst &&
  soc1/core/iregister_read/exe_reg_uops_2_ftq_idx == soc2/core/iregister_read/exe_reg_uops_2_ftq_idx &&
  soc1/core/iregister_read/exe_reg_uops_2_fu_code == soc2/core/iregister_read/exe_reg_uops_2_fu_code &&
  soc1/core/iregister_read/exe_reg_uops_2_imm_packed == soc2/core/iregister_read/exe_reg_uops_2_imm_packed &&
  soc1/core/iregister_read/exe_reg_uops_2_is_amo == soc2/core/iregister_read/exe_reg_uops_2_is_amo &&
  soc1/core/iregister_read/exe_reg_uops_2_is_br == soc2/core/iregister_read/exe_reg_uops_2_is_br &&
  soc1/core/iregister_read/exe_reg_uops_2_is_jal == soc2/core/iregister_read/exe_reg_uops_2_is_jal &&
  soc1/core/iregister_read/exe_reg_uops_2_is_jalr == soc2/core/iregister_read/exe_reg_uops_2_is_jalr &&
  soc1/core/iregister_read/exe_reg_uops_2_is_rvc == soc2/core/iregister_read/exe_reg_uops_2_is_rvc &&
  soc1/core/iregister_read/exe_reg_uops_2_is_sfb == soc2/core/iregister_read/exe_reg_uops_2_is_sfb &&
  soc1/core/iregister_read/exe_reg_uops_2_ldq_idx == soc2/core/iregister_read/exe_reg_uops_2_ldq_idx &&
  soc1/core/iregister_read/exe_reg_uops_2_pc_lob == soc2/core/iregister_read/exe_reg_uops_2_pc_lob &&
  soc1/core/iregister_read/exe_reg_uops_2_pdst == soc2/core/iregister_read/exe_reg_uops_2_pdst &&
  soc1/core/iregister_read/exe_reg_uops_2_prs1 == soc2/core/iregister_read/exe_reg_uops_2_prs1 &&
  soc1/core/iregister_read/exe_reg_uops_2_rob_idx == soc2/core/iregister_read/exe_reg_uops_2_rob_idx &&
  soc1/core/iregister_read/exe_reg_uops_2_stq_idx == soc2/core/iregister_read/exe_reg_uops_2_stq_idx &&
  soc1/core/iregister_read/exe_reg_uops_2_taken == soc2/core/iregister_read/exe_reg_uops_2_taken &&
  soc1/core/iregister_read/exe_reg_uops_2_uopc == soc2/core/iregister_read/exe_reg_uops_2_uopc &&
  soc1/core/iregister_read/exe_reg_uops_2_uses_stq == soc2/core/iregister_read/exe_reg_uops_2_uses_stq &&
  soc1/core/iregister_read/exe_reg_valids_0 == soc2/core/iregister_read/exe_reg_valids_0 &&
  soc1/core/iregister_read/exe_reg_valids_1 == soc2/core/iregister_read/exe_reg_valids_1 &&
  soc1/core/iregister_read/exe_reg_valids_2 == soc2/core/iregister_read/exe_reg_valids_2 &&
  soc1/core/iregister_read/rrd_uops_0_br_mask == soc2/core/iregister_read/rrd_uops_0_br_mask &&
  soc1/core/iregister_read/rrd_uops_0_ctrl_is_load == soc2/core/iregister_read/rrd_uops_0_ctrl_is_load &&
  soc1/core/iregister_read/rrd_uops_0_ctrl_is_sta == soc2/core/iregister_read/rrd_uops_0_ctrl_is_sta &&
  soc1/core/iregister_read/rrd_uops_0_ctrl_is_std == soc2/core/iregister_read/rrd_uops_0_ctrl_is_std &&
  soc1/core/iregister_read/rrd_uops_0_fp_val == soc2/core/iregister_read/rrd_uops_0_fp_val &&
  soc1/core/iregister_read/rrd_uops_0_fu_code == soc2/core/iregister_read/rrd_uops_0_fu_code &&
  soc1/core/iregister_read/rrd_uops_0_imm_packed == soc2/core/iregister_read/rrd_uops_0_imm_packed &&
  soc1/core/iregister_read/rrd_uops_0_is_amo == soc2/core/iregister_read/rrd_uops_0_is_amo &&
  soc1/core/iregister_read/rrd_uops_0_is_fence == soc2/core/iregister_read/rrd_uops_0_is_fence &&
  soc1/core/iregister_read/rrd_uops_0_ldq_idx == soc2/core/iregister_read/rrd_uops_0_ldq_idx &&
  soc1/core/iregister_read/rrd_uops_0_lrs1_rtype == soc2/core/iregister_read/rrd_uops_0_lrs1_rtype &&
  soc1/core/iregister_read/rrd_uops_0_lrs2_rtype == soc2/core/iregister_read/rrd_uops_0_lrs2_rtype &&
  soc1/core/iregister_read/rrd_uops_0_mem_cmd == soc2/core/iregister_read/rrd_uops_0_mem_cmd &&
  soc1/core/iregister_read/rrd_uops_0_mem_signed == soc2/core/iregister_read/rrd_uops_0_mem_signed &&
  soc1/core/iregister_read/rrd_uops_0_mem_size == soc2/core/iregister_read/rrd_uops_0_mem_size &&
  soc1/core/iregister_read/rrd_uops_0_pdst == soc2/core/iregister_read/rrd_uops_0_pdst &&
  soc1/core/iregister_read/rrd_uops_0_prs1 == soc2/core/iregister_read/rrd_uops_0_prs1 &&
  soc1/core/iregister_read/rrd_uops_0_prs2 == soc2/core/iregister_read/rrd_uops_0_prs2 &&
  soc1/core/iregister_read/rrd_uops_0_rob_idx == soc2/core/iregister_read/rrd_uops_0_rob_idx &&
  soc1/core/iregister_read/rrd_uops_0_stq_idx == soc2/core/iregister_read/rrd_uops_0_stq_idx &&
  soc1/core/iregister_read/rrd_uops_0_uopc == soc2/core/iregister_read/rrd_uops_0_uopc &&
  soc1/core/iregister_read/rrd_uops_0_uses_ldq == soc2/core/iregister_read/rrd_uops_0_uses_ldq &&
  soc1/core/iregister_read/rrd_uops_0_uses_stq == soc2/core/iregister_read/rrd_uops_0_uses_stq &&
  soc1/core/iregister_read/rrd_uops_1_br_mask == soc2/core/iregister_read/rrd_uops_1_br_mask &&
  soc1/core/iregister_read/rrd_uops_1_br_tag == soc2/core/iregister_read/rrd_uops_1_br_tag &&
  soc1/core/iregister_read/rrd_uops_1_bypassable == soc2/core/iregister_read/rrd_uops_1_bypassable &&
  soc1/core/iregister_read/rrd_uops_1_ctrl_br_type == soc2/core/iregister_read/rrd_uops_1_ctrl_br_type &&
  soc1/core/iregister_read/rrd_uops_1_ctrl_fcn_dw == soc2/core/iregister_read/rrd_uops_1_ctrl_fcn_dw &&
  soc1/core/iregister_read/rrd_uops_1_ctrl_imm_sel == soc2/core/iregister_read/rrd_uops_1_ctrl_imm_sel &&
  soc1/core/iregister_read/rrd_uops_1_ctrl_op1_sel == soc2/core/iregister_read/rrd_uops_1_ctrl_op1_sel &&
  soc1/core/iregister_read/rrd_uops_1_ctrl_op2_sel == soc2/core/iregister_read/rrd_uops_1_ctrl_op2_sel &&
  soc1/core/iregister_read/rrd_uops_1_ctrl_op_fcn == soc2/core/iregister_read/rrd_uops_1_ctrl_op_fcn &&
  soc1/core/iregister_read/rrd_uops_1_dst_rtype == soc2/core/iregister_read/rrd_uops_1_dst_rtype &&
  soc1/core/iregister_read/rrd_uops_1_edge_inst == soc2/core/iregister_read/rrd_uops_1_edge_inst &&
  soc1/core/iregister_read/rrd_uops_1_fp_val == soc2/core/iregister_read/rrd_uops_1_fp_val &&
  soc1/core/iregister_read/rrd_uops_1_ftq_idx == soc2/core/iregister_read/rrd_uops_1_ftq_idx &&
  soc1/core/iregister_read/rrd_uops_1_fu_code == soc2/core/iregister_read/rrd_uops_1_fu_code &&
  soc1/core/iregister_read/rrd_uops_1_imm_packed == soc2/core/iregister_read/rrd_uops_1_imm_packed &&
  soc1/core/iregister_read/rrd_uops_1_is_amo == soc2/core/iregister_read/rrd_uops_1_is_amo &&
  soc1/core/iregister_read/rrd_uops_1_is_br == soc2/core/iregister_read/rrd_uops_1_is_br &&
  soc1/core/iregister_read/rrd_uops_1_is_jal == soc2/core/iregister_read/rrd_uops_1_is_jal &&
  soc1/core/iregister_read/rrd_uops_1_is_jalr == soc2/core/iregister_read/rrd_uops_1_is_jalr &&
  soc1/core/iregister_read/rrd_uops_1_is_rvc == soc2/core/iregister_read/rrd_uops_1_is_rvc &&
  soc1/core/iregister_read/rrd_uops_1_is_sfb == soc2/core/iregister_read/rrd_uops_1_is_sfb &&
  soc1/core/iregister_read/rrd_uops_1_ldq_idx == soc2/core/iregister_read/rrd_uops_1_ldq_idx &&
  soc1/core/iregister_read/rrd_uops_1_lrs1_rtype == soc2/core/iregister_read/rrd_uops_1_lrs1_rtype &&
  soc1/core/iregister_read/rrd_uops_1_lrs2_rtype == soc2/core/iregister_read/rrd_uops_1_lrs2_rtype &&
  soc1/core/iregister_read/rrd_uops_1_pc_lob == soc2/core/iregister_read/rrd_uops_1_pc_lob &&
  soc1/core/iregister_read/rrd_uops_1_pdst == soc2/core/iregister_read/rrd_uops_1_pdst &&
  soc1/core/iregister_read/rrd_uops_1_prs1 == soc2/core/iregister_read/rrd_uops_1_prs1 &&
  soc1/core/iregister_read/rrd_uops_1_prs2 == soc2/core/iregister_read/rrd_uops_1_prs2 &&
  soc1/core/iregister_read/rrd_uops_1_rob_idx == soc2/core/iregister_read/rrd_uops_1_rob_idx &&
  soc1/core/iregister_read/rrd_uops_1_stq_idx == soc2/core/iregister_read/rrd_uops_1_stq_idx &&
  soc1/core/iregister_read/rrd_uops_1_taken == soc2/core/iregister_read/rrd_uops_1_taken &&
  soc1/core/iregister_read/rrd_uops_1_uopc == soc2/core/iregister_read/rrd_uops_1_uopc &&
  soc1/core/iregister_read/rrd_uops_1_uses_stq == soc2/core/iregister_read/rrd_uops_1_uses_stq &&
  soc1/core/iregister_read/rrd_uops_2_br_mask == soc2/core/iregister_read/rrd_uops_2_br_mask &&
  soc1/core/iregister_read/rrd_uops_2_br_tag == soc2/core/iregister_read/rrd_uops_2_br_tag &&
  soc1/core/iregister_read/rrd_uops_2_bypassable == soc2/core/iregister_read/rrd_uops_2_bypassable &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_br_type == soc2/core/iregister_read/rrd_uops_2_ctrl_br_type &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_csr_cmd == soc2/core/iregister_read/rrd_uops_2_ctrl_csr_cmd &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_fcn_dw == soc2/core/iregister_read/rrd_uops_2_ctrl_fcn_dw &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_imm_sel == soc2/core/iregister_read/rrd_uops_2_ctrl_imm_sel &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_op1_sel == soc2/core/iregister_read/rrd_uops_2_ctrl_op1_sel &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_op2_sel == soc2/core/iregister_read/rrd_uops_2_ctrl_op2_sel &&
  soc1/core/iregister_read/rrd_uops_2_ctrl_op_fcn == soc2/core/iregister_read/rrd_uops_2_ctrl_op_fcn &&
  soc1/core/iregister_read/rrd_uops_2_dst_rtype == soc2/core/iregister_read/rrd_uops_2_dst_rtype &&
  soc1/core/iregister_read/rrd_uops_2_edge_inst == soc2/core/iregister_read/rrd_uops_2_edge_inst &&
  soc1/core/iregister_read/rrd_uops_2_ftq_idx == soc2/core/iregister_read/rrd_uops_2_ftq_idx &&
  soc1/core/iregister_read/rrd_uops_2_fu_code == soc2/core/iregister_read/rrd_uops_2_fu_code &&
  soc1/core/iregister_read/rrd_uops_2_imm_packed == soc2/core/iregister_read/rrd_uops_2_imm_packed &&
  soc1/core/iregister_read/rrd_uops_2_is_amo == soc2/core/iregister_read/rrd_uops_2_is_amo &&
  soc1/core/iregister_read/rrd_uops_2_is_br == soc2/core/iregister_read/rrd_uops_2_is_br &&
  soc1/core/iregister_read/rrd_uops_2_is_jal == soc2/core/iregister_read/rrd_uops_2_is_jal &&
  soc1/core/iregister_read/rrd_uops_2_is_jalr == soc2/core/iregister_read/rrd_uops_2_is_jalr &&
  soc1/core/iregister_read/rrd_uops_2_is_rvc == soc2/core/iregister_read/rrd_uops_2_is_rvc &&
  soc1/core/iregister_read/rrd_uops_2_is_sfb == soc2/core/iregister_read/rrd_uops_2_is_sfb &&
  soc1/core/iregister_read/rrd_uops_2_ldq_idx == soc2/core/iregister_read/rrd_uops_2_ldq_idx &&
  soc1/core/iregister_read/rrd_uops_2_lrs1_rtype == soc2/core/iregister_read/rrd_uops_2_lrs1_rtype &&
  soc1/core/iregister_read/rrd_uops_2_lrs2_rtype == soc2/core/iregister_read/rrd_uops_2_lrs2_rtype &&
  soc1/core/iregister_read/rrd_uops_2_pc_lob == soc2/core/iregister_read/rrd_uops_2_pc_lob &&
  soc1/core/iregister_read/rrd_uops_2_pdst == soc2/core/iregister_read/rrd_uops_2_pdst &&
  soc1/core/iregister_read/rrd_uops_2_prs1 == soc2/core/iregister_read/rrd_uops_2_prs1 &&
  soc1/core/iregister_read/rrd_uops_2_prs2 == soc2/core/iregister_read/rrd_uops_2_prs2 &&
  soc1/core/iregister_read/rrd_uops_2_rob_idx == soc2/core/iregister_read/rrd_uops_2_rob_idx &&
  soc1/core/iregister_read/rrd_uops_2_stq_idx == soc2/core/iregister_read/rrd_uops_2_stq_idx &&
  soc1/core/iregister_read/rrd_uops_2_taken == soc2/core/iregister_read/rrd_uops_2_taken &&
  soc1/core/iregister_read/rrd_uops_2_uopc == soc2/core/iregister_read/rrd_uops_2_uopc &&
  soc1/core/iregister_read/rrd_uops_2_uses_stq == soc2/core/iregister_read/rrd_uops_2_uses_stq &&
  soc1/core/iregister_read/rrd_valids_0 == soc2/core/iregister_read/rrd_valids_0 &&
  soc1/core/iregister_read/rrd_valids_1 == soc2/core/iregister_read/rrd_valids_1 &&
  soc1/core/iregister_read/rrd_valids_2 == soc2/core/iregister_read/rrd_valids_2 &&
  soc1/core/jmp_unit/BranchKillableQueue/maybe_full == soc2/core/jmp_unit/BranchKillableQueue/maybe_full &&
  soc1/core/jmp_unit/BranchKillableQueue/ram_data == soc2/core/jmp_unit/BranchKillableQueue/ram_data &&
  soc1/core/jmp_unit/BranchKillableQueue/ram_fflags_bits_flags == soc2/core/jmp_unit/BranchKillableQueue/ram_fflags_bits_flags &&
  soc1/core/jmp_unit/BranchKillableQueue/ram_fflags_bits_uop_rob_idx == soc2/core/jmp_unit/BranchKillableQueue/ram_fflags_bits_uop_rob_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/ram_fflags_valid == soc2/core/jmp_unit/BranchKillableQueue/ram_fflags_valid &&
  soc1/core/jmp_unit/BranchKillableQueue/ram_predicated == soc2/core/jmp_unit/BranchKillableQueue/ram_predicated &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_br_mask == soc2/core/jmp_unit/BranchKillableQueue/uops_0_br_mask &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_dst_rtype == soc2/core/jmp_unit/BranchKillableQueue/uops_0_dst_rtype &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_fp_val == soc2/core/jmp_unit/BranchKillableQueue/uops_0_fp_val &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_is_amo == soc2/core/jmp_unit/BranchKillableQueue/uops_0_is_amo &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_pdst == soc2/core/jmp_unit/BranchKillableQueue/uops_0_pdst &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_rob_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_0_rob_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_stq_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_0_stq_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_uopc == soc2/core/jmp_unit/BranchKillableQueue/uops_0_uopc &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_0_uses_stq == soc2/core/jmp_unit/BranchKillableQueue/uops_0_uses_stq &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_br_mask == soc2/core/jmp_unit/BranchKillableQueue/uops_1_br_mask &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_dst_rtype == soc2/core/jmp_unit/BranchKillableQueue/uops_1_dst_rtype &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_fp_val == soc2/core/jmp_unit/BranchKillableQueue/uops_1_fp_val &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_is_amo == soc2/core/jmp_unit/BranchKillableQueue/uops_1_is_amo &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_pdst == soc2/core/jmp_unit/BranchKillableQueue/uops_1_pdst &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_rob_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_1_rob_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_stq_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_1_stq_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_uopc == soc2/core/jmp_unit/BranchKillableQueue/uops_1_uopc &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_1_uses_stq == soc2/core/jmp_unit/BranchKillableQueue/uops_1_uses_stq &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_br_mask == soc2/core/jmp_unit/BranchKillableQueue/uops_2_br_mask &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_dst_rtype == soc2/core/jmp_unit/BranchKillableQueue/uops_2_dst_rtype &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_fp_val == soc2/core/jmp_unit/BranchKillableQueue/uops_2_fp_val &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_is_amo == soc2/core/jmp_unit/BranchKillableQueue/uops_2_is_amo &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_pdst == soc2/core/jmp_unit/BranchKillableQueue/uops_2_pdst &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_rob_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_2_rob_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_stq_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_2_stq_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_uopc == soc2/core/jmp_unit/BranchKillableQueue/uops_2_uopc &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_2_uses_stq == soc2/core/jmp_unit/BranchKillableQueue/uops_2_uses_stq &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_br_mask == soc2/core/jmp_unit/BranchKillableQueue/uops_3_br_mask &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_dst_rtype == soc2/core/jmp_unit/BranchKillableQueue/uops_3_dst_rtype &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_fp_val == soc2/core/jmp_unit/BranchKillableQueue/uops_3_fp_val &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_is_amo == soc2/core/jmp_unit/BranchKillableQueue/uops_3_is_amo &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_pdst == soc2/core/jmp_unit/BranchKillableQueue/uops_3_pdst &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_rob_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_3_rob_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_stq_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_3_stq_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_uopc == soc2/core/jmp_unit/BranchKillableQueue/uops_3_uopc &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_3_uses_stq == soc2/core/jmp_unit/BranchKillableQueue/uops_3_uses_stq &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_br_mask == soc2/core/jmp_unit/BranchKillableQueue/uops_4_br_mask &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_dst_rtype == soc2/core/jmp_unit/BranchKillableQueue/uops_4_dst_rtype &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_fp_val == soc2/core/jmp_unit/BranchKillableQueue/uops_4_fp_val &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_is_amo == soc2/core/jmp_unit/BranchKillableQueue/uops_4_is_amo &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_pdst == soc2/core/jmp_unit/BranchKillableQueue/uops_4_pdst &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_rob_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_4_rob_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_stq_idx == soc2/core/jmp_unit/BranchKillableQueue/uops_4_stq_idx &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_uopc == soc2/core/jmp_unit/BranchKillableQueue/uops_4_uopc &&
  soc1/core/jmp_unit/BranchKillableQueue/uops_4_uses_stq == soc2/core/jmp_unit/BranchKillableQueue/uops_4_uses_stq &&
  soc1/core/jmp_unit/BranchKillableQueue/valids_0 == soc2/core/jmp_unit/BranchKillableQueue/valids_0 &&
  soc1/core/jmp_unit/BranchKillableQueue/valids_1 == soc2/core/jmp_unit/BranchKillableQueue/valids_1 &&
  soc1/core/jmp_unit/BranchKillableQueue/valids_2 == soc2/core/jmp_unit/BranchKillableQueue/valids_2 &&
  soc1/core/jmp_unit/BranchKillableQueue/valids_3 == soc2/core/jmp_unit/BranchKillableQueue/valids_3 &&
  soc1/core/jmp_unit/BranchKillableQueue/valids_4 == soc2/core/jmp_unit/BranchKillableQueue/valids_4 &&
  soc1/core/jmp_unit/BranchKillableQueue/value == soc2/core/jmp_unit/BranchKillableQueue/value &&
  soc1/core/jmp_unit/BranchKillableQueue/value_1 == soc2/core/jmp_unit/BranchKillableQueue/value_1 &&
  soc1/core/jmp_unit/alu/_T_1_0 == soc2/core/jmp_unit/alu/_T_1_0 &&
  soc1/core/jmp_unit/alu/_T_1_1 == soc2/core/jmp_unit/alu/_T_1_1 &&
  soc1/core/jmp_unit/alu/_T_1_2 == soc2/core/jmp_unit/alu/_T_1_2 &&
  soc1/core/jmp_unit/alu/_T_2_0_br_mask == soc2/core/jmp_unit/alu/_T_2_0_br_mask &&
  soc1/core/jmp_unit/alu/_T_2_0_bypassable == soc2/core/jmp_unit/alu/_T_2_0_bypassable &&
  soc1/core/jmp_unit/alu/_T_2_0_dst_rtype == soc2/core/jmp_unit/alu/_T_2_0_dst_rtype &&
  soc1/core/jmp_unit/alu/_T_2_0_is_amo == soc2/core/jmp_unit/alu/_T_2_0_is_amo &&
  soc1/core/jmp_unit/alu/_T_2_0_pdst == soc2/core/jmp_unit/alu/_T_2_0_pdst &&
  soc1/core/jmp_unit/alu/_T_2_0_rob_idx == soc2/core/jmp_unit/alu/_T_2_0_rob_idx &&
  soc1/core/jmp_unit/alu/_T_2_0_uses_stq == soc2/core/jmp_unit/alu/_T_2_0_uses_stq &&
  soc1/core/jmp_unit/alu/_T_2_1_br_mask == soc2/core/jmp_unit/alu/_T_2_1_br_mask &&
  soc1/core/jmp_unit/alu/_T_2_1_bypassable == soc2/core/jmp_unit/alu/_T_2_1_bypassable &&
  soc1/core/jmp_unit/alu/_T_2_1_dst_rtype == soc2/core/jmp_unit/alu/_T_2_1_dst_rtype &&
  soc1/core/jmp_unit/alu/_T_2_1_is_amo == soc2/core/jmp_unit/alu/_T_2_1_is_amo &&
  soc1/core/jmp_unit/alu/_T_2_1_pdst == soc2/core/jmp_unit/alu/_T_2_1_pdst &&
  soc1/core/jmp_unit/alu/_T_2_1_rob_idx == soc2/core/jmp_unit/alu/_T_2_1_rob_idx &&
  soc1/core/jmp_unit/alu/_T_2_1_uses_stq == soc2/core/jmp_unit/alu/_T_2_1_uses_stq &&
  soc1/core/jmp_unit/alu/_T_2_2_br_mask == soc2/core/jmp_unit/alu/_T_2_2_br_mask &&
  soc1/core/jmp_unit/alu/_T_2_2_bypassable == soc2/core/jmp_unit/alu/_T_2_2_bypassable &&
  soc1/core/jmp_unit/alu/_T_2_2_dst_rtype == soc2/core/jmp_unit/alu/_T_2_2_dst_rtype &&
  soc1/core/jmp_unit/alu/_T_2_2_is_amo == soc2/core/jmp_unit/alu/_T_2_2_is_amo &&
  soc1/core/jmp_unit/alu/_T_2_2_pdst == soc2/core/jmp_unit/alu/_T_2_2_pdst &&
  soc1/core/jmp_unit/alu/_T_2_2_rob_idx == soc2/core/jmp_unit/alu/_T_2_2_rob_idx &&
  soc1/core/jmp_unit/alu/_T_2_2_uses_stq == soc2/core/jmp_unit/alu/_T_2_2_uses_stq &&
  soc1/core/jmp_unit/alu/r_data_0 == soc2/core/jmp_unit/alu/r_data_0 &&
  soc1/core/jmp_unit/alu/r_data_1 == soc2/core/jmp_unit/alu/r_data_1 &&
  soc1/core/jmp_unit/alu/r_data_2 == soc2/core/jmp_unit/alu/r_data_2 &&
  soc1/core/jmp_unit/alu/r_val_0 == soc2/core/jmp_unit/alu/r_val_0 &&
  soc1/core/jmp_unit/alu/r_val_1 == soc2/core/jmp_unit/alu/r_val_1 &&
  soc1/core/jmp_unit/ifpu/_T_108 == soc2/core/jmp_unit/ifpu/_T_108 &&
  soc1/core/jmp_unit/ifpu/_T_109 == soc2/core/jmp_unit/ifpu/_T_109 &&
  soc1/core/jmp_unit/ifpu/_T_111 == soc2/core/jmp_unit/ifpu/_T_111 &&
  soc1/core/jmp_unit/ifpu/_T_1_0 == soc2/core/jmp_unit/ifpu/_T_1_0 &&
  soc1/core/jmp_unit/ifpu/_T_1_1 == soc2/core/jmp_unit/ifpu/_T_1_1 &&
  soc1/core/jmp_unit/ifpu/_T_2_0_br_mask == soc2/core/jmp_unit/ifpu/_T_2_0_br_mask &&
  soc1/core/jmp_unit/ifpu/_T_2_0_dst_rtype == soc2/core/jmp_unit/ifpu/_T_2_0_dst_rtype &&
  soc1/core/jmp_unit/ifpu/_T_2_0_fp_val == soc2/core/jmp_unit/ifpu/_T_2_0_fp_val &&
  soc1/core/jmp_unit/ifpu/_T_2_0_is_amo == soc2/core/jmp_unit/ifpu/_T_2_0_is_amo &&
  soc1/core/jmp_unit/ifpu/_T_2_0_pdst == soc2/core/jmp_unit/ifpu/_T_2_0_pdst &&
  soc1/core/jmp_unit/ifpu/_T_2_0_rob_idx == soc2/core/jmp_unit/ifpu/_T_2_0_rob_idx &&
  soc1/core/jmp_unit/ifpu/_T_2_0_stq_idx == soc2/core/jmp_unit/ifpu/_T_2_0_stq_idx &&
  soc1/core/jmp_unit/ifpu/_T_2_0_uopc == soc2/core/jmp_unit/ifpu/_T_2_0_uopc &&
  soc1/core/jmp_unit/ifpu/_T_2_0_uses_stq == soc2/core/jmp_unit/ifpu/_T_2_0_uses_stq &&
  soc1/core/jmp_unit/ifpu/_T_2_1_br_mask == soc2/core/jmp_unit/ifpu/_T_2_1_br_mask &&
  soc1/core/jmp_unit/ifpu/_T_2_1_dst_rtype == soc2/core/jmp_unit/ifpu/_T_2_1_dst_rtype &&
  soc1/core/jmp_unit/ifpu/_T_2_1_fp_val == soc2/core/jmp_unit/ifpu/_T_2_1_fp_val &&
  soc1/core/jmp_unit/ifpu/_T_2_1_is_amo == soc2/core/jmp_unit/ifpu/_T_2_1_is_amo &&
  soc1/core/jmp_unit/ifpu/_T_2_1_pdst == soc2/core/jmp_unit/ifpu/_T_2_1_pdst &&
  soc1/core/jmp_unit/ifpu/_T_2_1_rob_idx == soc2/core/jmp_unit/ifpu/_T_2_1_rob_idx &&
  soc1/core/jmp_unit/ifpu/_T_2_1_stq_idx == soc2/core/jmp_unit/ifpu/_T_2_1_stq_idx &&
  soc1/core/jmp_unit/ifpu/_T_2_1_uopc == soc2/core/jmp_unit/ifpu/_T_2_1_uopc &&
  soc1/core/jmp_unit/ifpu/_T_2_1_uses_stq == soc2/core/jmp_unit/ifpu/_T_2_1_uses_stq &&
  soc1/core/jmp_unit/ifpu/ifpu/_T_265 == soc2/core/jmp_unit/ifpu/ifpu/_T_265 &&
  soc1/core/jmp_unit/ifpu/ifpu/_T_266_data == soc2/core/jmp_unit/ifpu/ifpu/_T_266_data &&
  soc1/core/jmp_unit/ifpu/ifpu/_T_266_exc == soc2/core/jmp_unit/ifpu/ifpu/_T_266_exc &&
  soc1/core/jmp_unit/ifpu/ifpu/inPipe_bits_in1 == soc2/core/jmp_unit/ifpu/ifpu/inPipe_bits_in1 &&
  soc1/core/jmp_unit/ifpu/ifpu/inPipe_bits_rm == soc2/core/jmp_unit/ifpu/ifpu/inPipe_bits_rm &&
  soc1/core/jmp_unit/ifpu/ifpu/inPipe_bits_singleIn == soc2/core/jmp_unit/ifpu/ifpu/inPipe_bits_singleIn &&
  soc1/core/jmp_unit/ifpu/ifpu/inPipe_bits_typ == soc2/core/jmp_unit/ifpu/ifpu/inPipe_bits_typ &&
  soc1/core/jmp_unit/ifpu/ifpu/inPipe_bits_wflags == soc2/core/jmp_unit/ifpu/ifpu/inPipe_bits_wflags &&
  soc1/core/jmp_unit/ifpu/ifpu/inPipe_valid == soc2/core/jmp_unit/ifpu/ifpu/inPipe_valid &&
  soc1/core/jmp_unit/imul/_T_1_0 == soc2/core/jmp_unit/imul/_T_1_0 &&
  soc1/core/jmp_unit/imul/_T_1_1 == soc2/core/jmp_unit/imul/_T_1_1 &&
  soc1/core/jmp_unit/imul/_T_1_2 == soc2/core/jmp_unit/imul/_T_1_2 &&
  soc1/core/jmp_unit/imul/_T_2_0_br_mask == soc2/core/jmp_unit/imul/_T_2_0_br_mask &&
  soc1/core/jmp_unit/imul/_T_2_0_bypassable == soc2/core/jmp_unit/imul/_T_2_0_bypassable &&
  soc1/core/jmp_unit/imul/_T_2_0_dst_rtype == soc2/core/jmp_unit/imul/_T_2_0_dst_rtype &&
  soc1/core/jmp_unit/imul/_T_2_0_is_amo == soc2/core/jmp_unit/imul/_T_2_0_is_amo &&
  soc1/core/jmp_unit/imul/_T_2_0_pdst == soc2/core/jmp_unit/imul/_T_2_0_pdst &&
  soc1/core/jmp_unit/imul/_T_2_0_rob_idx == soc2/core/jmp_unit/imul/_T_2_0_rob_idx &&
  soc1/core/jmp_unit/imul/_T_2_0_uses_stq == soc2/core/jmp_unit/imul/_T_2_0_uses_stq &&
  soc1/core/jmp_unit/imul/_T_2_1_br_mask == soc2/core/jmp_unit/imul/_T_2_1_br_mask &&
  soc1/core/jmp_unit/imul/_T_2_1_bypassable == soc2/core/jmp_unit/imul/_T_2_1_bypassable &&
  soc1/core/jmp_unit/imul/_T_2_1_dst_rtype == soc2/core/jmp_unit/imul/_T_2_1_dst_rtype &&
  soc1/core/jmp_unit/imul/_T_2_1_is_amo == soc2/core/jmp_unit/imul/_T_2_1_is_amo &&
  soc1/core/jmp_unit/imul/_T_2_1_pdst == soc2/core/jmp_unit/imul/_T_2_1_pdst &&
  soc1/core/jmp_unit/imul/_T_2_1_rob_idx == soc2/core/jmp_unit/imul/_T_2_1_rob_idx &&
  soc1/core/jmp_unit/imul/_T_2_1_uses_stq == soc2/core/jmp_unit/imul/_T_2_1_uses_stq &&
  soc1/core/jmp_unit/imul/_T_2_2_br_mask == soc2/core/jmp_unit/imul/_T_2_2_br_mask &&
  soc1/core/jmp_unit/imul/_T_2_2_bypassable == soc2/core/jmp_unit/imul/_T_2_2_bypassable &&
  soc1/core/jmp_unit/imul/_T_2_2_dst_rtype == soc2/core/jmp_unit/imul/_T_2_2_dst_rtype &&
  soc1/core/jmp_unit/imul/_T_2_2_is_amo == soc2/core/jmp_unit/imul/_T_2_2_is_amo &&
  soc1/core/jmp_unit/imul/_T_2_2_pdst == soc2/core/jmp_unit/imul/_T_2_2_pdst &&
  soc1/core/jmp_unit/imul/_T_2_2_rob_idx == soc2/core/jmp_unit/imul/_T_2_2_rob_idx &&
  soc1/core/jmp_unit/imul/_T_2_2_uses_stq == soc2/core/jmp_unit/imul/_T_2_2_uses_stq &&
  soc1/core/jmp_unit/imul/imul/_T_28 == soc2/core/jmp_unit/imul/imul/_T_28 &&
  soc1/core/jmp_unit/imul/imul/_T_29 == soc2/core/jmp_unit/imul/imul/_T_29 &&
  soc1/core/jmp_unit/imul/imul/_T_31 == soc2/core/jmp_unit/imul/imul/_T_31 &&
  soc1/core/jmp_unit/imul/imul/inPipe_bits_dw == soc2/core/jmp_unit/imul/imul/inPipe_bits_dw &&
  soc1/core/jmp_unit/imul/imul/inPipe_bits_fn == soc2/core/jmp_unit/imul/imul/inPipe_bits_fn &&
  soc1/core/jmp_unit/imul/imul/inPipe_bits_in1 == soc2/core/jmp_unit/imul/imul/inPipe_bits_in1 &&
  soc1/core/jmp_unit/imul/imul/inPipe_bits_in2 == soc2/core/jmp_unit/imul/imul/inPipe_bits_in2 &&
  soc1/core/jmp_unit/imul/imul/inPipe_valid == soc2/core/jmp_unit/imul/imul/inPipe_valid &&
  soc1/core/mem_issue_unit/_T_296 == soc2/core/mem_issue_unit/_T_296 &&
  soc1/core/mem_issue_unit/_T_298 == soc2/core/mem_issue_unit/_T_298 &&
  soc1/core/mem_issue_unit/slots_0/p1 == soc2/core/mem_issue_unit/slots_0/p1 &&
  soc1/core/mem_issue_unit/slots_0/p1_poisoned == soc2/core/mem_issue_unit/slots_0/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_0/p2 == soc2/core/mem_issue_unit/slots_0/p2 &&
  soc1/core/mem_issue_unit/slots_0/p2_poisoned == soc2/core/mem_issue_unit/slots_0/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_0/p3 == soc2/core/mem_issue_unit/slots_0/p3 &&
  soc1/core/mem_issue_unit/slots_0/ppred == soc2/core/mem_issue_unit/slots_0/ppred &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_0/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_0/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_0/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_0/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_0/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_0/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_0/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_0/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_0/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_0/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_br == soc2/core/mem_issue_unit/slots_0/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_0/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_0/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_0/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_0/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_0/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_0/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_0/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_0/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_0/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_0/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_0/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_0/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_0/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_pdst == soc2/core/mem_issue_unit/slots_0/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_0/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_0/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_0/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_0/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_0/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_taken == soc2/core/mem_issue_unit/slots_0/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_uopc == soc2/core/mem_issue_unit/slots_0/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_0/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_0/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_0/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_0/state == soc2/core/mem_issue_unit/slots_0/state &&
  soc1/core/mem_issue_unit/slots_1/p1 == soc2/core/mem_issue_unit/slots_1/p1 &&
  soc1/core/mem_issue_unit/slots_1/p1_poisoned == soc2/core/mem_issue_unit/slots_1/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_1/p2 == soc2/core/mem_issue_unit/slots_1/p2 &&
  soc1/core/mem_issue_unit/slots_1/p2_poisoned == soc2/core/mem_issue_unit/slots_1/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_1/p3 == soc2/core/mem_issue_unit/slots_1/p3 &&
  soc1/core/mem_issue_unit/slots_1/ppred == soc2/core/mem_issue_unit/slots_1/ppred &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_1/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_1/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_1/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_1/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_1/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_1/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_1/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_1/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_1/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_1/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_br == soc2/core/mem_issue_unit/slots_1/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_1/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_1/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_1/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_1/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_1/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_1/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_1/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_1/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_1/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_1/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_1/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_1/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_1/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_pdst == soc2/core/mem_issue_unit/slots_1/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_1/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_1/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_1/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_1/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_1/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_taken == soc2/core/mem_issue_unit/slots_1/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_uopc == soc2/core/mem_issue_unit/slots_1/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_1/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_1/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_1/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_1/state == soc2/core/mem_issue_unit/slots_1/state &&
  soc1/core/mem_issue_unit/slots_10/p1 == soc2/core/mem_issue_unit/slots_10/p1 &&
  soc1/core/mem_issue_unit/slots_10/p1_poisoned == soc2/core/mem_issue_unit/slots_10/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_10/p2 == soc2/core/mem_issue_unit/slots_10/p2 &&
  soc1/core/mem_issue_unit/slots_10/p2_poisoned == soc2/core/mem_issue_unit/slots_10/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_10/p3 == soc2/core/mem_issue_unit/slots_10/p3 &&
  soc1/core/mem_issue_unit/slots_10/ppred == soc2/core/mem_issue_unit/slots_10/ppred &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_10/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_10/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_10/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_10/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_10/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_10/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_10/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_10/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_10/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_10/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_br == soc2/core/mem_issue_unit/slots_10/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_10/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_10/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_10/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_10/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_10/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_10/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_10/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_10/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_10/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_10/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_10/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_10/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_10/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_pdst == soc2/core/mem_issue_unit/slots_10/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_10/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_10/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_10/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_10/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_10/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_taken == soc2/core/mem_issue_unit/slots_10/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_uopc == soc2/core/mem_issue_unit/slots_10/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_10/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_10/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_10/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_10/state == soc2/core/mem_issue_unit/slots_10/state &&
  soc1/core/mem_issue_unit/slots_11/p1 == soc2/core/mem_issue_unit/slots_11/p1 &&
  soc1/core/mem_issue_unit/slots_11/p1_poisoned == soc2/core/mem_issue_unit/slots_11/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_11/p2 == soc2/core/mem_issue_unit/slots_11/p2 &&
  soc1/core/mem_issue_unit/slots_11/p2_poisoned == soc2/core/mem_issue_unit/slots_11/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_11/p3 == soc2/core/mem_issue_unit/slots_11/p3 &&
  soc1/core/mem_issue_unit/slots_11/ppred == soc2/core/mem_issue_unit/slots_11/ppred &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_11/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_11/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_11/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_11/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_11/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_11/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_11/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_11/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_11/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_11/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_br == soc2/core/mem_issue_unit/slots_11/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_11/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_11/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_11/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_11/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_11/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_11/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_11/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_11/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_11/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_11/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_11/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_11/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_11/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_pdst == soc2/core/mem_issue_unit/slots_11/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_11/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_11/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_11/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_11/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_11/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_taken == soc2/core/mem_issue_unit/slots_11/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_uopc == soc2/core/mem_issue_unit/slots_11/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_11/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_11/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_11/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_11/state == soc2/core/mem_issue_unit/slots_11/state &&
  soc1/core/mem_issue_unit/slots_2/p1 == soc2/core/mem_issue_unit/slots_2/p1 &&
  soc1/core/mem_issue_unit/slots_2/p1_poisoned == soc2/core/mem_issue_unit/slots_2/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_2/p2 == soc2/core/mem_issue_unit/slots_2/p2 &&
  soc1/core/mem_issue_unit/slots_2/p2_poisoned == soc2/core/mem_issue_unit/slots_2/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_2/p3 == soc2/core/mem_issue_unit/slots_2/p3 &&
  soc1/core/mem_issue_unit/slots_2/ppred == soc2/core/mem_issue_unit/slots_2/ppred &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_2/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_2/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_2/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_2/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_2/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_2/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_2/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_2/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_2/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_2/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_br == soc2/core/mem_issue_unit/slots_2/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_2/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_2/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_2/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_2/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_2/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_2/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_2/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_2/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_2/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_2/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_2/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_2/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_2/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_pdst == soc2/core/mem_issue_unit/slots_2/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_2/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_2/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_2/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_2/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_2/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_taken == soc2/core/mem_issue_unit/slots_2/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_uopc == soc2/core/mem_issue_unit/slots_2/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_2/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_2/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_2/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_2/state == soc2/core/mem_issue_unit/slots_2/state &&
  soc1/core/mem_issue_unit/slots_3/p1 == soc2/core/mem_issue_unit/slots_3/p1 &&
  soc1/core/mem_issue_unit/slots_3/p1_poisoned == soc2/core/mem_issue_unit/slots_3/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_3/p2 == soc2/core/mem_issue_unit/slots_3/p2 &&
  soc1/core/mem_issue_unit/slots_3/p2_poisoned == soc2/core/mem_issue_unit/slots_3/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_3/p3 == soc2/core/mem_issue_unit/slots_3/p3 &&
  soc1/core/mem_issue_unit/slots_3/ppred == soc2/core/mem_issue_unit/slots_3/ppred &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_3/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_3/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_3/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_3/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_3/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_3/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_3/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_3/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_3/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_3/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_br == soc2/core/mem_issue_unit/slots_3/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_3/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_3/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_3/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_3/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_3/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_3/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_3/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_3/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_3/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_3/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_3/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_3/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_3/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_pdst == soc2/core/mem_issue_unit/slots_3/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_3/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_3/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_3/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_3/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_3/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_taken == soc2/core/mem_issue_unit/slots_3/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_uopc == soc2/core/mem_issue_unit/slots_3/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_3/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_3/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_3/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_3/state == soc2/core/mem_issue_unit/slots_3/state &&
  soc1/core/mem_issue_unit/slots_4/p1 == soc2/core/mem_issue_unit/slots_4/p1 &&
  soc1/core/mem_issue_unit/slots_4/p1_poisoned == soc2/core/mem_issue_unit/slots_4/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_4/p2 == soc2/core/mem_issue_unit/slots_4/p2 &&
  soc1/core/mem_issue_unit/slots_4/p2_poisoned == soc2/core/mem_issue_unit/slots_4/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_4/p3 == soc2/core/mem_issue_unit/slots_4/p3 &&
  soc1/core/mem_issue_unit/slots_4/ppred == soc2/core/mem_issue_unit/slots_4/ppred &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_4/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_4/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_4/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_4/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_4/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_4/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_4/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_4/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_4/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_4/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_br == soc2/core/mem_issue_unit/slots_4/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_4/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_4/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_4/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_4/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_4/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_4/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_4/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_4/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_4/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_4/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_4/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_4/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_4/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_pdst == soc2/core/mem_issue_unit/slots_4/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_4/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_4/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_4/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_4/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_4/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_taken == soc2/core/mem_issue_unit/slots_4/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_uopc == soc2/core/mem_issue_unit/slots_4/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_4/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_4/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_4/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_4/state == soc2/core/mem_issue_unit/slots_4/state &&
  soc1/core/mem_issue_unit/slots_5/p1 == soc2/core/mem_issue_unit/slots_5/p1 &&
  soc1/core/mem_issue_unit/slots_5/p1_poisoned == soc2/core/mem_issue_unit/slots_5/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_5/p2 == soc2/core/mem_issue_unit/slots_5/p2 &&
  soc1/core/mem_issue_unit/slots_5/p2_poisoned == soc2/core/mem_issue_unit/slots_5/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_5/p3 == soc2/core/mem_issue_unit/slots_5/p3 &&
  soc1/core/mem_issue_unit/slots_5/ppred == soc2/core/mem_issue_unit/slots_5/ppred &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_5/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_5/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_5/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_5/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_5/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_5/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_5/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_5/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_5/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_5/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_br == soc2/core/mem_issue_unit/slots_5/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_5/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_5/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_5/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_5/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_5/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_5/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_5/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_5/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_5/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_5/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_5/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_5/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_5/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_pdst == soc2/core/mem_issue_unit/slots_5/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_5/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_5/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_5/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_5/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_5/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_taken == soc2/core/mem_issue_unit/slots_5/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_uopc == soc2/core/mem_issue_unit/slots_5/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_5/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_5/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_5/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_5/state == soc2/core/mem_issue_unit/slots_5/state &&
  soc1/core/mem_issue_unit/slots_6/p1 == soc2/core/mem_issue_unit/slots_6/p1 &&
  soc1/core/mem_issue_unit/slots_6/p1_poisoned == soc2/core/mem_issue_unit/slots_6/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_6/p2 == soc2/core/mem_issue_unit/slots_6/p2 &&
  soc1/core/mem_issue_unit/slots_6/p2_poisoned == soc2/core/mem_issue_unit/slots_6/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_6/p3 == soc2/core/mem_issue_unit/slots_6/p3 &&
  soc1/core/mem_issue_unit/slots_6/ppred == soc2/core/mem_issue_unit/slots_6/ppred &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_6/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_6/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_6/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_6/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_6/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_6/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_6/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_6/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_6/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_6/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_br == soc2/core/mem_issue_unit/slots_6/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_6/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_6/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_6/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_6/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_6/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_6/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_6/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_6/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_6/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_6/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_6/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_6/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_6/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_pdst == soc2/core/mem_issue_unit/slots_6/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_6/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_6/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_6/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_6/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_6/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_taken == soc2/core/mem_issue_unit/slots_6/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_uopc == soc2/core/mem_issue_unit/slots_6/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_6/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_6/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_6/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_6/state == soc2/core/mem_issue_unit/slots_6/state &&
  soc1/core/mem_issue_unit/slots_7/p1 == soc2/core/mem_issue_unit/slots_7/p1 &&
  soc1/core/mem_issue_unit/slots_7/p1_poisoned == soc2/core/mem_issue_unit/slots_7/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_7/p2 == soc2/core/mem_issue_unit/slots_7/p2 &&
  soc1/core/mem_issue_unit/slots_7/p2_poisoned == soc2/core/mem_issue_unit/slots_7/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_7/p3 == soc2/core/mem_issue_unit/slots_7/p3 &&
  soc1/core/mem_issue_unit/slots_7/ppred == soc2/core/mem_issue_unit/slots_7/ppred &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_7/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_7/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_7/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_7/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_7/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_7/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_7/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_7/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_7/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_7/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_br == soc2/core/mem_issue_unit/slots_7/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_7/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_7/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_7/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_7/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_7/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_7/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_7/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_7/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_7/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_7/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_7/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_7/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_7/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_pdst == soc2/core/mem_issue_unit/slots_7/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_7/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_7/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_7/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_7/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_7/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_taken == soc2/core/mem_issue_unit/slots_7/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_uopc == soc2/core/mem_issue_unit/slots_7/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_7/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_7/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_7/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_7/state == soc2/core/mem_issue_unit/slots_7/state &&
  soc1/core/mem_issue_unit/slots_8/p1 == soc2/core/mem_issue_unit/slots_8/p1 &&
  soc1/core/mem_issue_unit/slots_8/p1_poisoned == soc2/core/mem_issue_unit/slots_8/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_8/p2 == soc2/core/mem_issue_unit/slots_8/p2 &&
  soc1/core/mem_issue_unit/slots_8/p2_poisoned == soc2/core/mem_issue_unit/slots_8/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_8/p3 == soc2/core/mem_issue_unit/slots_8/p3 &&
  soc1/core/mem_issue_unit/slots_8/ppred == soc2/core/mem_issue_unit/slots_8/ppred &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_8/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_8/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_8/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_8/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_8/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_8/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_8/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_8/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_8/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_8/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_br == soc2/core/mem_issue_unit/slots_8/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_8/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_8/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_8/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_8/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_8/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_8/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_8/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_8/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_8/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_8/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_8/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_8/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_8/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_pdst == soc2/core/mem_issue_unit/slots_8/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_8/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_8/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_8/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_8/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_8/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_taken == soc2/core/mem_issue_unit/slots_8/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_uopc == soc2/core/mem_issue_unit/slots_8/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_8/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_8/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_8/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_8/state == soc2/core/mem_issue_unit/slots_8/state &&
  soc1/core/mem_issue_unit/slots_9/p1 == soc2/core/mem_issue_unit/slots_9/p1 &&
  soc1/core/mem_issue_unit/slots_9/p1_poisoned == soc2/core/mem_issue_unit/slots_9/p1_poisoned &&
  soc1/core/mem_issue_unit/slots_9/p2 == soc2/core/mem_issue_unit/slots_9/p2 &&
  soc1/core/mem_issue_unit/slots_9/p2_poisoned == soc2/core/mem_issue_unit/slots_9/p2_poisoned &&
  soc1/core/mem_issue_unit/slots_9/p3 == soc2/core/mem_issue_unit/slots_9/p3 &&
  soc1/core/mem_issue_unit/slots_9/ppred == soc2/core/mem_issue_unit/slots_9/ppred &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_br_mask == soc2/core/mem_issue_unit/slots_9/slot_uop_br_mask &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_br_tag == soc2/core/mem_issue_unit/slots_9/slot_uop_br_tag &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_bypassable == soc2/core/mem_issue_unit/slots_9/slot_uop_bypassable &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_dst_rtype == soc2/core/mem_issue_unit/slots_9/slot_uop_dst_rtype &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_edge_inst == soc2/core/mem_issue_unit/slots_9/slot_uop_edge_inst &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_fp_val == soc2/core/mem_issue_unit/slots_9/slot_uop_fp_val &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_ftq_idx == soc2/core/mem_issue_unit/slots_9/slot_uop_ftq_idx &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_fu_code == soc2/core/mem_issue_unit/slots_9/slot_uop_fu_code &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_imm_packed == soc2/core/mem_issue_unit/slots_9/slot_uop_imm_packed &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_amo == soc2/core/mem_issue_unit/slots_9/slot_uop_is_amo &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_br == soc2/core/mem_issue_unit/slots_9/slot_uop_is_br &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_fence == soc2/core/mem_issue_unit/slots_9/slot_uop_is_fence &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_jal == soc2/core/mem_issue_unit/slots_9/slot_uop_is_jal &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_jalr == soc2/core/mem_issue_unit/slots_9/slot_uop_is_jalr &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_rvc == soc2/core/mem_issue_unit/slots_9/slot_uop_is_rvc &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_is_sfb == soc2/core/mem_issue_unit/slots_9/slot_uop_is_sfb &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_ldq_idx == soc2/core/mem_issue_unit/slots_9/slot_uop_ldq_idx &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_ldst_val == soc2/core/mem_issue_unit/slots_9/slot_uop_ldst_val &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_lrs1_rtype == soc2/core/mem_issue_unit/slots_9/slot_uop_lrs1_rtype &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_lrs2_rtype == soc2/core/mem_issue_unit/slots_9/slot_uop_lrs2_rtype &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_mem_cmd == soc2/core/mem_issue_unit/slots_9/slot_uop_mem_cmd &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_mem_signed == soc2/core/mem_issue_unit/slots_9/slot_uop_mem_signed &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_mem_size == soc2/core/mem_issue_unit/slots_9/slot_uop_mem_size &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_pc_lob == soc2/core/mem_issue_unit/slots_9/slot_uop_pc_lob &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_pdst == soc2/core/mem_issue_unit/slots_9/slot_uop_pdst &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_prs1 == soc2/core/mem_issue_unit/slots_9/slot_uop_prs1 &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_prs2 == soc2/core/mem_issue_unit/slots_9/slot_uop_prs2 &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_prs3 == soc2/core/mem_issue_unit/slots_9/slot_uop_prs3 &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_rob_idx == soc2/core/mem_issue_unit/slots_9/slot_uop_rob_idx &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_stq_idx == soc2/core/mem_issue_unit/slots_9/slot_uop_stq_idx &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_taken == soc2/core/mem_issue_unit/slots_9/slot_uop_taken &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_uopc == soc2/core/mem_issue_unit/slots_9/slot_uop_uopc &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_uses_ldq == soc2/core/mem_issue_unit/slots_9/slot_uop_uses_ldq &&
  soc1/core/mem_issue_unit/slots_9/slot_uop_uses_stq == soc2/core/mem_issue_unit/slots_9/slot_uop_uses_stq &&
  soc1/core/mem_issue_unit/slots_9/state == soc2/core/mem_issue_unit/slots_9/state &&
  soc1/core/rename_stage/ren2_uops_0_bp_debug_if == soc2/core/rename_stage/ren2_uops_0_bp_debug_if &&
  soc1/core/rename_stage/ren2_uops_0_bp_xcpt_if == soc2/core/rename_stage/ren2_uops_0_bp_xcpt_if &&
  soc1/core/rename_stage/ren2_uops_0_br_mask == soc2/core/rename_stage/ren2_uops_0_br_mask &&
  soc1/core/rename_stage/ren2_uops_0_br_tag == soc2/core/rename_stage/ren2_uops_0_br_tag &&
  soc1/core/rename_stage/ren2_uops_0_bypassable == soc2/core/rename_stage/ren2_uops_0_bypassable &&
  soc1/core/rename_stage/ren2_uops_0_csr_addr == soc2/core/rename_stage/ren2_uops_0_csr_addr &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_br_type == soc2/core/rename_stage/ren2_uops_0_ctrl_br_type &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_csr_cmd == soc2/core/rename_stage/ren2_uops_0_ctrl_csr_cmd &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_fcn_dw == soc2/core/rename_stage/ren2_uops_0_ctrl_fcn_dw &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_imm_sel == soc2/core/rename_stage/ren2_uops_0_ctrl_imm_sel &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_is_load == soc2/core/rename_stage/ren2_uops_0_ctrl_is_load &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_is_sta == soc2/core/rename_stage/ren2_uops_0_ctrl_is_sta &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_is_std == soc2/core/rename_stage/ren2_uops_0_ctrl_is_std &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_op1_sel == soc2/core/rename_stage/ren2_uops_0_ctrl_op1_sel &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_op2_sel == soc2/core/rename_stage/ren2_uops_0_ctrl_op2_sel &&
  soc1/core/rename_stage/ren2_uops_0_ctrl_op_fcn == soc2/core/rename_stage/ren2_uops_0_ctrl_op_fcn &&
  soc1/core/rename_stage/ren2_uops_0_debug_fsrc == soc2/core/rename_stage/ren2_uops_0_debug_fsrc &&
  soc1/core/rename_stage/ren2_uops_0_debug_inst == soc2/core/rename_stage/ren2_uops_0_debug_inst &&
  soc1/core/rename_stage/ren2_uops_0_debug_pc == soc2/core/rename_stage/ren2_uops_0_debug_pc &&
  soc1/core/rename_stage/ren2_uops_0_debug_tsrc == soc2/core/rename_stage/ren2_uops_0_debug_tsrc &&
  soc1/core/rename_stage/ren2_uops_0_dst_rtype == soc2/core/rename_stage/ren2_uops_0_dst_rtype &&
  soc1/core/rename_stage/ren2_uops_0_edge_inst == soc2/core/rename_stage/ren2_uops_0_edge_inst &&
  soc1/core/rename_stage/ren2_uops_0_exc_cause == soc2/core/rename_stage/ren2_uops_0_exc_cause &&
  soc1/core/rename_stage/ren2_uops_0_exception == soc2/core/rename_stage/ren2_uops_0_exception &&
  soc1/core/rename_stage/ren2_uops_0_flush_on_commit == soc2/core/rename_stage/ren2_uops_0_flush_on_commit &&
  soc1/core/rename_stage/ren2_uops_0_fp_single == soc2/core/rename_stage/ren2_uops_0_fp_single &&
  soc1/core/rename_stage/ren2_uops_0_fp_val == soc2/core/rename_stage/ren2_uops_0_fp_val &&
  soc1/core/rename_stage/ren2_uops_0_frs3_en == soc2/core/rename_stage/ren2_uops_0_frs3_en &&
  soc1/core/rename_stage/ren2_uops_0_ftq_idx == soc2/core/rename_stage/ren2_uops_0_ftq_idx &&
  soc1/core/rename_stage/ren2_uops_0_fu_code == soc2/core/rename_stage/ren2_uops_0_fu_code &&
  soc1/core/rename_stage/ren2_uops_0_imm_packed == soc2/core/rename_stage/ren2_uops_0_imm_packed &&
  soc1/core/rename_stage/ren2_uops_0_inst == soc2/core/rename_stage/ren2_uops_0_inst &&
  soc1/core/rename_stage/ren2_uops_0_iq_type == soc2/core/rename_stage/ren2_uops_0_iq_type &&
  soc1/core/rename_stage/ren2_uops_0_is_amo == soc2/core/rename_stage/ren2_uops_0_is_amo &&
  soc1/core/rename_stage/ren2_uops_0_is_br == soc2/core/rename_stage/ren2_uops_0_is_br &&
  soc1/core/rename_stage/ren2_uops_0_is_fence == soc2/core/rename_stage/ren2_uops_0_is_fence &&
  soc1/core/rename_stage/ren2_uops_0_is_fencei == soc2/core/rename_stage/ren2_uops_0_is_fencei &&
  soc1/core/rename_stage/ren2_uops_0_is_jal == soc2/core/rename_stage/ren2_uops_0_is_jal &&
  soc1/core/rename_stage/ren2_uops_0_is_jalr == soc2/core/rename_stage/ren2_uops_0_is_jalr &&
  soc1/core/rename_stage/ren2_uops_0_is_rvc == soc2/core/rename_stage/ren2_uops_0_is_rvc &&
  soc1/core/rename_stage/ren2_uops_0_is_sfb == soc2/core/rename_stage/ren2_uops_0_is_sfb &&
  soc1/core/rename_stage/ren2_uops_0_is_sys_pc2epc == soc2/core/rename_stage/ren2_uops_0_is_sys_pc2epc &&
  soc1/core/rename_stage/ren2_uops_0_is_unique == soc2/core/rename_stage/ren2_uops_0_is_unique &&
  soc1/core/rename_stage/ren2_uops_0_iw_p1_poisoned == soc2/core/rename_stage/ren2_uops_0_iw_p1_poisoned &&
  soc1/core/rename_stage/ren2_uops_0_iw_p2_poisoned == soc2/core/rename_stage/ren2_uops_0_iw_p2_poisoned &&
  soc1/core/rename_stage/ren2_uops_0_iw_state == soc2/core/rename_stage/ren2_uops_0_iw_state &&
  soc1/core/rename_stage/ren2_uops_0_ldst == soc2/core/rename_stage/ren2_uops_0_ldst &&
  soc1/core/rename_stage/ren2_uops_0_ldst_val == soc2/core/rename_stage/ren2_uops_0_ldst_val &&
  soc1/core/rename_stage/ren2_uops_0_lrs1 == soc2/core/rename_stage/ren2_uops_0_lrs1 &&
  soc1/core/rename_stage/ren2_uops_0_lrs1_rtype == soc2/core/rename_stage/ren2_uops_0_lrs1_rtype &&
  soc1/core/rename_stage/ren2_uops_0_lrs2 == soc2/core/rename_stage/ren2_uops_0_lrs2 &&
  soc1/core/rename_stage/ren2_uops_0_lrs2_rtype == soc2/core/rename_stage/ren2_uops_0_lrs2_rtype &&
  soc1/core/rename_stage/ren2_uops_0_lrs3 == soc2/core/rename_stage/ren2_uops_0_lrs3 &&
  soc1/core/rename_stage/ren2_uops_0_mem_cmd == soc2/core/rename_stage/ren2_uops_0_mem_cmd &&
  soc1/core/rename_stage/ren2_uops_0_mem_signed == soc2/core/rename_stage/ren2_uops_0_mem_signed &&
  soc1/core/rename_stage/ren2_uops_0_mem_size == soc2/core/rename_stage/ren2_uops_0_mem_size &&
  soc1/core/rename_stage/ren2_uops_0_pc_lob == soc2/core/rename_stage/ren2_uops_0_pc_lob &&
  soc1/core/rename_stage/ren2_uops_0_prs1 == soc2/core/rename_stage/ren2_uops_0_prs1 &&
  soc1/core/rename_stage/ren2_uops_0_prs2 == soc2/core/rename_stage/ren2_uops_0_prs2 &&
  soc1/core/rename_stage/ren2_uops_0_rxq_idx == soc2/core/rename_stage/ren2_uops_0_rxq_idx &&
  soc1/core/rename_stage/ren2_uops_0_stale_pdst == soc2/core/rename_stage/ren2_uops_0_stale_pdst &&
  soc1/core/rename_stage/ren2_uops_0_taken == soc2/core/rename_stage/ren2_uops_0_taken &&
  soc1/core/rename_stage/ren2_uops_0_uopc == soc2/core/rename_stage/ren2_uops_0_uopc &&
  soc1/core/rename_stage/ren2_uops_0_uses_ldq == soc2/core/rename_stage/ren2_uops_0_uses_ldq &&
  soc1/core/rename_stage/ren2_uops_0_uses_stq == soc2/core/rename_stage/ren2_uops_0_uses_stq &&
  soc1/core/rename_stage/ren2_uops_0_xcpt_ae_if == soc2/core/rename_stage/ren2_uops_0_xcpt_ae_if &&
  soc1/core/rename_stage/ren2_uops_0_xcpt_ma_if == soc2/core/rename_stage/ren2_uops_0_xcpt_ma_if &&
  soc1/core/rename_stage/ren2_uops_0_xcpt_pf_if == soc2/core/rename_stage/ren2_uops_0_xcpt_pf_if &&
  soc1/core/rename_stage/ren2_uops_1_bp_debug_if == soc2/core/rename_stage/ren2_uops_1_bp_debug_if &&
  soc1/core/rename_stage/ren2_uops_1_bp_xcpt_if == soc2/core/rename_stage/ren2_uops_1_bp_xcpt_if &&
  soc1/core/rename_stage/ren2_uops_1_br_mask == soc2/core/rename_stage/ren2_uops_1_br_mask &&
  soc1/core/rename_stage/ren2_uops_1_br_tag == soc2/core/rename_stage/ren2_uops_1_br_tag &&
  soc1/core/rename_stage/ren2_uops_1_bypassable == soc2/core/rename_stage/ren2_uops_1_bypassable &&
  soc1/core/rename_stage/ren2_uops_1_csr_addr == soc2/core/rename_stage/ren2_uops_1_csr_addr &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_br_type == soc2/core/rename_stage/ren2_uops_1_ctrl_br_type &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_csr_cmd == soc2/core/rename_stage/ren2_uops_1_ctrl_csr_cmd &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_fcn_dw == soc2/core/rename_stage/ren2_uops_1_ctrl_fcn_dw &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_imm_sel == soc2/core/rename_stage/ren2_uops_1_ctrl_imm_sel &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_is_load == soc2/core/rename_stage/ren2_uops_1_ctrl_is_load &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_is_sta == soc2/core/rename_stage/ren2_uops_1_ctrl_is_sta &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_is_std == soc2/core/rename_stage/ren2_uops_1_ctrl_is_std &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_op1_sel == soc2/core/rename_stage/ren2_uops_1_ctrl_op1_sel &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_op2_sel == soc2/core/rename_stage/ren2_uops_1_ctrl_op2_sel &&
  soc1/core/rename_stage/ren2_uops_1_ctrl_op_fcn == soc2/core/rename_stage/ren2_uops_1_ctrl_op_fcn &&
  soc1/core/rename_stage/ren2_uops_1_debug_fsrc == soc2/core/rename_stage/ren2_uops_1_debug_fsrc &&
  soc1/core/rename_stage/ren2_uops_1_debug_inst == soc2/core/rename_stage/ren2_uops_1_debug_inst &&
  soc1/core/rename_stage/ren2_uops_1_debug_pc == soc2/core/rename_stage/ren2_uops_1_debug_pc &&
  soc1/core/rename_stage/ren2_uops_1_debug_tsrc == soc2/core/rename_stage/ren2_uops_1_debug_tsrc &&
  soc1/core/rename_stage/ren2_uops_1_dst_rtype == soc2/core/rename_stage/ren2_uops_1_dst_rtype &&
  soc1/core/rename_stage/ren2_uops_1_edge_inst == soc2/core/rename_stage/ren2_uops_1_edge_inst &&
  soc1/core/rename_stage/ren2_uops_1_exc_cause == soc2/core/rename_stage/ren2_uops_1_exc_cause &&
  soc1/core/rename_stage/ren2_uops_1_exception == soc2/core/rename_stage/ren2_uops_1_exception &&
  soc1/core/rename_stage/ren2_uops_1_flush_on_commit == soc2/core/rename_stage/ren2_uops_1_flush_on_commit &&
  soc1/core/rename_stage/ren2_uops_1_fp_single == soc2/core/rename_stage/ren2_uops_1_fp_single &&
  soc1/core/rename_stage/ren2_uops_1_fp_val == soc2/core/rename_stage/ren2_uops_1_fp_val &&
  soc1/core/rename_stage/ren2_uops_1_frs3_en == soc2/core/rename_stage/ren2_uops_1_frs3_en &&
  soc1/core/rename_stage/ren2_uops_1_ftq_idx == soc2/core/rename_stage/ren2_uops_1_ftq_idx &&
  soc1/core/rename_stage/ren2_uops_1_fu_code == soc2/core/rename_stage/ren2_uops_1_fu_code &&
  soc1/core/rename_stage/ren2_uops_1_imm_packed == soc2/core/rename_stage/ren2_uops_1_imm_packed &&
  soc1/core/rename_stage/ren2_uops_1_inst == soc2/core/rename_stage/ren2_uops_1_inst &&
  soc1/core/rename_stage/ren2_uops_1_iq_type == soc2/core/rename_stage/ren2_uops_1_iq_type &&
  soc1/core/rename_stage/ren2_uops_1_is_amo == soc2/core/rename_stage/ren2_uops_1_is_amo &&
  soc1/core/rename_stage/ren2_uops_1_is_br == soc2/core/rename_stage/ren2_uops_1_is_br &&
  soc1/core/rename_stage/ren2_uops_1_is_fence == soc2/core/rename_stage/ren2_uops_1_is_fence &&
  soc1/core/rename_stage/ren2_uops_1_is_fencei == soc2/core/rename_stage/ren2_uops_1_is_fencei &&
  soc1/core/rename_stage/ren2_uops_1_is_jal == soc2/core/rename_stage/ren2_uops_1_is_jal &&
  soc1/core/rename_stage/ren2_uops_1_is_jalr == soc2/core/rename_stage/ren2_uops_1_is_jalr &&
  soc1/core/rename_stage/ren2_uops_1_is_rvc == soc2/core/rename_stage/ren2_uops_1_is_rvc &&
  soc1/core/rename_stage/ren2_uops_1_is_sfb == soc2/core/rename_stage/ren2_uops_1_is_sfb &&
  soc1/core/rename_stage/ren2_uops_1_is_sys_pc2epc == soc2/core/rename_stage/ren2_uops_1_is_sys_pc2epc &&
  soc1/core/rename_stage/ren2_uops_1_is_unique == soc2/core/rename_stage/ren2_uops_1_is_unique &&
  soc1/core/rename_stage/ren2_uops_1_iw_p1_poisoned == soc2/core/rename_stage/ren2_uops_1_iw_p1_poisoned &&
  soc1/core/rename_stage/ren2_uops_1_iw_p2_poisoned == soc2/core/rename_stage/ren2_uops_1_iw_p2_poisoned &&
  soc1/core/rename_stage/ren2_uops_1_iw_state == soc2/core/rename_stage/ren2_uops_1_iw_state &&
  soc1/core/rename_stage/ren2_uops_1_ldst == soc2/core/rename_stage/ren2_uops_1_ldst &&
  soc1/core/rename_stage/ren2_uops_1_ldst_val == soc2/core/rename_stage/ren2_uops_1_ldst_val &&
  soc1/core/rename_stage/ren2_uops_1_lrs1 == soc2/core/rename_stage/ren2_uops_1_lrs1 &&
  soc1/core/rename_stage/ren2_uops_1_lrs1_rtype == soc2/core/rename_stage/ren2_uops_1_lrs1_rtype &&
  soc1/core/rename_stage/ren2_uops_1_lrs2 == soc2/core/rename_stage/ren2_uops_1_lrs2 &&
  soc1/core/rename_stage/ren2_uops_1_lrs2_rtype == soc2/core/rename_stage/ren2_uops_1_lrs2_rtype &&
  soc1/core/rename_stage/ren2_uops_1_lrs3 == soc2/core/rename_stage/ren2_uops_1_lrs3 &&
  soc1/core/rename_stage/ren2_uops_1_mem_cmd == soc2/core/rename_stage/ren2_uops_1_mem_cmd &&
  soc1/core/rename_stage/ren2_uops_1_mem_signed == soc2/core/rename_stage/ren2_uops_1_mem_signed &&
  soc1/core/rename_stage/ren2_uops_1_mem_size == soc2/core/rename_stage/ren2_uops_1_mem_size &&
  soc1/core/rename_stage/ren2_uops_1_pc_lob == soc2/core/rename_stage/ren2_uops_1_pc_lob &&
  soc1/core/rename_stage/ren2_uops_1_prs1 == soc2/core/rename_stage/ren2_uops_1_prs1 &&
  soc1/core/rename_stage/ren2_uops_1_prs2 == soc2/core/rename_stage/ren2_uops_1_prs2 &&
  soc1/core/rename_stage/ren2_uops_1_rxq_idx == soc2/core/rename_stage/ren2_uops_1_rxq_idx &&
  soc1/core/rename_stage/ren2_uops_1_stale_pdst == soc2/core/rename_stage/ren2_uops_1_stale_pdst &&
  soc1/core/rename_stage/ren2_uops_1_taken == soc2/core/rename_stage/ren2_uops_1_taken &&
  soc1/core/rename_stage/ren2_uops_1_uopc == soc2/core/rename_stage/ren2_uops_1_uopc &&
  soc1/core/rename_stage/ren2_uops_1_uses_ldq == soc2/core/rename_stage/ren2_uops_1_uses_ldq &&
  soc1/core/rename_stage/ren2_uops_1_uses_stq == soc2/core/rename_stage/ren2_uops_1_uses_stq &&
  soc1/core/rename_stage/ren2_uops_1_xcpt_ae_if == soc2/core/rename_stage/ren2_uops_1_xcpt_ae_if &&
  soc1/core/rename_stage/ren2_uops_1_xcpt_ma_if == soc2/core/rename_stage/ren2_uops_1_xcpt_ma_if &&
  soc1/core/rename_stage/ren2_uops_1_xcpt_pf_if == soc2/core/rename_stage/ren2_uops_1_xcpt_pf_if &&
  soc1/core/rename_stage/ren2_valids_0 == soc2/core/rename_stage/ren2_valids_0 &&
  soc1/core/rename_stage/ren2_valids_1 == soc2/core/rename_stage/ren2_valids_1 &&
  soc1/core/rename_stage/busytable/busy_table == soc2/core/rename_stage/busytable/busy_table &&
  soc1/core/rename_stage/freelist/_T_573 == soc2/core/rename_stage/freelist/_T_573 &&
  soc1/core/rename_stage/freelist/_T_605 == soc2/core/rename_stage/freelist/_T_605 &&
  soc1/core/rename_stage/freelist/_T_613 == soc2/core/rename_stage/freelist/_T_613 &&
  soc1/core/rename_stage/freelist/_T_645 == soc2/core/rename_stage/freelist/_T_645 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_0 == soc2/core/rename_stage/freelist/br_alloc_lists_0 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_1 == soc2/core/rename_stage/freelist/br_alloc_lists_1 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_10 == soc2/core/rename_stage/freelist/br_alloc_lists_10 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_11 == soc2/core/rename_stage/freelist/br_alloc_lists_11 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_2 == soc2/core/rename_stage/freelist/br_alloc_lists_2 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_3 == soc2/core/rename_stage/freelist/br_alloc_lists_3 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_4 == soc2/core/rename_stage/freelist/br_alloc_lists_4 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_5 == soc2/core/rename_stage/freelist/br_alloc_lists_5 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_6 == soc2/core/rename_stage/freelist/br_alloc_lists_6 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_7 == soc2/core/rename_stage/freelist/br_alloc_lists_7 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_8 == soc2/core/rename_stage/freelist/br_alloc_lists_8 &&
  soc1/core/rename_stage/freelist/br_alloc_lists_9 == soc2/core/rename_stage/freelist/br_alloc_lists_9 &&
  soc1/core/rename_stage/freelist/free_list == soc2/core/rename_stage/freelist/free_list &&
  soc1/core/rename_stage/maptable/br_snapshots_0_1 == soc2/core/rename_stage/maptable/br_snapshots_0_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_10 == soc2/core/rename_stage/maptable/br_snapshots_0_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_11 == soc2/core/rename_stage/maptable/br_snapshots_0_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_12 == soc2/core/rename_stage/maptable/br_snapshots_0_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_13 == soc2/core/rename_stage/maptable/br_snapshots_0_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_14 == soc2/core/rename_stage/maptable/br_snapshots_0_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_15 == soc2/core/rename_stage/maptable/br_snapshots_0_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_16 == soc2/core/rename_stage/maptable/br_snapshots_0_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_17 == soc2/core/rename_stage/maptable/br_snapshots_0_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_18 == soc2/core/rename_stage/maptable/br_snapshots_0_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_19 == soc2/core/rename_stage/maptable/br_snapshots_0_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_2 == soc2/core/rename_stage/maptable/br_snapshots_0_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_20 == soc2/core/rename_stage/maptable/br_snapshots_0_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_21 == soc2/core/rename_stage/maptable/br_snapshots_0_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_22 == soc2/core/rename_stage/maptable/br_snapshots_0_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_23 == soc2/core/rename_stage/maptable/br_snapshots_0_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_24 == soc2/core/rename_stage/maptable/br_snapshots_0_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_25 == soc2/core/rename_stage/maptable/br_snapshots_0_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_26 == soc2/core/rename_stage/maptable/br_snapshots_0_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_27 == soc2/core/rename_stage/maptable/br_snapshots_0_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_28 == soc2/core/rename_stage/maptable/br_snapshots_0_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_29 == soc2/core/rename_stage/maptable/br_snapshots_0_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_3 == soc2/core/rename_stage/maptable/br_snapshots_0_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_30 == soc2/core/rename_stage/maptable/br_snapshots_0_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_31 == soc2/core/rename_stage/maptable/br_snapshots_0_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_4 == soc2/core/rename_stage/maptable/br_snapshots_0_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_5 == soc2/core/rename_stage/maptable/br_snapshots_0_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_6 == soc2/core/rename_stage/maptable/br_snapshots_0_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_7 == soc2/core/rename_stage/maptable/br_snapshots_0_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_8 == soc2/core/rename_stage/maptable/br_snapshots_0_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_0_9 == soc2/core/rename_stage/maptable/br_snapshots_0_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_1 == soc2/core/rename_stage/maptable/br_snapshots_10_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_10 == soc2/core/rename_stage/maptable/br_snapshots_10_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_11 == soc2/core/rename_stage/maptable/br_snapshots_10_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_12 == soc2/core/rename_stage/maptable/br_snapshots_10_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_13 == soc2/core/rename_stage/maptable/br_snapshots_10_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_14 == soc2/core/rename_stage/maptable/br_snapshots_10_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_15 == soc2/core/rename_stage/maptable/br_snapshots_10_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_16 == soc2/core/rename_stage/maptable/br_snapshots_10_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_17 == soc2/core/rename_stage/maptable/br_snapshots_10_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_18 == soc2/core/rename_stage/maptable/br_snapshots_10_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_19 == soc2/core/rename_stage/maptable/br_snapshots_10_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_2 == soc2/core/rename_stage/maptable/br_snapshots_10_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_20 == soc2/core/rename_stage/maptable/br_snapshots_10_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_21 == soc2/core/rename_stage/maptable/br_snapshots_10_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_22 == soc2/core/rename_stage/maptable/br_snapshots_10_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_23 == soc2/core/rename_stage/maptable/br_snapshots_10_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_24 == soc2/core/rename_stage/maptable/br_snapshots_10_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_25 == soc2/core/rename_stage/maptable/br_snapshots_10_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_26 == soc2/core/rename_stage/maptable/br_snapshots_10_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_27 == soc2/core/rename_stage/maptable/br_snapshots_10_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_28 == soc2/core/rename_stage/maptable/br_snapshots_10_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_29 == soc2/core/rename_stage/maptable/br_snapshots_10_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_3 == soc2/core/rename_stage/maptable/br_snapshots_10_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_30 == soc2/core/rename_stage/maptable/br_snapshots_10_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_31 == soc2/core/rename_stage/maptable/br_snapshots_10_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_4 == soc2/core/rename_stage/maptable/br_snapshots_10_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_5 == soc2/core/rename_stage/maptable/br_snapshots_10_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_6 == soc2/core/rename_stage/maptable/br_snapshots_10_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_7 == soc2/core/rename_stage/maptable/br_snapshots_10_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_8 == soc2/core/rename_stage/maptable/br_snapshots_10_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_10_9 == soc2/core/rename_stage/maptable/br_snapshots_10_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_1 == soc2/core/rename_stage/maptable/br_snapshots_11_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_10 == soc2/core/rename_stage/maptable/br_snapshots_11_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_11 == soc2/core/rename_stage/maptable/br_snapshots_11_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_12 == soc2/core/rename_stage/maptable/br_snapshots_11_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_13 == soc2/core/rename_stage/maptable/br_snapshots_11_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_14 == soc2/core/rename_stage/maptable/br_snapshots_11_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_15 == soc2/core/rename_stage/maptable/br_snapshots_11_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_16 == soc2/core/rename_stage/maptable/br_snapshots_11_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_17 == soc2/core/rename_stage/maptable/br_snapshots_11_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_18 == soc2/core/rename_stage/maptable/br_snapshots_11_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_19 == soc2/core/rename_stage/maptable/br_snapshots_11_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_2 == soc2/core/rename_stage/maptable/br_snapshots_11_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_20 == soc2/core/rename_stage/maptable/br_snapshots_11_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_21 == soc2/core/rename_stage/maptable/br_snapshots_11_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_22 == soc2/core/rename_stage/maptable/br_snapshots_11_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_23 == soc2/core/rename_stage/maptable/br_snapshots_11_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_24 == soc2/core/rename_stage/maptable/br_snapshots_11_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_25 == soc2/core/rename_stage/maptable/br_snapshots_11_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_26 == soc2/core/rename_stage/maptable/br_snapshots_11_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_27 == soc2/core/rename_stage/maptable/br_snapshots_11_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_28 == soc2/core/rename_stage/maptable/br_snapshots_11_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_29 == soc2/core/rename_stage/maptable/br_snapshots_11_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_3 == soc2/core/rename_stage/maptable/br_snapshots_11_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_30 == soc2/core/rename_stage/maptable/br_snapshots_11_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_31 == soc2/core/rename_stage/maptable/br_snapshots_11_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_4 == soc2/core/rename_stage/maptable/br_snapshots_11_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_5 == soc2/core/rename_stage/maptable/br_snapshots_11_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_6 == soc2/core/rename_stage/maptable/br_snapshots_11_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_7 == soc2/core/rename_stage/maptable/br_snapshots_11_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_8 == soc2/core/rename_stage/maptable/br_snapshots_11_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_11_9 == soc2/core/rename_stage/maptable/br_snapshots_11_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_1 == soc2/core/rename_stage/maptable/br_snapshots_1_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_10 == soc2/core/rename_stage/maptable/br_snapshots_1_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_11 == soc2/core/rename_stage/maptable/br_snapshots_1_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_12 == soc2/core/rename_stage/maptable/br_snapshots_1_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_13 == soc2/core/rename_stage/maptable/br_snapshots_1_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_14 == soc2/core/rename_stage/maptable/br_snapshots_1_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_15 == soc2/core/rename_stage/maptable/br_snapshots_1_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_16 == soc2/core/rename_stage/maptable/br_snapshots_1_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_17 == soc2/core/rename_stage/maptable/br_snapshots_1_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_18 == soc2/core/rename_stage/maptable/br_snapshots_1_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_19 == soc2/core/rename_stage/maptable/br_snapshots_1_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_2 == soc2/core/rename_stage/maptable/br_snapshots_1_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_20 == soc2/core/rename_stage/maptable/br_snapshots_1_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_21 == soc2/core/rename_stage/maptable/br_snapshots_1_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_22 == soc2/core/rename_stage/maptable/br_snapshots_1_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_23 == soc2/core/rename_stage/maptable/br_snapshots_1_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_24 == soc2/core/rename_stage/maptable/br_snapshots_1_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_25 == soc2/core/rename_stage/maptable/br_snapshots_1_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_26 == soc2/core/rename_stage/maptable/br_snapshots_1_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_27 == soc2/core/rename_stage/maptable/br_snapshots_1_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_28 == soc2/core/rename_stage/maptable/br_snapshots_1_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_29 == soc2/core/rename_stage/maptable/br_snapshots_1_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_3 == soc2/core/rename_stage/maptable/br_snapshots_1_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_30 == soc2/core/rename_stage/maptable/br_snapshots_1_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_31 == soc2/core/rename_stage/maptable/br_snapshots_1_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_4 == soc2/core/rename_stage/maptable/br_snapshots_1_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_5 == soc2/core/rename_stage/maptable/br_snapshots_1_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_6 == soc2/core/rename_stage/maptable/br_snapshots_1_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_7 == soc2/core/rename_stage/maptable/br_snapshots_1_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_8 == soc2/core/rename_stage/maptable/br_snapshots_1_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_1_9 == soc2/core/rename_stage/maptable/br_snapshots_1_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_1 == soc2/core/rename_stage/maptable/br_snapshots_2_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_10 == soc2/core/rename_stage/maptable/br_snapshots_2_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_11 == soc2/core/rename_stage/maptable/br_snapshots_2_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_12 == soc2/core/rename_stage/maptable/br_snapshots_2_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_13 == soc2/core/rename_stage/maptable/br_snapshots_2_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_14 == soc2/core/rename_stage/maptable/br_snapshots_2_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_15 == soc2/core/rename_stage/maptable/br_snapshots_2_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_16 == soc2/core/rename_stage/maptable/br_snapshots_2_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_17 == soc2/core/rename_stage/maptable/br_snapshots_2_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_18 == soc2/core/rename_stage/maptable/br_snapshots_2_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_19 == soc2/core/rename_stage/maptable/br_snapshots_2_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_2 == soc2/core/rename_stage/maptable/br_snapshots_2_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_20 == soc2/core/rename_stage/maptable/br_snapshots_2_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_21 == soc2/core/rename_stage/maptable/br_snapshots_2_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_22 == soc2/core/rename_stage/maptable/br_snapshots_2_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_23 == soc2/core/rename_stage/maptable/br_snapshots_2_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_24 == soc2/core/rename_stage/maptable/br_snapshots_2_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_25 == soc2/core/rename_stage/maptable/br_snapshots_2_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_26 == soc2/core/rename_stage/maptable/br_snapshots_2_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_27 == soc2/core/rename_stage/maptable/br_snapshots_2_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_28 == soc2/core/rename_stage/maptable/br_snapshots_2_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_29 == soc2/core/rename_stage/maptable/br_snapshots_2_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_3 == soc2/core/rename_stage/maptable/br_snapshots_2_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_30 == soc2/core/rename_stage/maptable/br_snapshots_2_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_31 == soc2/core/rename_stage/maptable/br_snapshots_2_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_4 == soc2/core/rename_stage/maptable/br_snapshots_2_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_5 == soc2/core/rename_stage/maptable/br_snapshots_2_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_6 == soc2/core/rename_stage/maptable/br_snapshots_2_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_7 == soc2/core/rename_stage/maptable/br_snapshots_2_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_8 == soc2/core/rename_stage/maptable/br_snapshots_2_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_2_9 == soc2/core/rename_stage/maptable/br_snapshots_2_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_1 == soc2/core/rename_stage/maptable/br_snapshots_3_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_10 == soc2/core/rename_stage/maptable/br_snapshots_3_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_11 == soc2/core/rename_stage/maptable/br_snapshots_3_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_12 == soc2/core/rename_stage/maptable/br_snapshots_3_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_13 == soc2/core/rename_stage/maptable/br_snapshots_3_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_14 == soc2/core/rename_stage/maptable/br_snapshots_3_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_15 == soc2/core/rename_stage/maptable/br_snapshots_3_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_16 == soc2/core/rename_stage/maptable/br_snapshots_3_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_17 == soc2/core/rename_stage/maptable/br_snapshots_3_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_18 == soc2/core/rename_stage/maptable/br_snapshots_3_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_19 == soc2/core/rename_stage/maptable/br_snapshots_3_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_2 == soc2/core/rename_stage/maptable/br_snapshots_3_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_20 == soc2/core/rename_stage/maptable/br_snapshots_3_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_21 == soc2/core/rename_stage/maptable/br_snapshots_3_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_22 == soc2/core/rename_stage/maptable/br_snapshots_3_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_23 == soc2/core/rename_stage/maptable/br_snapshots_3_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_24 == soc2/core/rename_stage/maptable/br_snapshots_3_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_25 == soc2/core/rename_stage/maptable/br_snapshots_3_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_26 == soc2/core/rename_stage/maptable/br_snapshots_3_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_27 == soc2/core/rename_stage/maptable/br_snapshots_3_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_28 == soc2/core/rename_stage/maptable/br_snapshots_3_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_29 == soc2/core/rename_stage/maptable/br_snapshots_3_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_3 == soc2/core/rename_stage/maptable/br_snapshots_3_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_30 == soc2/core/rename_stage/maptable/br_snapshots_3_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_31 == soc2/core/rename_stage/maptable/br_snapshots_3_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_4 == soc2/core/rename_stage/maptable/br_snapshots_3_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_5 == soc2/core/rename_stage/maptable/br_snapshots_3_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_6 == soc2/core/rename_stage/maptable/br_snapshots_3_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_7 == soc2/core/rename_stage/maptable/br_snapshots_3_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_8 == soc2/core/rename_stage/maptable/br_snapshots_3_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_3_9 == soc2/core/rename_stage/maptable/br_snapshots_3_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_1 == soc2/core/rename_stage/maptable/br_snapshots_4_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_10 == soc2/core/rename_stage/maptable/br_snapshots_4_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_11 == soc2/core/rename_stage/maptable/br_snapshots_4_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_12 == soc2/core/rename_stage/maptable/br_snapshots_4_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_13 == soc2/core/rename_stage/maptable/br_snapshots_4_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_14 == soc2/core/rename_stage/maptable/br_snapshots_4_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_15 == soc2/core/rename_stage/maptable/br_snapshots_4_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_16 == soc2/core/rename_stage/maptable/br_snapshots_4_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_17 == soc2/core/rename_stage/maptable/br_snapshots_4_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_18 == soc2/core/rename_stage/maptable/br_snapshots_4_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_19 == soc2/core/rename_stage/maptable/br_snapshots_4_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_2 == soc2/core/rename_stage/maptable/br_snapshots_4_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_20 == soc2/core/rename_stage/maptable/br_snapshots_4_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_21 == soc2/core/rename_stage/maptable/br_snapshots_4_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_22 == soc2/core/rename_stage/maptable/br_snapshots_4_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_23 == soc2/core/rename_stage/maptable/br_snapshots_4_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_24 == soc2/core/rename_stage/maptable/br_snapshots_4_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_25 == soc2/core/rename_stage/maptable/br_snapshots_4_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_26 == soc2/core/rename_stage/maptable/br_snapshots_4_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_27 == soc2/core/rename_stage/maptable/br_snapshots_4_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_28 == soc2/core/rename_stage/maptable/br_snapshots_4_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_29 == soc2/core/rename_stage/maptable/br_snapshots_4_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_3 == soc2/core/rename_stage/maptable/br_snapshots_4_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_30 == soc2/core/rename_stage/maptable/br_snapshots_4_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_31 == soc2/core/rename_stage/maptable/br_snapshots_4_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_4 == soc2/core/rename_stage/maptable/br_snapshots_4_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_5 == soc2/core/rename_stage/maptable/br_snapshots_4_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_6 == soc2/core/rename_stage/maptable/br_snapshots_4_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_7 == soc2/core/rename_stage/maptable/br_snapshots_4_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_8 == soc2/core/rename_stage/maptable/br_snapshots_4_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_4_9 == soc2/core/rename_stage/maptable/br_snapshots_4_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_1 == soc2/core/rename_stage/maptable/br_snapshots_5_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_10 == soc2/core/rename_stage/maptable/br_snapshots_5_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_11 == soc2/core/rename_stage/maptable/br_snapshots_5_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_12 == soc2/core/rename_stage/maptable/br_snapshots_5_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_13 == soc2/core/rename_stage/maptable/br_snapshots_5_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_14 == soc2/core/rename_stage/maptable/br_snapshots_5_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_15 == soc2/core/rename_stage/maptable/br_snapshots_5_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_16 == soc2/core/rename_stage/maptable/br_snapshots_5_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_17 == soc2/core/rename_stage/maptable/br_snapshots_5_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_18 == soc2/core/rename_stage/maptable/br_snapshots_5_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_19 == soc2/core/rename_stage/maptable/br_snapshots_5_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_2 == soc2/core/rename_stage/maptable/br_snapshots_5_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_20 == soc2/core/rename_stage/maptable/br_snapshots_5_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_21 == soc2/core/rename_stage/maptable/br_snapshots_5_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_22 == soc2/core/rename_stage/maptable/br_snapshots_5_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_23 == soc2/core/rename_stage/maptable/br_snapshots_5_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_24 == soc2/core/rename_stage/maptable/br_snapshots_5_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_25 == soc2/core/rename_stage/maptable/br_snapshots_5_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_26 == soc2/core/rename_stage/maptable/br_snapshots_5_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_27 == soc2/core/rename_stage/maptable/br_snapshots_5_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_28 == soc2/core/rename_stage/maptable/br_snapshots_5_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_29 == soc2/core/rename_stage/maptable/br_snapshots_5_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_3 == soc2/core/rename_stage/maptable/br_snapshots_5_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_30 == soc2/core/rename_stage/maptable/br_snapshots_5_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_31 == soc2/core/rename_stage/maptable/br_snapshots_5_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_4 == soc2/core/rename_stage/maptable/br_snapshots_5_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_5 == soc2/core/rename_stage/maptable/br_snapshots_5_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_6 == soc2/core/rename_stage/maptable/br_snapshots_5_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_7 == soc2/core/rename_stage/maptable/br_snapshots_5_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_8 == soc2/core/rename_stage/maptable/br_snapshots_5_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_5_9 == soc2/core/rename_stage/maptable/br_snapshots_5_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_1 == soc2/core/rename_stage/maptable/br_snapshots_6_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_10 == soc2/core/rename_stage/maptable/br_snapshots_6_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_11 == soc2/core/rename_stage/maptable/br_snapshots_6_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_12 == soc2/core/rename_stage/maptable/br_snapshots_6_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_13 == soc2/core/rename_stage/maptable/br_snapshots_6_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_14 == soc2/core/rename_stage/maptable/br_snapshots_6_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_15 == soc2/core/rename_stage/maptable/br_snapshots_6_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_16 == soc2/core/rename_stage/maptable/br_snapshots_6_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_17 == soc2/core/rename_stage/maptable/br_snapshots_6_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_18 == soc2/core/rename_stage/maptable/br_snapshots_6_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_19 == soc2/core/rename_stage/maptable/br_snapshots_6_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_2 == soc2/core/rename_stage/maptable/br_snapshots_6_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_20 == soc2/core/rename_stage/maptable/br_snapshots_6_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_21 == soc2/core/rename_stage/maptable/br_snapshots_6_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_22 == soc2/core/rename_stage/maptable/br_snapshots_6_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_23 == soc2/core/rename_stage/maptable/br_snapshots_6_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_24 == soc2/core/rename_stage/maptable/br_snapshots_6_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_25 == soc2/core/rename_stage/maptable/br_snapshots_6_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_26 == soc2/core/rename_stage/maptable/br_snapshots_6_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_27 == soc2/core/rename_stage/maptable/br_snapshots_6_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_28 == soc2/core/rename_stage/maptable/br_snapshots_6_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_29 == soc2/core/rename_stage/maptable/br_snapshots_6_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_3 == soc2/core/rename_stage/maptable/br_snapshots_6_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_30 == soc2/core/rename_stage/maptable/br_snapshots_6_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_31 == soc2/core/rename_stage/maptable/br_snapshots_6_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_4 == soc2/core/rename_stage/maptable/br_snapshots_6_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_5 == soc2/core/rename_stage/maptable/br_snapshots_6_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_6 == soc2/core/rename_stage/maptable/br_snapshots_6_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_7 == soc2/core/rename_stage/maptable/br_snapshots_6_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_8 == soc2/core/rename_stage/maptable/br_snapshots_6_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_6_9 == soc2/core/rename_stage/maptable/br_snapshots_6_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_1 == soc2/core/rename_stage/maptable/br_snapshots_7_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_10 == soc2/core/rename_stage/maptable/br_snapshots_7_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_11 == soc2/core/rename_stage/maptable/br_snapshots_7_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_12 == soc2/core/rename_stage/maptable/br_snapshots_7_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_13 == soc2/core/rename_stage/maptable/br_snapshots_7_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_14 == soc2/core/rename_stage/maptable/br_snapshots_7_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_15 == soc2/core/rename_stage/maptable/br_snapshots_7_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_16 == soc2/core/rename_stage/maptable/br_snapshots_7_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_17 == soc2/core/rename_stage/maptable/br_snapshots_7_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_18 == soc2/core/rename_stage/maptable/br_snapshots_7_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_19 == soc2/core/rename_stage/maptable/br_snapshots_7_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_2 == soc2/core/rename_stage/maptable/br_snapshots_7_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_20 == soc2/core/rename_stage/maptable/br_snapshots_7_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_21 == soc2/core/rename_stage/maptable/br_snapshots_7_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_22 == soc2/core/rename_stage/maptable/br_snapshots_7_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_23 == soc2/core/rename_stage/maptable/br_snapshots_7_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_24 == soc2/core/rename_stage/maptable/br_snapshots_7_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_25 == soc2/core/rename_stage/maptable/br_snapshots_7_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_26 == soc2/core/rename_stage/maptable/br_snapshots_7_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_27 == soc2/core/rename_stage/maptable/br_snapshots_7_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_28 == soc2/core/rename_stage/maptable/br_snapshots_7_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_29 == soc2/core/rename_stage/maptable/br_snapshots_7_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_3 == soc2/core/rename_stage/maptable/br_snapshots_7_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_30 == soc2/core/rename_stage/maptable/br_snapshots_7_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_31 == soc2/core/rename_stage/maptable/br_snapshots_7_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_4 == soc2/core/rename_stage/maptable/br_snapshots_7_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_5 == soc2/core/rename_stage/maptable/br_snapshots_7_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_6 == soc2/core/rename_stage/maptable/br_snapshots_7_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_7 == soc2/core/rename_stage/maptable/br_snapshots_7_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_8 == soc2/core/rename_stage/maptable/br_snapshots_7_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_7_9 == soc2/core/rename_stage/maptable/br_snapshots_7_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_1 == soc2/core/rename_stage/maptable/br_snapshots_8_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_10 == soc2/core/rename_stage/maptable/br_snapshots_8_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_11 == soc2/core/rename_stage/maptable/br_snapshots_8_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_12 == soc2/core/rename_stage/maptable/br_snapshots_8_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_13 == soc2/core/rename_stage/maptable/br_snapshots_8_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_14 == soc2/core/rename_stage/maptable/br_snapshots_8_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_15 == soc2/core/rename_stage/maptable/br_snapshots_8_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_16 == soc2/core/rename_stage/maptable/br_snapshots_8_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_17 == soc2/core/rename_stage/maptable/br_snapshots_8_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_18 == soc2/core/rename_stage/maptable/br_snapshots_8_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_19 == soc2/core/rename_stage/maptable/br_snapshots_8_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_2 == soc2/core/rename_stage/maptable/br_snapshots_8_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_20 == soc2/core/rename_stage/maptable/br_snapshots_8_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_21 == soc2/core/rename_stage/maptable/br_snapshots_8_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_22 == soc2/core/rename_stage/maptable/br_snapshots_8_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_23 == soc2/core/rename_stage/maptable/br_snapshots_8_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_24 == soc2/core/rename_stage/maptable/br_snapshots_8_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_25 == soc2/core/rename_stage/maptable/br_snapshots_8_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_26 == soc2/core/rename_stage/maptable/br_snapshots_8_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_27 == soc2/core/rename_stage/maptable/br_snapshots_8_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_28 == soc2/core/rename_stage/maptable/br_snapshots_8_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_29 == soc2/core/rename_stage/maptable/br_snapshots_8_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_3 == soc2/core/rename_stage/maptable/br_snapshots_8_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_30 == soc2/core/rename_stage/maptable/br_snapshots_8_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_31 == soc2/core/rename_stage/maptable/br_snapshots_8_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_4 == soc2/core/rename_stage/maptable/br_snapshots_8_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_5 == soc2/core/rename_stage/maptable/br_snapshots_8_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_6 == soc2/core/rename_stage/maptable/br_snapshots_8_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_7 == soc2/core/rename_stage/maptable/br_snapshots_8_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_8 == soc2/core/rename_stage/maptable/br_snapshots_8_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_8_9 == soc2/core/rename_stage/maptable/br_snapshots_8_9 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_1 == soc2/core/rename_stage/maptable/br_snapshots_9_1 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_10 == soc2/core/rename_stage/maptable/br_snapshots_9_10 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_11 == soc2/core/rename_stage/maptable/br_snapshots_9_11 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_12 == soc2/core/rename_stage/maptable/br_snapshots_9_12 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_13 == soc2/core/rename_stage/maptable/br_snapshots_9_13 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_14 == soc2/core/rename_stage/maptable/br_snapshots_9_14 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_15 == soc2/core/rename_stage/maptable/br_snapshots_9_15 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_16 == soc2/core/rename_stage/maptable/br_snapshots_9_16 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_17 == soc2/core/rename_stage/maptable/br_snapshots_9_17 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_18 == soc2/core/rename_stage/maptable/br_snapshots_9_18 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_19 == soc2/core/rename_stage/maptable/br_snapshots_9_19 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_2 == soc2/core/rename_stage/maptable/br_snapshots_9_2 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_20 == soc2/core/rename_stage/maptable/br_snapshots_9_20 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_21 == soc2/core/rename_stage/maptable/br_snapshots_9_21 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_22 == soc2/core/rename_stage/maptable/br_snapshots_9_22 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_23 == soc2/core/rename_stage/maptable/br_snapshots_9_23 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_24 == soc2/core/rename_stage/maptable/br_snapshots_9_24 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_25 == soc2/core/rename_stage/maptable/br_snapshots_9_25 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_26 == soc2/core/rename_stage/maptable/br_snapshots_9_26 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_27 == soc2/core/rename_stage/maptable/br_snapshots_9_27 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_28 == soc2/core/rename_stage/maptable/br_snapshots_9_28 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_29 == soc2/core/rename_stage/maptable/br_snapshots_9_29 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_3 == soc2/core/rename_stage/maptable/br_snapshots_9_3 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_30 == soc2/core/rename_stage/maptable/br_snapshots_9_30 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_31 == soc2/core/rename_stage/maptable/br_snapshots_9_31 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_4 == soc2/core/rename_stage/maptable/br_snapshots_9_4 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_5 == soc2/core/rename_stage/maptable/br_snapshots_9_5 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_6 == soc2/core/rename_stage/maptable/br_snapshots_9_6 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_7 == soc2/core/rename_stage/maptable/br_snapshots_9_7 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_8 == soc2/core/rename_stage/maptable/br_snapshots_9_8 &&
  soc1/core/rename_stage/maptable/br_snapshots_9_9 == soc2/core/rename_stage/maptable/br_snapshots_9_9 &&
  soc1/core/rename_stage/maptable/map_table_1 == soc2/core/rename_stage/maptable/map_table_1 &&
  soc1/core/rename_stage/maptable/map_table_10 == soc2/core/rename_stage/maptable/map_table_10 &&
  soc1/core/rename_stage/maptable/map_table_11 == soc2/core/rename_stage/maptable/map_table_11 &&
  soc1/core/rename_stage/maptable/map_table_12 == soc2/core/rename_stage/maptable/map_table_12 &&
  soc1/core/rename_stage/maptable/map_table_13 == soc2/core/rename_stage/maptable/map_table_13 &&
  soc1/core/rename_stage/maptable/map_table_14 == soc2/core/rename_stage/maptable/map_table_14 &&
  soc1/core/rename_stage/maptable/map_table_15 == soc2/core/rename_stage/maptable/map_table_15 &&
  soc1/core/rename_stage/maptable/map_table_16 == soc2/core/rename_stage/maptable/map_table_16 &&
  soc1/core/rename_stage/maptable/map_table_17 == soc2/core/rename_stage/maptable/map_table_17 &&
  soc1/core/rename_stage/maptable/map_table_18 == soc2/core/rename_stage/maptable/map_table_18 &&
  soc1/core/rename_stage/maptable/map_table_19 == soc2/core/rename_stage/maptable/map_table_19 &&
  soc1/core/rename_stage/maptable/map_table_2 == soc2/core/rename_stage/maptable/map_table_2 &&
  soc1/core/rename_stage/maptable/map_table_20 == soc2/core/rename_stage/maptable/map_table_20 &&
  soc1/core/rename_stage/maptable/map_table_21 == soc2/core/rename_stage/maptable/map_table_21 &&
  soc1/core/rename_stage/maptable/map_table_22 == soc2/core/rename_stage/maptable/map_table_22 &&
  soc1/core/rename_stage/maptable/map_table_23 == soc2/core/rename_stage/maptable/map_table_23 &&
  soc1/core/rename_stage/maptable/map_table_24 == soc2/core/rename_stage/maptable/map_table_24 &&
  soc1/core/rename_stage/maptable/map_table_25 == soc2/core/rename_stage/maptable/map_table_25 &&
  soc1/core/rename_stage/maptable/map_table_26 == soc2/core/rename_stage/maptable/map_table_26 &&
  soc1/core/rename_stage/maptable/map_table_27 == soc2/core/rename_stage/maptable/map_table_27 &&
  soc1/core/rename_stage/maptable/map_table_28 == soc2/core/rename_stage/maptable/map_table_28 &&
  soc1/core/rename_stage/maptable/map_table_29 == soc2/core/rename_stage/maptable/map_table_29 &&
  soc1/core/rename_stage/maptable/map_table_3 == soc2/core/rename_stage/maptable/map_table_3 &&
  soc1/core/rename_stage/maptable/map_table_30 == soc2/core/rename_stage/maptable/map_table_30 &&
  soc1/core/rename_stage/maptable/map_table_31 == soc2/core/rename_stage/maptable/map_table_31 &&
  soc1/core/rename_stage/maptable/map_table_4 == soc2/core/rename_stage/maptable/map_table_4 &&
  soc1/core/rename_stage/maptable/map_table_5 == soc2/core/rename_stage/maptable/map_table_5 &&
  soc1/core/rename_stage/maptable/map_table_6 == soc2/core/rename_stage/maptable/map_table_6 &&
  soc1/core/rename_stage/maptable/map_table_7 == soc2/core/rename_stage/maptable/map_table_7 &&
  soc1/core/rename_stage/maptable/map_table_8 == soc2/core/rename_stage/maptable/map_table_8 &&
  soc1/core/rename_stage/maptable/map_table_9 == soc2/core/rename_stage/maptable/map_table_9 &&
  soc1/core/rob/_T_1085 == soc2/core/rob/_T_1085 &&
  soc1/core/rob/_T_1087 == soc2/core/rob/_T_1087 &&
  soc1/core/rob/_T_1088 == soc2/core/rob/_T_1088 &&
  soc1/core/rob/_T_1600 == soc2/core/rob/_T_1600 &&
  soc1/core/rob/_T_1601 == soc2/core/rob/_T_1601 &&
  soc1/core/rob/_T_1606 == soc2/core/rob/_T_1606 &&
  soc1/core/rob/_T_1614 == soc2/core/rob/_T_1614 &&
  soc1/core/rob/maybe_full == soc2/core/rob/maybe_full &&
  soc1/core/rob/pnr_maybe_at_tail == soc2/core/rob/pnr_maybe_at_tail &&
  soc1/core/rob/r_partial_row == soc2/core/rob/r_partial_row &&
  soc1/core/rob/r_xcpt_badvaddr == soc2/core/rob/r_xcpt_badvaddr &&
  soc1/core/rob/r_xcpt_uop_br_mask == soc2/core/rob/r_xcpt_uop_br_mask &&
  soc1/core/rob/r_xcpt_uop_exc_cause == soc2/core/rob/r_xcpt_uop_exc_cause &&
  soc1/core/rob/r_xcpt_uop_rob_idx == soc2/core/rob/r_xcpt_uop_rob_idx &&
  soc1/core/rob/r_xcpt_val == soc2/core/rob/r_xcpt_val &&
  soc1/core/rob/rob_bsy_1_0 == soc2/core/rob/rob_bsy_1_0 &&
  soc1/core/rob/rob_bsy_1_1 == soc2/core/rob/rob_bsy_1_1 &&
  soc1/core/rob/rob_bsy_1_10 == soc2/core/rob/rob_bsy_1_10 &&
  soc1/core/rob/rob_bsy_1_11 == soc2/core/rob/rob_bsy_1_11 &&
  soc1/core/rob/rob_bsy_1_12 == soc2/core/rob/rob_bsy_1_12 &&
  soc1/core/rob/rob_bsy_1_13 == soc2/core/rob/rob_bsy_1_13 &&
  soc1/core/rob/rob_bsy_1_14 == soc2/core/rob/rob_bsy_1_14 &&
  soc1/core/rob/rob_bsy_1_15 == soc2/core/rob/rob_bsy_1_15 &&
  soc1/core/rob/rob_bsy_1_16 == soc2/core/rob/rob_bsy_1_16 &&
  soc1/core/rob/rob_bsy_1_17 == soc2/core/rob/rob_bsy_1_17 &&
  soc1/core/rob/rob_bsy_1_18 == soc2/core/rob/rob_bsy_1_18 &&
  soc1/core/rob/rob_bsy_1_19 == soc2/core/rob/rob_bsy_1_19 &&
  soc1/core/rob/rob_bsy_1_2 == soc2/core/rob/rob_bsy_1_2 &&
  soc1/core/rob/rob_bsy_1_20 == soc2/core/rob/rob_bsy_1_20 &&
  soc1/core/rob/rob_bsy_1_21 == soc2/core/rob/rob_bsy_1_21 &&
  soc1/core/rob/rob_bsy_1_22 == soc2/core/rob/rob_bsy_1_22 &&
  soc1/core/rob/rob_bsy_1_23 == soc2/core/rob/rob_bsy_1_23 &&
  soc1/core/rob/rob_bsy_1_24 == soc2/core/rob/rob_bsy_1_24 &&
  soc1/core/rob/rob_bsy_1_25 == soc2/core/rob/rob_bsy_1_25 &&
  soc1/core/rob/rob_bsy_1_26 == soc2/core/rob/rob_bsy_1_26 &&
  soc1/core/rob/rob_bsy_1_27 == soc2/core/rob/rob_bsy_1_27 &&
  soc1/core/rob/rob_bsy_1_28 == soc2/core/rob/rob_bsy_1_28 &&
  soc1/core/rob/rob_bsy_1_29 == soc2/core/rob/rob_bsy_1_29 &&
  soc1/core/rob/rob_bsy_1_3 == soc2/core/rob/rob_bsy_1_3 &&
  soc1/core/rob/rob_bsy_1_30 == soc2/core/rob/rob_bsy_1_30 &&
  soc1/core/rob/rob_bsy_1_31 == soc2/core/rob/rob_bsy_1_31 &&
  soc1/core/rob/rob_bsy_1_4 == soc2/core/rob/rob_bsy_1_4 &&
  soc1/core/rob/rob_bsy_1_5 == soc2/core/rob/rob_bsy_1_5 &&
  soc1/core/rob/rob_bsy_1_6 == soc2/core/rob/rob_bsy_1_6 &&
  soc1/core/rob/rob_bsy_1_7 == soc2/core/rob/rob_bsy_1_7 &&
  soc1/core/rob/rob_bsy_1_8 == soc2/core/rob/rob_bsy_1_8 &&
  soc1/core/rob/rob_bsy_1_9 == soc2/core/rob/rob_bsy_1_9 &&
  soc1/core/rob/rob_bsy__0 == soc2/core/rob/rob_bsy__0 &&
  soc1/core/rob/rob_bsy__1 == soc2/core/rob/rob_bsy__1 &&
  soc1/core/rob/rob_bsy__10 == soc2/core/rob/rob_bsy__10 &&
  soc1/core/rob/rob_bsy__11 == soc2/core/rob/rob_bsy__11 &&
  soc1/core/rob/rob_bsy__12 == soc2/core/rob/rob_bsy__12 &&
  soc1/core/rob/rob_bsy__13 == soc2/core/rob/rob_bsy__13 &&
  soc1/core/rob/rob_bsy__14 == soc2/core/rob/rob_bsy__14 &&
  soc1/core/rob/rob_bsy__15 == soc2/core/rob/rob_bsy__15 &&
  soc1/core/rob/rob_bsy__16 == soc2/core/rob/rob_bsy__16 &&
  soc1/core/rob/rob_bsy__17 == soc2/core/rob/rob_bsy__17 &&
  soc1/core/rob/rob_bsy__18 == soc2/core/rob/rob_bsy__18 &&
  soc1/core/rob/rob_bsy__19 == soc2/core/rob/rob_bsy__19 &&
  soc1/core/rob/rob_bsy__2 == soc2/core/rob/rob_bsy__2 &&
  soc1/core/rob/rob_bsy__20 == soc2/core/rob/rob_bsy__20 &&
  soc1/core/rob/rob_bsy__21 == soc2/core/rob/rob_bsy__21 &&
  soc1/core/rob/rob_bsy__22 == soc2/core/rob/rob_bsy__22 &&
  soc1/core/rob/rob_bsy__23 == soc2/core/rob/rob_bsy__23 &&
  soc1/core/rob/rob_bsy__24 == soc2/core/rob/rob_bsy__24 &&
  soc1/core/rob/rob_bsy__25 == soc2/core/rob/rob_bsy__25 &&
  soc1/core/rob/rob_bsy__26 == soc2/core/rob/rob_bsy__26 &&
  soc1/core/rob/rob_bsy__27 == soc2/core/rob/rob_bsy__27 &&
  soc1/core/rob/rob_bsy__28 == soc2/core/rob/rob_bsy__28 &&
  soc1/core/rob/rob_bsy__29 == soc2/core/rob/rob_bsy__29 &&
  soc1/core/rob/rob_bsy__3 == soc2/core/rob/rob_bsy__3 &&
  soc1/core/rob/rob_bsy__30 == soc2/core/rob/rob_bsy__30 &&
  soc1/core/rob/rob_bsy__31 == soc2/core/rob/rob_bsy__31 &&
  soc1/core/rob/rob_bsy__4 == soc2/core/rob/rob_bsy__4 &&
  soc1/core/rob/rob_bsy__5 == soc2/core/rob/rob_bsy__5 &&
  soc1/core/rob/rob_bsy__6 == soc2/core/rob/rob_bsy__6 &&
  soc1/core/rob/rob_bsy__7 == soc2/core/rob/rob_bsy__7 &&
  soc1/core/rob/rob_bsy__8 == soc2/core/rob/rob_bsy__8 &&
  soc1/core/rob/rob_bsy__9 == soc2/core/rob/rob_bsy__9 &&
  soc1/core/rob/rob_exception_1_0 == soc2/core/rob/rob_exception_1_0 &&
  soc1/core/rob/rob_exception_1_1 == soc2/core/rob/rob_exception_1_1 &&
  soc1/core/rob/rob_exception_1_10 == soc2/core/rob/rob_exception_1_10 &&
  soc1/core/rob/rob_exception_1_11 == soc2/core/rob/rob_exception_1_11 &&
  soc1/core/rob/rob_exception_1_12 == soc2/core/rob/rob_exception_1_12 &&
  soc1/core/rob/rob_exception_1_13 == soc2/core/rob/rob_exception_1_13 &&
  soc1/core/rob/rob_exception_1_14 == soc2/core/rob/rob_exception_1_14 &&
  soc1/core/rob/rob_exception_1_15 == soc2/core/rob/rob_exception_1_15 &&
  soc1/core/rob/rob_exception_1_16 == soc2/core/rob/rob_exception_1_16 &&
  soc1/core/rob/rob_exception_1_17 == soc2/core/rob/rob_exception_1_17 &&
  soc1/core/rob/rob_exception_1_18 == soc2/core/rob/rob_exception_1_18 &&
  soc1/core/rob/rob_exception_1_19 == soc2/core/rob/rob_exception_1_19 &&
  soc1/core/rob/rob_exception_1_2 == soc2/core/rob/rob_exception_1_2 &&
  soc1/core/rob/rob_exception_1_20 == soc2/core/rob/rob_exception_1_20 &&
  soc1/core/rob/rob_exception_1_21 == soc2/core/rob/rob_exception_1_21 &&
  soc1/core/rob/rob_exception_1_22 == soc2/core/rob/rob_exception_1_22 &&
  soc1/core/rob/rob_exception_1_23 == soc2/core/rob/rob_exception_1_23 &&
  soc1/core/rob/rob_exception_1_24 == soc2/core/rob/rob_exception_1_24 &&
  soc1/core/rob/rob_exception_1_25 == soc2/core/rob/rob_exception_1_25 &&
  soc1/core/rob/rob_exception_1_26 == soc2/core/rob/rob_exception_1_26 &&
  soc1/core/rob/rob_exception_1_27 == soc2/core/rob/rob_exception_1_27 &&
  soc1/core/rob/rob_exception_1_28 == soc2/core/rob/rob_exception_1_28 &&
  soc1/core/rob/rob_exception_1_29 == soc2/core/rob/rob_exception_1_29 &&
  soc1/core/rob/rob_exception_1_3 == soc2/core/rob/rob_exception_1_3 &&
  soc1/core/rob/rob_exception_1_30 == soc2/core/rob/rob_exception_1_30 &&
  soc1/core/rob/rob_exception_1_31 == soc2/core/rob/rob_exception_1_31 &&
  soc1/core/rob/rob_exception_1_4 == soc2/core/rob/rob_exception_1_4 &&
  soc1/core/rob/rob_exception_1_5 == soc2/core/rob/rob_exception_1_5 &&
  soc1/core/rob/rob_exception_1_6 == soc2/core/rob/rob_exception_1_6 &&
  soc1/core/rob/rob_exception_1_7 == soc2/core/rob/rob_exception_1_7 &&
  soc1/core/rob/rob_exception_1_8 == soc2/core/rob/rob_exception_1_8 &&
  soc1/core/rob/rob_exception_1_9 == soc2/core/rob/rob_exception_1_9 &&
  soc1/core/rob/rob_exception__0 == soc2/core/rob/rob_exception__0 &&
  soc1/core/rob/rob_exception__1 == soc2/core/rob/rob_exception__1 &&
  soc1/core/rob/rob_exception__10 == soc2/core/rob/rob_exception__10 &&
  soc1/core/rob/rob_exception__11 == soc2/core/rob/rob_exception__11 &&
  soc1/core/rob/rob_exception__12 == soc2/core/rob/rob_exception__12 &&
  soc1/core/rob/rob_exception__13 == soc2/core/rob/rob_exception__13 &&
  soc1/core/rob/rob_exception__14 == soc2/core/rob/rob_exception__14 &&
  soc1/core/rob/rob_exception__15 == soc2/core/rob/rob_exception__15 &&
  soc1/core/rob/rob_exception__16 == soc2/core/rob/rob_exception__16 &&
  soc1/core/rob/rob_exception__17 == soc2/core/rob/rob_exception__17 &&
  soc1/core/rob/rob_exception__18 == soc2/core/rob/rob_exception__18 &&
  soc1/core/rob/rob_exception__19 == soc2/core/rob/rob_exception__19 &&
  soc1/core/rob/rob_exception__2 == soc2/core/rob/rob_exception__2 &&
  soc1/core/rob/rob_exception__20 == soc2/core/rob/rob_exception__20 &&
  soc1/core/rob/rob_exception__21 == soc2/core/rob/rob_exception__21 &&
  soc1/core/rob/rob_exception__22 == soc2/core/rob/rob_exception__22 &&
  soc1/core/rob/rob_exception__23 == soc2/core/rob/rob_exception__23 &&
  soc1/core/rob/rob_exception__24 == soc2/core/rob/rob_exception__24 &&
  soc1/core/rob/rob_exception__25 == soc2/core/rob/rob_exception__25 &&
  soc1/core/rob/rob_exception__26 == soc2/core/rob/rob_exception__26 &&
  soc1/core/rob/rob_exception__27 == soc2/core/rob/rob_exception__27 &&
  soc1/core/rob/rob_exception__28 == soc2/core/rob/rob_exception__28 &&
  soc1/core/rob/rob_exception__29 == soc2/core/rob/rob_exception__29 &&
  soc1/core/rob/rob_exception__3 == soc2/core/rob/rob_exception__3 &&
  soc1/core/rob/rob_exception__30 == soc2/core/rob/rob_exception__30 &&
  soc1/core/rob/rob_exception__31 == soc2/core/rob/rob_exception__31 &&
  soc1/core/rob/rob_exception__4 == soc2/core/rob/rob_exception__4 &&
  soc1/core/rob/rob_exception__5 == soc2/core/rob/rob_exception__5 &&
  soc1/core/rob/rob_exception__6 == soc2/core/rob/rob_exception__6 &&
  soc1/core/rob/rob_exception__7 == soc2/core/rob/rob_exception__7 &&
  soc1/core/rob/rob_exception__8 == soc2/core/rob/rob_exception__8 &&
  soc1/core/rob/rob_exception__9 == soc2/core/rob/rob_exception__9 &&
  soc1/core/rob/rob_fflags == soc2/core/rob/rob_fflags &&
  soc1/core/rob/rob_fflags_1 == soc2/core/rob/rob_fflags_1 &&
  soc1/core/rob/rob_head == soc2/core/rob/rob_head &&
  soc1/core/rob/rob_head_lsb == soc2/core/rob/rob_head_lsb &&
  soc1/core/rob/rob_pnr == soc2/core/rob/rob_pnr &&
  soc1/core/rob/rob_pnr_lsb == soc2/core/rob/rob_pnr_lsb &&
  soc1/core/rob/rob_predicated_1_0 == soc2/core/rob/rob_predicated_1_0 &&
  soc1/core/rob/rob_predicated_1_1 == soc2/core/rob/rob_predicated_1_1 &&
  soc1/core/rob/rob_predicated_1_10 == soc2/core/rob/rob_predicated_1_10 &&
  soc1/core/rob/rob_predicated_1_11 == soc2/core/rob/rob_predicated_1_11 &&
  soc1/core/rob/rob_predicated_1_12 == soc2/core/rob/rob_predicated_1_12 &&
  soc1/core/rob/rob_predicated_1_13 == soc2/core/rob/rob_predicated_1_13 &&
  soc1/core/rob/rob_predicated_1_14 == soc2/core/rob/rob_predicated_1_14 &&
  soc1/core/rob/rob_predicated_1_15 == soc2/core/rob/rob_predicated_1_15 &&
  soc1/core/rob/rob_predicated_1_16 == soc2/core/rob/rob_predicated_1_16 &&
  soc1/core/rob/rob_predicated_1_17 == soc2/core/rob/rob_predicated_1_17 &&
  soc1/core/rob/rob_predicated_1_18 == soc2/core/rob/rob_predicated_1_18 &&
  soc1/core/rob/rob_predicated_1_19 == soc2/core/rob/rob_predicated_1_19 &&
  soc1/core/rob/rob_predicated_1_2 == soc2/core/rob/rob_predicated_1_2 &&
  soc1/core/rob/rob_predicated_1_20 == soc2/core/rob/rob_predicated_1_20 &&
  soc1/core/rob/rob_predicated_1_21 == soc2/core/rob/rob_predicated_1_21 &&
  soc1/core/rob/rob_predicated_1_22 == soc2/core/rob/rob_predicated_1_22 &&
  soc1/core/rob/rob_predicated_1_23 == soc2/core/rob/rob_predicated_1_23 &&
  soc1/core/rob/rob_predicated_1_24 == soc2/core/rob/rob_predicated_1_24 &&
  soc1/core/rob/rob_predicated_1_25 == soc2/core/rob/rob_predicated_1_25 &&
  soc1/core/rob/rob_predicated_1_26 == soc2/core/rob/rob_predicated_1_26 &&
  soc1/core/rob/rob_predicated_1_27 == soc2/core/rob/rob_predicated_1_27 &&
  soc1/core/rob/rob_predicated_1_28 == soc2/core/rob/rob_predicated_1_28 &&
  soc1/core/rob/rob_predicated_1_29 == soc2/core/rob/rob_predicated_1_29 &&
  soc1/core/rob/rob_predicated_1_3 == soc2/core/rob/rob_predicated_1_3 &&
  soc1/core/rob/rob_predicated_1_30 == soc2/core/rob/rob_predicated_1_30 &&
  soc1/core/rob/rob_predicated_1_31 == soc2/core/rob/rob_predicated_1_31 &&
  soc1/core/rob/rob_predicated_1_4 == soc2/core/rob/rob_predicated_1_4 &&
  soc1/core/rob/rob_predicated_1_5 == soc2/core/rob/rob_predicated_1_5 &&
  soc1/core/rob/rob_predicated_1_6 == soc2/core/rob/rob_predicated_1_6 &&
  soc1/core/rob/rob_predicated_1_7 == soc2/core/rob/rob_predicated_1_7 &&
  soc1/core/rob/rob_predicated_1_8 == soc2/core/rob/rob_predicated_1_8 &&
  soc1/core/rob/rob_predicated_1_9 == soc2/core/rob/rob_predicated_1_9 &&
  soc1/core/rob/rob_predicated__0 == soc2/core/rob/rob_predicated__0 &&
  soc1/core/rob/rob_predicated__1 == soc2/core/rob/rob_predicated__1 &&
  soc1/core/rob/rob_predicated__10 == soc2/core/rob/rob_predicated__10 &&
  soc1/core/rob/rob_predicated__11 == soc2/core/rob/rob_predicated__11 &&
  soc1/core/rob/rob_predicated__12 == soc2/core/rob/rob_predicated__12 &&
  soc1/core/rob/rob_predicated__13 == soc2/core/rob/rob_predicated__13 &&
  soc1/core/rob/rob_predicated__14 == soc2/core/rob/rob_predicated__14 &&
  soc1/core/rob/rob_predicated__15 == soc2/core/rob/rob_predicated__15 &&
  soc1/core/rob/rob_predicated__16 == soc2/core/rob/rob_predicated__16 &&
  soc1/core/rob/rob_predicated__17 == soc2/core/rob/rob_predicated__17 &&
  soc1/core/rob/rob_predicated__18 == soc2/core/rob/rob_predicated__18 &&
  soc1/core/rob/rob_predicated__19 == soc2/core/rob/rob_predicated__19 &&
  soc1/core/rob/rob_predicated__2 == soc2/core/rob/rob_predicated__2 &&
  soc1/core/rob/rob_predicated__20 == soc2/core/rob/rob_predicated__20 &&
  soc1/core/rob/rob_predicated__21 == soc2/core/rob/rob_predicated__21 &&
  soc1/core/rob/rob_predicated__22 == soc2/core/rob/rob_predicated__22 &&
  soc1/core/rob/rob_predicated__23 == soc2/core/rob/rob_predicated__23 &&
  soc1/core/rob/rob_predicated__24 == soc2/core/rob/rob_predicated__24 &&
  soc1/core/rob/rob_predicated__25 == soc2/core/rob/rob_predicated__25 &&
  soc1/core/rob/rob_predicated__26 == soc2/core/rob/rob_predicated__26 &&
  soc1/core/rob/rob_predicated__27 == soc2/core/rob/rob_predicated__27 &&
  soc1/core/rob/rob_predicated__28 == soc2/core/rob/rob_predicated__28 &&
  soc1/core/rob/rob_predicated__29 == soc2/core/rob/rob_predicated__29 &&
  soc1/core/rob/rob_predicated__3 == soc2/core/rob/rob_predicated__3 &&
  soc1/core/rob/rob_predicated__30 == soc2/core/rob/rob_predicated__30 &&
  soc1/core/rob/rob_predicated__31 == soc2/core/rob/rob_predicated__31 &&
  soc1/core/rob/rob_predicated__4 == soc2/core/rob/rob_predicated__4 &&
  soc1/core/rob/rob_predicated__5 == soc2/core/rob/rob_predicated__5 &&
  soc1/core/rob/rob_predicated__6 == soc2/core/rob/rob_predicated__6 &&
  soc1/core/rob/rob_predicated__7 == soc2/core/rob/rob_predicated__7 &&
  soc1/core/rob/rob_predicated__8 == soc2/core/rob/rob_predicated__8 &&
  soc1/core/rob/rob_predicated__9 == soc2/core/rob/rob_predicated__9 &&
  soc1/core/rob/rob_state == soc2/core/rob/rob_state &&
  soc1/core/rob/rob_tail == soc2/core/rob/rob_tail &&
  soc1/core/rob/rob_tail_lsb == soc2/core/rob/rob_tail_lsb &&
  soc1/core/rob/rob_unsafe_1_0 == soc2/core/rob/rob_unsafe_1_0 &&
  soc1/core/rob/rob_unsafe_1_1 == soc2/core/rob/rob_unsafe_1_1 &&
  soc1/core/rob/rob_unsafe_1_10 == soc2/core/rob/rob_unsafe_1_10 &&
  soc1/core/rob/rob_unsafe_1_11 == soc2/core/rob/rob_unsafe_1_11 &&
  soc1/core/rob/rob_unsafe_1_12 == soc2/core/rob/rob_unsafe_1_12 &&
  soc1/core/rob/rob_unsafe_1_13 == soc2/core/rob/rob_unsafe_1_13 &&
  soc1/core/rob/rob_unsafe_1_14 == soc2/core/rob/rob_unsafe_1_14 &&
  soc1/core/rob/rob_unsafe_1_15 == soc2/core/rob/rob_unsafe_1_15 &&
  soc1/core/rob/rob_unsafe_1_16 == soc2/core/rob/rob_unsafe_1_16 &&
  soc1/core/rob/rob_unsafe_1_17 == soc2/core/rob/rob_unsafe_1_17 &&
  soc1/core/rob/rob_unsafe_1_18 == soc2/core/rob/rob_unsafe_1_18 &&
  soc1/core/rob/rob_unsafe_1_19 == soc2/core/rob/rob_unsafe_1_19 &&
  soc1/core/rob/rob_unsafe_1_2 == soc2/core/rob/rob_unsafe_1_2 &&
  soc1/core/rob/rob_unsafe_1_20 == soc2/core/rob/rob_unsafe_1_20 &&
  soc1/core/rob/rob_unsafe_1_21 == soc2/core/rob/rob_unsafe_1_21 &&
  soc1/core/rob/rob_unsafe_1_22 == soc2/core/rob/rob_unsafe_1_22 &&
  soc1/core/rob/rob_unsafe_1_23 == soc2/core/rob/rob_unsafe_1_23 &&
  soc1/core/rob/rob_unsafe_1_24 == soc2/core/rob/rob_unsafe_1_24 &&
  soc1/core/rob/rob_unsafe_1_25 == soc2/core/rob/rob_unsafe_1_25 &&
  soc1/core/rob/rob_unsafe_1_26 == soc2/core/rob/rob_unsafe_1_26 &&
  soc1/core/rob/rob_unsafe_1_27 == soc2/core/rob/rob_unsafe_1_27 &&
  soc1/core/rob/rob_unsafe_1_28 == soc2/core/rob/rob_unsafe_1_28 &&
  soc1/core/rob/rob_unsafe_1_29 == soc2/core/rob/rob_unsafe_1_29 &&
  soc1/core/rob/rob_unsafe_1_3 == soc2/core/rob/rob_unsafe_1_3 &&
  soc1/core/rob/rob_unsafe_1_30 == soc2/core/rob/rob_unsafe_1_30 &&
  soc1/core/rob/rob_unsafe_1_31 == soc2/core/rob/rob_unsafe_1_31 &&
  soc1/core/rob/rob_unsafe_1_4 == soc2/core/rob/rob_unsafe_1_4 &&
  soc1/core/rob/rob_unsafe_1_5 == soc2/core/rob/rob_unsafe_1_5 &&
  soc1/core/rob/rob_unsafe_1_6 == soc2/core/rob/rob_unsafe_1_6 &&
  soc1/core/rob/rob_unsafe_1_7 == soc2/core/rob/rob_unsafe_1_7 &&
  soc1/core/rob/rob_unsafe_1_8 == soc2/core/rob/rob_unsafe_1_8 &&
  soc1/core/rob/rob_unsafe_1_9 == soc2/core/rob/rob_unsafe_1_9 &&
  soc1/core/rob/rob_unsafe__0 == soc2/core/rob/rob_unsafe__0 &&
  soc1/core/rob/rob_unsafe__1 == soc2/core/rob/rob_unsafe__1 &&
  soc1/core/rob/rob_unsafe__10 == soc2/core/rob/rob_unsafe__10 &&
  soc1/core/rob/rob_unsafe__11 == soc2/core/rob/rob_unsafe__11 &&
  soc1/core/rob/rob_unsafe__12 == soc2/core/rob/rob_unsafe__12 &&
  soc1/core/rob/rob_unsafe__13 == soc2/core/rob/rob_unsafe__13 &&
  soc1/core/rob/rob_unsafe__14 == soc2/core/rob/rob_unsafe__14 &&
  soc1/core/rob/rob_unsafe__15 == soc2/core/rob/rob_unsafe__15 &&
  soc1/core/rob/rob_unsafe__16 == soc2/core/rob/rob_unsafe__16 &&
  soc1/core/rob/rob_unsafe__17 == soc2/core/rob/rob_unsafe__17 &&
  soc1/core/rob/rob_unsafe__18 == soc2/core/rob/rob_unsafe__18 &&
  soc1/core/rob/rob_unsafe__19 == soc2/core/rob/rob_unsafe__19 &&
  soc1/core/rob/rob_unsafe__2 == soc2/core/rob/rob_unsafe__2 &&
  soc1/core/rob/rob_unsafe__20 == soc2/core/rob/rob_unsafe__20 &&
  soc1/core/rob/rob_unsafe__21 == soc2/core/rob/rob_unsafe__21 &&
  soc1/core/rob/rob_unsafe__22 == soc2/core/rob/rob_unsafe__22 &&
  soc1/core/rob/rob_unsafe__23 == soc2/core/rob/rob_unsafe__23 &&
  soc1/core/rob/rob_unsafe__24 == soc2/core/rob/rob_unsafe__24 &&
  soc1/core/rob/rob_unsafe__25 == soc2/core/rob/rob_unsafe__25 &&
  soc1/core/rob/rob_unsafe__26 == soc2/core/rob/rob_unsafe__26 &&
  soc1/core/rob/rob_unsafe__27 == soc2/core/rob/rob_unsafe__27 &&
  soc1/core/rob/rob_unsafe__28 == soc2/core/rob/rob_unsafe__28 &&
  soc1/core/rob/rob_unsafe__29 == soc2/core/rob/rob_unsafe__29 &&
  soc1/core/rob/rob_unsafe__3 == soc2/core/rob/rob_unsafe__3 &&
  soc1/core/rob/rob_unsafe__30 == soc2/core/rob/rob_unsafe__30 &&
  soc1/core/rob/rob_unsafe__31 == soc2/core/rob/rob_unsafe__31 &&
  soc1/core/rob/rob_unsafe__4 == soc2/core/rob/rob_unsafe__4 &&
  soc1/core/rob/rob_unsafe__5 == soc2/core/rob/rob_unsafe__5 &&
  soc1/core/rob/rob_unsafe__6 == soc2/core/rob/rob_unsafe__6 &&
  soc1/core/rob/rob_unsafe__7 == soc2/core/rob/rob_unsafe__7 &&
  soc1/core/rob/rob_unsafe__8 == soc2/core/rob/rob_unsafe__8 &&
  soc1/core/rob/rob_unsafe__9 == soc2/core/rob/rob_unsafe__9 &&
  soc1/core/rob/rob_uop_1_0_bp_debug_if == soc2/core/rob/rob_uop_1_0_bp_debug_if &&
  soc1/core/rob/rob_uop_1_0_bp_xcpt_if == soc2/core/rob/rob_uop_1_0_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_0_br_mask == soc2/core/rob/rob_uop_1_0_br_mask &&
  soc1/core/rob/rob_uop_1_0_br_tag == soc2/core/rob/rob_uop_1_0_br_tag &&
  soc1/core/rob/rob_uop_1_0_bypassable == soc2/core/rob/rob_uop_1_0_bypassable &&
  soc1/core/rob/rob_uop_1_0_csr_addr == soc2/core/rob/rob_uop_1_0_csr_addr &&
  soc1/core/rob/rob_uop_1_0_ctrl_br_type == soc2/core/rob/rob_uop_1_0_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_0_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_0_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_0_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_0_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_0_ctrl_imm_sel == soc2/core/rob/rob_uop_1_0_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_0_ctrl_is_load == soc2/core/rob/rob_uop_1_0_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_0_ctrl_is_sta == soc2/core/rob/rob_uop_1_0_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_0_ctrl_is_std == soc2/core/rob/rob_uop_1_0_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_0_ctrl_op1_sel == soc2/core/rob/rob_uop_1_0_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_0_ctrl_op2_sel == soc2/core/rob/rob_uop_1_0_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_0_ctrl_op_fcn == soc2/core/rob/rob_uop_1_0_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_0_debug_fsrc == soc2/core/rob/rob_uop_1_0_debug_fsrc &&
  soc1/core/rob/rob_uop_1_0_debug_inst == soc2/core/rob/rob_uop_1_0_debug_inst &&
  soc1/core/rob/rob_uop_1_0_debug_pc == soc2/core/rob/rob_uop_1_0_debug_pc &&
  soc1/core/rob/rob_uop_1_0_debug_tsrc == soc2/core/rob/rob_uop_1_0_debug_tsrc &&
  soc1/core/rob/rob_uop_1_0_dst_rtype == soc2/core/rob/rob_uop_1_0_dst_rtype &&
  soc1/core/rob/rob_uop_1_0_edge_inst == soc2/core/rob/rob_uop_1_0_edge_inst &&
  soc1/core/rob/rob_uop_1_0_exc_cause == soc2/core/rob/rob_uop_1_0_exc_cause &&
  soc1/core/rob/rob_uop_1_0_exception == soc2/core/rob/rob_uop_1_0_exception &&
  soc1/core/rob/rob_uop_1_0_flush_on_commit == soc2/core/rob/rob_uop_1_0_flush_on_commit &&
  soc1/core/rob/rob_uop_1_0_fp_single == soc2/core/rob/rob_uop_1_0_fp_single &&
  soc1/core/rob/rob_uop_1_0_fp_val == soc2/core/rob/rob_uop_1_0_fp_val &&
  soc1/core/rob/rob_uop_1_0_frs3_en == soc2/core/rob/rob_uop_1_0_frs3_en &&
  soc1/core/rob/rob_uop_1_0_ftq_idx == soc2/core/rob/rob_uop_1_0_ftq_idx &&
  soc1/core/rob/rob_uop_1_0_fu_code == soc2/core/rob/rob_uop_1_0_fu_code &&
  soc1/core/rob/rob_uop_1_0_imm_packed == soc2/core/rob/rob_uop_1_0_imm_packed &&
  soc1/core/rob/rob_uop_1_0_inst == soc2/core/rob/rob_uop_1_0_inst &&
  soc1/core/rob/rob_uop_1_0_iq_type == soc2/core/rob/rob_uop_1_0_iq_type &&
  soc1/core/rob/rob_uop_1_0_is_amo == soc2/core/rob/rob_uop_1_0_is_amo &&
  soc1/core/rob/rob_uop_1_0_is_br == soc2/core/rob/rob_uop_1_0_is_br &&
  soc1/core/rob/rob_uop_1_0_is_fence == soc2/core/rob/rob_uop_1_0_is_fence &&
  soc1/core/rob/rob_uop_1_0_is_fencei == soc2/core/rob/rob_uop_1_0_is_fencei &&
  soc1/core/rob/rob_uop_1_0_is_jal == soc2/core/rob/rob_uop_1_0_is_jal &&
  soc1/core/rob/rob_uop_1_0_is_jalr == soc2/core/rob/rob_uop_1_0_is_jalr &&
  soc1/core/rob/rob_uop_1_0_is_rvc == soc2/core/rob/rob_uop_1_0_is_rvc &&
  soc1/core/rob/rob_uop_1_0_is_sfb == soc2/core/rob/rob_uop_1_0_is_sfb &&
  soc1/core/rob/rob_uop_1_0_is_sys_pc2epc == soc2/core/rob/rob_uop_1_0_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_0_is_unique == soc2/core/rob/rob_uop_1_0_is_unique &&
  soc1/core/rob/rob_uop_1_0_iw_p1_poisoned == soc2/core/rob/rob_uop_1_0_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_0_iw_p2_poisoned == soc2/core/rob/rob_uop_1_0_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_0_iw_state == soc2/core/rob/rob_uop_1_0_iw_state &&
  soc1/core/rob/rob_uop_1_0_ldq_idx == soc2/core/rob/rob_uop_1_0_ldq_idx &&
  soc1/core/rob/rob_uop_1_0_ldst == soc2/core/rob/rob_uop_1_0_ldst &&
  soc1/core/rob/rob_uop_1_0_ldst_val == soc2/core/rob/rob_uop_1_0_ldst_val &&
  soc1/core/rob/rob_uop_1_0_lrs1 == soc2/core/rob/rob_uop_1_0_lrs1 &&
  soc1/core/rob/rob_uop_1_0_lrs1_rtype == soc2/core/rob/rob_uop_1_0_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_0_lrs2 == soc2/core/rob/rob_uop_1_0_lrs2 &&
  soc1/core/rob/rob_uop_1_0_lrs2_rtype == soc2/core/rob/rob_uop_1_0_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_0_lrs3 == soc2/core/rob/rob_uop_1_0_lrs3 &&
  soc1/core/rob/rob_uop_1_0_mem_cmd == soc2/core/rob/rob_uop_1_0_mem_cmd &&
  soc1/core/rob/rob_uop_1_0_mem_signed == soc2/core/rob/rob_uop_1_0_mem_signed &&
  soc1/core/rob/rob_uop_1_0_mem_size == soc2/core/rob/rob_uop_1_0_mem_size &&
  soc1/core/rob/rob_uop_1_0_pc_lob == soc2/core/rob/rob_uop_1_0_pc_lob &&
  soc1/core/rob/rob_uop_1_0_pdst == soc2/core/rob/rob_uop_1_0_pdst &&
  soc1/core/rob/rob_uop_1_0_prs1 == soc2/core/rob/rob_uop_1_0_prs1 &&
  soc1/core/rob/rob_uop_1_0_prs1_busy == soc2/core/rob/rob_uop_1_0_prs1_busy &&
  soc1/core/rob/rob_uop_1_0_prs2 == soc2/core/rob/rob_uop_1_0_prs2 &&
  soc1/core/rob/rob_uop_1_0_prs2_busy == soc2/core/rob/rob_uop_1_0_prs2_busy &&
  soc1/core/rob/rob_uop_1_0_prs3 == soc2/core/rob/rob_uop_1_0_prs3 &&
  soc1/core/rob/rob_uop_1_0_prs3_busy == soc2/core/rob/rob_uop_1_0_prs3_busy &&
  soc1/core/rob/rob_uop_1_0_rob_idx == soc2/core/rob/rob_uop_1_0_rob_idx &&
  soc1/core/rob/rob_uop_1_0_rxq_idx == soc2/core/rob/rob_uop_1_0_rxq_idx &&
  soc1/core/rob/rob_uop_1_0_stale_pdst == soc2/core/rob/rob_uop_1_0_stale_pdst &&
  soc1/core/rob/rob_uop_1_0_stq_idx == soc2/core/rob/rob_uop_1_0_stq_idx &&
  soc1/core/rob/rob_uop_1_0_taken == soc2/core/rob/rob_uop_1_0_taken &&
  soc1/core/rob/rob_uop_1_0_uopc == soc2/core/rob/rob_uop_1_0_uopc &&
  soc1/core/rob/rob_uop_1_0_uses_ldq == soc2/core/rob/rob_uop_1_0_uses_ldq &&
  soc1/core/rob/rob_uop_1_0_uses_stq == soc2/core/rob/rob_uop_1_0_uses_stq &&
  soc1/core/rob/rob_uop_1_0_xcpt_ae_if == soc2/core/rob/rob_uop_1_0_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_0_xcpt_ma_if == soc2/core/rob/rob_uop_1_0_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_0_xcpt_pf_if == soc2/core/rob/rob_uop_1_0_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_10_bp_debug_if == soc2/core/rob/rob_uop_1_10_bp_debug_if &&
  soc1/core/rob/rob_uop_1_10_bp_xcpt_if == soc2/core/rob/rob_uop_1_10_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_10_br_mask == soc2/core/rob/rob_uop_1_10_br_mask &&
  soc1/core/rob/rob_uop_1_10_br_tag == soc2/core/rob/rob_uop_1_10_br_tag &&
  soc1/core/rob/rob_uop_1_10_bypassable == soc2/core/rob/rob_uop_1_10_bypassable &&
  soc1/core/rob/rob_uop_1_10_csr_addr == soc2/core/rob/rob_uop_1_10_csr_addr &&
  soc1/core/rob/rob_uop_1_10_ctrl_br_type == soc2/core/rob/rob_uop_1_10_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_10_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_10_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_10_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_10_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_10_ctrl_imm_sel == soc2/core/rob/rob_uop_1_10_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_10_ctrl_is_load == soc2/core/rob/rob_uop_1_10_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_10_ctrl_is_sta == soc2/core/rob/rob_uop_1_10_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_10_ctrl_is_std == soc2/core/rob/rob_uop_1_10_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_10_ctrl_op1_sel == soc2/core/rob/rob_uop_1_10_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_10_ctrl_op2_sel == soc2/core/rob/rob_uop_1_10_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_10_ctrl_op_fcn == soc2/core/rob/rob_uop_1_10_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_10_debug_fsrc == soc2/core/rob/rob_uop_1_10_debug_fsrc &&
  soc1/core/rob/rob_uop_1_10_debug_inst == soc2/core/rob/rob_uop_1_10_debug_inst &&
  soc1/core/rob/rob_uop_1_10_debug_pc == soc2/core/rob/rob_uop_1_10_debug_pc &&
  soc1/core/rob/rob_uop_1_10_debug_tsrc == soc2/core/rob/rob_uop_1_10_debug_tsrc &&
  soc1/core/rob/rob_uop_1_10_dst_rtype == soc2/core/rob/rob_uop_1_10_dst_rtype &&
  soc1/core/rob/rob_uop_1_10_edge_inst == soc2/core/rob/rob_uop_1_10_edge_inst &&
  soc1/core/rob/rob_uop_1_10_exc_cause == soc2/core/rob/rob_uop_1_10_exc_cause &&
  soc1/core/rob/rob_uop_1_10_exception == soc2/core/rob/rob_uop_1_10_exception &&
  soc1/core/rob/rob_uop_1_10_flush_on_commit == soc2/core/rob/rob_uop_1_10_flush_on_commit &&
  soc1/core/rob/rob_uop_1_10_fp_single == soc2/core/rob/rob_uop_1_10_fp_single &&
  soc1/core/rob/rob_uop_1_10_fp_val == soc2/core/rob/rob_uop_1_10_fp_val &&
  soc1/core/rob/rob_uop_1_10_frs3_en == soc2/core/rob/rob_uop_1_10_frs3_en &&
  soc1/core/rob/rob_uop_1_10_ftq_idx == soc2/core/rob/rob_uop_1_10_ftq_idx &&
  soc1/core/rob/rob_uop_1_10_fu_code == soc2/core/rob/rob_uop_1_10_fu_code &&
  soc1/core/rob/rob_uop_1_10_imm_packed == soc2/core/rob/rob_uop_1_10_imm_packed &&
  soc1/core/rob/rob_uop_1_10_inst == soc2/core/rob/rob_uop_1_10_inst &&
  soc1/core/rob/rob_uop_1_10_iq_type == soc2/core/rob/rob_uop_1_10_iq_type &&
  soc1/core/rob/rob_uop_1_10_is_amo == soc2/core/rob/rob_uop_1_10_is_amo &&
  soc1/core/rob/rob_uop_1_10_is_br == soc2/core/rob/rob_uop_1_10_is_br &&
  soc1/core/rob/rob_uop_1_10_is_fence == soc2/core/rob/rob_uop_1_10_is_fence &&
  soc1/core/rob/rob_uop_1_10_is_fencei == soc2/core/rob/rob_uop_1_10_is_fencei &&
  soc1/core/rob/rob_uop_1_10_is_jal == soc2/core/rob/rob_uop_1_10_is_jal &&
  soc1/core/rob/rob_uop_1_10_is_jalr == soc2/core/rob/rob_uop_1_10_is_jalr &&
  soc1/core/rob/rob_uop_1_10_is_rvc == soc2/core/rob/rob_uop_1_10_is_rvc &&
  soc1/core/rob/rob_uop_1_10_is_sfb == soc2/core/rob/rob_uop_1_10_is_sfb &&
  soc1/core/rob/rob_uop_1_10_is_sys_pc2epc == soc2/core/rob/rob_uop_1_10_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_10_is_unique == soc2/core/rob/rob_uop_1_10_is_unique &&
  soc1/core/rob/rob_uop_1_10_iw_p1_poisoned == soc2/core/rob/rob_uop_1_10_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_10_iw_p2_poisoned == soc2/core/rob/rob_uop_1_10_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_10_iw_state == soc2/core/rob/rob_uop_1_10_iw_state &&
  soc1/core/rob/rob_uop_1_10_ldq_idx == soc2/core/rob/rob_uop_1_10_ldq_idx &&
  soc1/core/rob/rob_uop_1_10_ldst == soc2/core/rob/rob_uop_1_10_ldst &&
  soc1/core/rob/rob_uop_1_10_ldst_val == soc2/core/rob/rob_uop_1_10_ldst_val &&
  soc1/core/rob/rob_uop_1_10_lrs1 == soc2/core/rob/rob_uop_1_10_lrs1 &&
  soc1/core/rob/rob_uop_1_10_lrs1_rtype == soc2/core/rob/rob_uop_1_10_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_10_lrs2 == soc2/core/rob/rob_uop_1_10_lrs2 &&
  soc1/core/rob/rob_uop_1_10_lrs2_rtype == soc2/core/rob/rob_uop_1_10_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_10_lrs3 == soc2/core/rob/rob_uop_1_10_lrs3 &&
  soc1/core/rob/rob_uop_1_10_mem_cmd == soc2/core/rob/rob_uop_1_10_mem_cmd &&
  soc1/core/rob/rob_uop_1_10_mem_signed == soc2/core/rob/rob_uop_1_10_mem_signed &&
  soc1/core/rob/rob_uop_1_10_mem_size == soc2/core/rob/rob_uop_1_10_mem_size &&
  soc1/core/rob/rob_uop_1_10_pc_lob == soc2/core/rob/rob_uop_1_10_pc_lob &&
  soc1/core/rob/rob_uop_1_10_pdst == soc2/core/rob/rob_uop_1_10_pdst &&
  soc1/core/rob/rob_uop_1_10_prs1 == soc2/core/rob/rob_uop_1_10_prs1 &&
  soc1/core/rob/rob_uop_1_10_prs1_busy == soc2/core/rob/rob_uop_1_10_prs1_busy &&
  soc1/core/rob/rob_uop_1_10_prs2 == soc2/core/rob/rob_uop_1_10_prs2 &&
  soc1/core/rob/rob_uop_1_10_prs2_busy == soc2/core/rob/rob_uop_1_10_prs2_busy &&
  soc1/core/rob/rob_uop_1_10_prs3 == soc2/core/rob/rob_uop_1_10_prs3 &&
  soc1/core/rob/rob_uop_1_10_prs3_busy == soc2/core/rob/rob_uop_1_10_prs3_busy &&
  soc1/core/rob/rob_uop_1_10_rob_idx == soc2/core/rob/rob_uop_1_10_rob_idx &&
  soc1/core/rob/rob_uop_1_10_rxq_idx == soc2/core/rob/rob_uop_1_10_rxq_idx &&
  soc1/core/rob/rob_uop_1_10_stale_pdst == soc2/core/rob/rob_uop_1_10_stale_pdst &&
  soc1/core/rob/rob_uop_1_10_stq_idx == soc2/core/rob/rob_uop_1_10_stq_idx &&
  soc1/core/rob/rob_uop_1_10_taken == soc2/core/rob/rob_uop_1_10_taken &&
  soc1/core/rob/rob_uop_1_10_uopc == soc2/core/rob/rob_uop_1_10_uopc &&
  soc1/core/rob/rob_uop_1_10_uses_ldq == soc2/core/rob/rob_uop_1_10_uses_ldq &&
  soc1/core/rob/rob_uop_1_10_uses_stq == soc2/core/rob/rob_uop_1_10_uses_stq &&
  soc1/core/rob/rob_uop_1_10_xcpt_ae_if == soc2/core/rob/rob_uop_1_10_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_10_xcpt_ma_if == soc2/core/rob/rob_uop_1_10_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_10_xcpt_pf_if == soc2/core/rob/rob_uop_1_10_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_11_bp_debug_if == soc2/core/rob/rob_uop_1_11_bp_debug_if &&
  soc1/core/rob/rob_uop_1_11_bp_xcpt_if == soc2/core/rob/rob_uop_1_11_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_11_br_mask == soc2/core/rob/rob_uop_1_11_br_mask &&
  soc1/core/rob/rob_uop_1_11_br_tag == soc2/core/rob/rob_uop_1_11_br_tag &&
  soc1/core/rob/rob_uop_1_11_bypassable == soc2/core/rob/rob_uop_1_11_bypassable &&
  soc1/core/rob/rob_uop_1_11_csr_addr == soc2/core/rob/rob_uop_1_11_csr_addr &&
  soc1/core/rob/rob_uop_1_11_ctrl_br_type == soc2/core/rob/rob_uop_1_11_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_11_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_11_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_11_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_11_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_11_ctrl_imm_sel == soc2/core/rob/rob_uop_1_11_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_11_ctrl_is_load == soc2/core/rob/rob_uop_1_11_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_11_ctrl_is_sta == soc2/core/rob/rob_uop_1_11_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_11_ctrl_is_std == soc2/core/rob/rob_uop_1_11_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_11_ctrl_op1_sel == soc2/core/rob/rob_uop_1_11_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_11_ctrl_op2_sel == soc2/core/rob/rob_uop_1_11_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_11_ctrl_op_fcn == soc2/core/rob/rob_uop_1_11_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_11_debug_fsrc == soc2/core/rob/rob_uop_1_11_debug_fsrc &&
  soc1/core/rob/rob_uop_1_11_debug_inst == soc2/core/rob/rob_uop_1_11_debug_inst &&
  soc1/core/rob/rob_uop_1_11_debug_pc == soc2/core/rob/rob_uop_1_11_debug_pc &&
  soc1/core/rob/rob_uop_1_11_debug_tsrc == soc2/core/rob/rob_uop_1_11_debug_tsrc &&
  soc1/core/rob/rob_uop_1_11_dst_rtype == soc2/core/rob/rob_uop_1_11_dst_rtype &&
  soc1/core/rob/rob_uop_1_11_edge_inst == soc2/core/rob/rob_uop_1_11_edge_inst &&
  soc1/core/rob/rob_uop_1_11_exc_cause == soc2/core/rob/rob_uop_1_11_exc_cause &&
  soc1/core/rob/rob_uop_1_11_exception == soc2/core/rob/rob_uop_1_11_exception &&
  soc1/core/rob/rob_uop_1_11_flush_on_commit == soc2/core/rob/rob_uop_1_11_flush_on_commit &&
  soc1/core/rob/rob_uop_1_11_fp_single == soc2/core/rob/rob_uop_1_11_fp_single &&
  soc1/core/rob/rob_uop_1_11_fp_val == soc2/core/rob/rob_uop_1_11_fp_val &&
  soc1/core/rob/rob_uop_1_11_frs3_en == soc2/core/rob/rob_uop_1_11_frs3_en &&
  soc1/core/rob/rob_uop_1_11_ftq_idx == soc2/core/rob/rob_uop_1_11_ftq_idx &&
  soc1/core/rob/rob_uop_1_11_fu_code == soc2/core/rob/rob_uop_1_11_fu_code &&
  soc1/core/rob/rob_uop_1_11_imm_packed == soc2/core/rob/rob_uop_1_11_imm_packed &&
  soc1/core/rob/rob_uop_1_11_inst == soc2/core/rob/rob_uop_1_11_inst &&
  soc1/core/rob/rob_uop_1_11_iq_type == soc2/core/rob/rob_uop_1_11_iq_type &&
  soc1/core/rob/rob_uop_1_11_is_amo == soc2/core/rob/rob_uop_1_11_is_amo &&
  soc1/core/rob/rob_uop_1_11_is_br == soc2/core/rob/rob_uop_1_11_is_br &&
  soc1/core/rob/rob_uop_1_11_is_fence == soc2/core/rob/rob_uop_1_11_is_fence &&
  soc1/core/rob/rob_uop_1_11_is_fencei == soc2/core/rob/rob_uop_1_11_is_fencei &&
  soc1/core/rob/rob_uop_1_11_is_jal == soc2/core/rob/rob_uop_1_11_is_jal &&
  soc1/core/rob/rob_uop_1_11_is_jalr == soc2/core/rob/rob_uop_1_11_is_jalr &&
  soc1/core/rob/rob_uop_1_11_is_rvc == soc2/core/rob/rob_uop_1_11_is_rvc &&
  soc1/core/rob/rob_uop_1_11_is_sfb == soc2/core/rob/rob_uop_1_11_is_sfb &&
  soc1/core/rob/rob_uop_1_11_is_sys_pc2epc == soc2/core/rob/rob_uop_1_11_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_11_is_unique == soc2/core/rob/rob_uop_1_11_is_unique &&
  soc1/core/rob/rob_uop_1_11_iw_p1_poisoned == soc2/core/rob/rob_uop_1_11_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_11_iw_p2_poisoned == soc2/core/rob/rob_uop_1_11_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_11_iw_state == soc2/core/rob/rob_uop_1_11_iw_state &&
  soc1/core/rob/rob_uop_1_11_ldq_idx == soc2/core/rob/rob_uop_1_11_ldq_idx &&
  soc1/core/rob/rob_uop_1_11_ldst == soc2/core/rob/rob_uop_1_11_ldst &&
  soc1/core/rob/rob_uop_1_11_ldst_val == soc2/core/rob/rob_uop_1_11_ldst_val &&
  soc1/core/rob/rob_uop_1_11_lrs1 == soc2/core/rob/rob_uop_1_11_lrs1 &&
  soc1/core/rob/rob_uop_1_11_lrs1_rtype == soc2/core/rob/rob_uop_1_11_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_11_lrs2 == soc2/core/rob/rob_uop_1_11_lrs2 &&
  soc1/core/rob/rob_uop_1_11_lrs2_rtype == soc2/core/rob/rob_uop_1_11_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_11_lrs3 == soc2/core/rob/rob_uop_1_11_lrs3 &&
  soc1/core/rob/rob_uop_1_11_mem_cmd == soc2/core/rob/rob_uop_1_11_mem_cmd &&
  soc1/core/rob/rob_uop_1_11_mem_signed == soc2/core/rob/rob_uop_1_11_mem_signed &&
  soc1/core/rob/rob_uop_1_11_mem_size == soc2/core/rob/rob_uop_1_11_mem_size &&
  soc1/core/rob/rob_uop_1_11_pc_lob == soc2/core/rob/rob_uop_1_11_pc_lob &&
  soc1/core/rob/rob_uop_1_11_pdst == soc2/core/rob/rob_uop_1_11_pdst &&
  soc1/core/rob/rob_uop_1_11_prs1 == soc2/core/rob/rob_uop_1_11_prs1 &&
  soc1/core/rob/rob_uop_1_11_prs1_busy == soc2/core/rob/rob_uop_1_11_prs1_busy &&
  soc1/core/rob/rob_uop_1_11_prs2 == soc2/core/rob/rob_uop_1_11_prs2 &&
  soc1/core/rob/rob_uop_1_11_prs2_busy == soc2/core/rob/rob_uop_1_11_prs2_busy &&
  soc1/core/rob/rob_uop_1_11_prs3 == soc2/core/rob/rob_uop_1_11_prs3 &&
  soc1/core/rob/rob_uop_1_11_prs3_busy == soc2/core/rob/rob_uop_1_11_prs3_busy &&
  soc1/core/rob/rob_uop_1_11_rob_idx == soc2/core/rob/rob_uop_1_11_rob_idx &&
  soc1/core/rob/rob_uop_1_11_rxq_idx == soc2/core/rob/rob_uop_1_11_rxq_idx &&
  soc1/core/rob/rob_uop_1_11_stale_pdst == soc2/core/rob/rob_uop_1_11_stale_pdst &&
  soc1/core/rob/rob_uop_1_11_stq_idx == soc2/core/rob/rob_uop_1_11_stq_idx &&
  soc1/core/rob/rob_uop_1_11_taken == soc2/core/rob/rob_uop_1_11_taken &&
  soc1/core/rob/rob_uop_1_11_uopc == soc2/core/rob/rob_uop_1_11_uopc &&
  soc1/core/rob/rob_uop_1_11_uses_ldq == soc2/core/rob/rob_uop_1_11_uses_ldq &&
  soc1/core/rob/rob_uop_1_11_uses_stq == soc2/core/rob/rob_uop_1_11_uses_stq &&
  soc1/core/rob/rob_uop_1_11_xcpt_ae_if == soc2/core/rob/rob_uop_1_11_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_11_xcpt_ma_if == soc2/core/rob/rob_uop_1_11_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_11_xcpt_pf_if == soc2/core/rob/rob_uop_1_11_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_12_bp_debug_if == soc2/core/rob/rob_uop_1_12_bp_debug_if &&
  soc1/core/rob/rob_uop_1_12_bp_xcpt_if == soc2/core/rob/rob_uop_1_12_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_12_br_mask == soc2/core/rob/rob_uop_1_12_br_mask &&
  soc1/core/rob/rob_uop_1_12_br_tag == soc2/core/rob/rob_uop_1_12_br_tag &&
  soc1/core/rob/rob_uop_1_12_bypassable == soc2/core/rob/rob_uop_1_12_bypassable &&
  soc1/core/rob/rob_uop_1_12_csr_addr == soc2/core/rob/rob_uop_1_12_csr_addr &&
  soc1/core/rob/rob_uop_1_12_ctrl_br_type == soc2/core/rob/rob_uop_1_12_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_12_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_12_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_12_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_12_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_12_ctrl_imm_sel == soc2/core/rob/rob_uop_1_12_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_12_ctrl_is_load == soc2/core/rob/rob_uop_1_12_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_12_ctrl_is_sta == soc2/core/rob/rob_uop_1_12_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_12_ctrl_is_std == soc2/core/rob/rob_uop_1_12_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_12_ctrl_op1_sel == soc2/core/rob/rob_uop_1_12_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_12_ctrl_op2_sel == soc2/core/rob/rob_uop_1_12_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_12_ctrl_op_fcn == soc2/core/rob/rob_uop_1_12_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_12_debug_fsrc == soc2/core/rob/rob_uop_1_12_debug_fsrc &&
  soc1/core/rob/rob_uop_1_12_debug_inst == soc2/core/rob/rob_uop_1_12_debug_inst &&
  soc1/core/rob/rob_uop_1_12_debug_pc == soc2/core/rob/rob_uop_1_12_debug_pc &&
  soc1/core/rob/rob_uop_1_12_debug_tsrc == soc2/core/rob/rob_uop_1_12_debug_tsrc &&
  soc1/core/rob/rob_uop_1_12_dst_rtype == soc2/core/rob/rob_uop_1_12_dst_rtype &&
  soc1/core/rob/rob_uop_1_12_edge_inst == soc2/core/rob/rob_uop_1_12_edge_inst &&
  soc1/core/rob/rob_uop_1_12_exc_cause == soc2/core/rob/rob_uop_1_12_exc_cause &&
  soc1/core/rob/rob_uop_1_12_exception == soc2/core/rob/rob_uop_1_12_exception &&
  soc1/core/rob/rob_uop_1_12_flush_on_commit == soc2/core/rob/rob_uop_1_12_flush_on_commit &&
  soc1/core/rob/rob_uop_1_12_fp_single == soc2/core/rob/rob_uop_1_12_fp_single &&
  soc1/core/rob/rob_uop_1_12_fp_val == soc2/core/rob/rob_uop_1_12_fp_val &&
  soc1/core/rob/rob_uop_1_12_frs3_en == soc2/core/rob/rob_uop_1_12_frs3_en &&
  soc1/core/rob/rob_uop_1_12_ftq_idx == soc2/core/rob/rob_uop_1_12_ftq_idx &&
  soc1/core/rob/rob_uop_1_12_fu_code == soc2/core/rob/rob_uop_1_12_fu_code &&
  soc1/core/rob/rob_uop_1_12_imm_packed == soc2/core/rob/rob_uop_1_12_imm_packed &&
  soc1/core/rob/rob_uop_1_12_inst == soc2/core/rob/rob_uop_1_12_inst &&
  soc1/core/rob/rob_uop_1_12_iq_type == soc2/core/rob/rob_uop_1_12_iq_type &&
  soc1/core/rob/rob_uop_1_12_is_amo == soc2/core/rob/rob_uop_1_12_is_amo &&
  soc1/core/rob/rob_uop_1_12_is_br == soc2/core/rob/rob_uop_1_12_is_br &&
  soc1/core/rob/rob_uop_1_12_is_fence == soc2/core/rob/rob_uop_1_12_is_fence &&
  soc1/core/rob/rob_uop_1_12_is_fencei == soc2/core/rob/rob_uop_1_12_is_fencei &&
  soc1/core/rob/rob_uop_1_12_is_jal == soc2/core/rob/rob_uop_1_12_is_jal &&
  soc1/core/rob/rob_uop_1_12_is_jalr == soc2/core/rob/rob_uop_1_12_is_jalr &&
  soc1/core/rob/rob_uop_1_12_is_rvc == soc2/core/rob/rob_uop_1_12_is_rvc &&
  soc1/core/rob/rob_uop_1_12_is_sfb == soc2/core/rob/rob_uop_1_12_is_sfb &&
  soc1/core/rob/rob_uop_1_12_is_sys_pc2epc == soc2/core/rob/rob_uop_1_12_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_12_is_unique == soc2/core/rob/rob_uop_1_12_is_unique &&
  soc1/core/rob/rob_uop_1_12_iw_p1_poisoned == soc2/core/rob/rob_uop_1_12_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_12_iw_p2_poisoned == soc2/core/rob/rob_uop_1_12_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_12_iw_state == soc2/core/rob/rob_uop_1_12_iw_state &&
  soc1/core/rob/rob_uop_1_12_ldq_idx == soc2/core/rob/rob_uop_1_12_ldq_idx &&
  soc1/core/rob/rob_uop_1_12_ldst == soc2/core/rob/rob_uop_1_12_ldst &&
  soc1/core/rob/rob_uop_1_12_ldst_val == soc2/core/rob/rob_uop_1_12_ldst_val &&
  soc1/core/rob/rob_uop_1_12_lrs1 == soc2/core/rob/rob_uop_1_12_lrs1 &&
  soc1/core/rob/rob_uop_1_12_lrs1_rtype == soc2/core/rob/rob_uop_1_12_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_12_lrs2 == soc2/core/rob/rob_uop_1_12_lrs2 &&
  soc1/core/rob/rob_uop_1_12_lrs2_rtype == soc2/core/rob/rob_uop_1_12_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_12_lrs3 == soc2/core/rob/rob_uop_1_12_lrs3 &&
  soc1/core/rob/rob_uop_1_12_mem_cmd == soc2/core/rob/rob_uop_1_12_mem_cmd &&
  soc1/core/rob/rob_uop_1_12_mem_signed == soc2/core/rob/rob_uop_1_12_mem_signed &&
  soc1/core/rob/rob_uop_1_12_mem_size == soc2/core/rob/rob_uop_1_12_mem_size &&
  soc1/core/rob/rob_uop_1_12_pc_lob == soc2/core/rob/rob_uop_1_12_pc_lob &&
  soc1/core/rob/rob_uop_1_12_pdst == soc2/core/rob/rob_uop_1_12_pdst &&
  soc1/core/rob/rob_uop_1_12_prs1 == soc2/core/rob/rob_uop_1_12_prs1 &&
  soc1/core/rob/rob_uop_1_12_prs1_busy == soc2/core/rob/rob_uop_1_12_prs1_busy &&
  soc1/core/rob/rob_uop_1_12_prs2 == soc2/core/rob/rob_uop_1_12_prs2 &&
  soc1/core/rob/rob_uop_1_12_prs2_busy == soc2/core/rob/rob_uop_1_12_prs2_busy &&
  soc1/core/rob/rob_uop_1_12_prs3 == soc2/core/rob/rob_uop_1_12_prs3 &&
  soc1/core/rob/rob_uop_1_12_prs3_busy == soc2/core/rob/rob_uop_1_12_prs3_busy &&
  soc1/core/rob/rob_uop_1_12_rob_idx == soc2/core/rob/rob_uop_1_12_rob_idx &&
  soc1/core/rob/rob_uop_1_12_rxq_idx == soc2/core/rob/rob_uop_1_12_rxq_idx &&
  soc1/core/rob/rob_uop_1_12_stale_pdst == soc2/core/rob/rob_uop_1_12_stale_pdst &&
  soc1/core/rob/rob_uop_1_12_stq_idx == soc2/core/rob/rob_uop_1_12_stq_idx &&
  soc1/core/rob/rob_uop_1_12_taken == soc2/core/rob/rob_uop_1_12_taken &&
  soc1/core/rob/rob_uop_1_12_uopc == soc2/core/rob/rob_uop_1_12_uopc &&
  soc1/core/rob/rob_uop_1_12_uses_ldq == soc2/core/rob/rob_uop_1_12_uses_ldq &&
  soc1/core/rob/rob_uop_1_12_uses_stq == soc2/core/rob/rob_uop_1_12_uses_stq &&
  soc1/core/rob/rob_uop_1_12_xcpt_ae_if == soc2/core/rob/rob_uop_1_12_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_12_xcpt_ma_if == soc2/core/rob/rob_uop_1_12_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_12_xcpt_pf_if == soc2/core/rob/rob_uop_1_12_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_13_bp_debug_if == soc2/core/rob/rob_uop_1_13_bp_debug_if &&
  soc1/core/rob/rob_uop_1_13_bp_xcpt_if == soc2/core/rob/rob_uop_1_13_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_13_br_mask == soc2/core/rob/rob_uop_1_13_br_mask &&
  soc1/core/rob/rob_uop_1_13_br_tag == soc2/core/rob/rob_uop_1_13_br_tag &&
  soc1/core/rob/rob_uop_1_13_bypassable == soc2/core/rob/rob_uop_1_13_bypassable &&
  soc1/core/rob/rob_uop_1_13_csr_addr == soc2/core/rob/rob_uop_1_13_csr_addr &&
  soc1/core/rob/rob_uop_1_13_ctrl_br_type == soc2/core/rob/rob_uop_1_13_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_13_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_13_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_13_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_13_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_13_ctrl_imm_sel == soc2/core/rob/rob_uop_1_13_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_13_ctrl_is_load == soc2/core/rob/rob_uop_1_13_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_13_ctrl_is_sta == soc2/core/rob/rob_uop_1_13_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_13_ctrl_is_std == soc2/core/rob/rob_uop_1_13_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_13_ctrl_op1_sel == soc2/core/rob/rob_uop_1_13_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_13_ctrl_op2_sel == soc2/core/rob/rob_uop_1_13_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_13_ctrl_op_fcn == soc2/core/rob/rob_uop_1_13_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_13_debug_fsrc == soc2/core/rob/rob_uop_1_13_debug_fsrc &&
  soc1/core/rob/rob_uop_1_13_debug_inst == soc2/core/rob/rob_uop_1_13_debug_inst &&
  soc1/core/rob/rob_uop_1_13_debug_pc == soc2/core/rob/rob_uop_1_13_debug_pc &&
  soc1/core/rob/rob_uop_1_13_debug_tsrc == soc2/core/rob/rob_uop_1_13_debug_tsrc &&
  soc1/core/rob/rob_uop_1_13_dst_rtype == soc2/core/rob/rob_uop_1_13_dst_rtype &&
  soc1/core/rob/rob_uop_1_13_edge_inst == soc2/core/rob/rob_uop_1_13_edge_inst &&
  soc1/core/rob/rob_uop_1_13_exc_cause == soc2/core/rob/rob_uop_1_13_exc_cause &&
  soc1/core/rob/rob_uop_1_13_exception == soc2/core/rob/rob_uop_1_13_exception &&
  soc1/core/rob/rob_uop_1_13_flush_on_commit == soc2/core/rob/rob_uop_1_13_flush_on_commit &&
  soc1/core/rob/rob_uop_1_13_fp_single == soc2/core/rob/rob_uop_1_13_fp_single &&
  soc1/core/rob/rob_uop_1_13_fp_val == soc2/core/rob/rob_uop_1_13_fp_val &&
  soc1/core/rob/rob_uop_1_13_frs3_en == soc2/core/rob/rob_uop_1_13_frs3_en &&
  soc1/core/rob/rob_uop_1_13_ftq_idx == soc2/core/rob/rob_uop_1_13_ftq_idx &&
  soc1/core/rob/rob_uop_1_13_fu_code == soc2/core/rob/rob_uop_1_13_fu_code &&
  soc1/core/rob/rob_uop_1_13_imm_packed == soc2/core/rob/rob_uop_1_13_imm_packed &&
  soc1/core/rob/rob_uop_1_13_inst == soc2/core/rob/rob_uop_1_13_inst &&
  soc1/core/rob/rob_uop_1_13_iq_type == soc2/core/rob/rob_uop_1_13_iq_type &&
  soc1/core/rob/rob_uop_1_13_is_amo == soc2/core/rob/rob_uop_1_13_is_amo &&
  soc1/core/rob/rob_uop_1_13_is_br == soc2/core/rob/rob_uop_1_13_is_br &&
  soc1/core/rob/rob_uop_1_13_is_fence == soc2/core/rob/rob_uop_1_13_is_fence &&
  soc1/core/rob/rob_uop_1_13_is_fencei == soc2/core/rob/rob_uop_1_13_is_fencei &&
  soc1/core/rob/rob_uop_1_13_is_jal == soc2/core/rob/rob_uop_1_13_is_jal &&
  soc1/core/rob/rob_uop_1_13_is_jalr == soc2/core/rob/rob_uop_1_13_is_jalr &&
  soc1/core/rob/rob_uop_1_13_is_rvc == soc2/core/rob/rob_uop_1_13_is_rvc &&
  soc1/core/rob/rob_uop_1_13_is_sfb == soc2/core/rob/rob_uop_1_13_is_sfb &&
  soc1/core/rob/rob_uop_1_13_is_sys_pc2epc == soc2/core/rob/rob_uop_1_13_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_13_is_unique == soc2/core/rob/rob_uop_1_13_is_unique &&
  soc1/core/rob/rob_uop_1_13_iw_p1_poisoned == soc2/core/rob/rob_uop_1_13_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_13_iw_p2_poisoned == soc2/core/rob/rob_uop_1_13_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_13_iw_state == soc2/core/rob/rob_uop_1_13_iw_state &&
  soc1/core/rob/rob_uop_1_13_ldq_idx == soc2/core/rob/rob_uop_1_13_ldq_idx &&
  soc1/core/rob/rob_uop_1_13_ldst == soc2/core/rob/rob_uop_1_13_ldst &&
  soc1/core/rob/rob_uop_1_13_ldst_val == soc2/core/rob/rob_uop_1_13_ldst_val &&
  soc1/core/rob/rob_uop_1_13_lrs1 == soc2/core/rob/rob_uop_1_13_lrs1 &&
  soc1/core/rob/rob_uop_1_13_lrs1_rtype == soc2/core/rob/rob_uop_1_13_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_13_lrs2 == soc2/core/rob/rob_uop_1_13_lrs2 &&
  soc1/core/rob/rob_uop_1_13_lrs2_rtype == soc2/core/rob/rob_uop_1_13_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_13_lrs3 == soc2/core/rob/rob_uop_1_13_lrs3 &&
  soc1/core/rob/rob_uop_1_13_mem_cmd == soc2/core/rob/rob_uop_1_13_mem_cmd &&
  soc1/core/rob/rob_uop_1_13_mem_signed == soc2/core/rob/rob_uop_1_13_mem_signed &&
  soc1/core/rob/rob_uop_1_13_mem_size == soc2/core/rob/rob_uop_1_13_mem_size &&
  soc1/core/rob/rob_uop_1_13_pc_lob == soc2/core/rob/rob_uop_1_13_pc_lob &&
  soc1/core/rob/rob_uop_1_13_pdst == soc2/core/rob/rob_uop_1_13_pdst &&
  soc1/core/rob/rob_uop_1_13_prs1 == soc2/core/rob/rob_uop_1_13_prs1 &&
  soc1/core/rob/rob_uop_1_13_prs1_busy == soc2/core/rob/rob_uop_1_13_prs1_busy &&
  soc1/core/rob/rob_uop_1_13_prs2 == soc2/core/rob/rob_uop_1_13_prs2 &&
  soc1/core/rob/rob_uop_1_13_prs2_busy == soc2/core/rob/rob_uop_1_13_prs2_busy &&
  soc1/core/rob/rob_uop_1_13_prs3 == soc2/core/rob/rob_uop_1_13_prs3 &&
  soc1/core/rob/rob_uop_1_13_prs3_busy == soc2/core/rob/rob_uop_1_13_prs3_busy &&
  soc1/core/rob/rob_uop_1_13_rob_idx == soc2/core/rob/rob_uop_1_13_rob_idx &&
  soc1/core/rob/rob_uop_1_13_rxq_idx == soc2/core/rob/rob_uop_1_13_rxq_idx &&
  soc1/core/rob/rob_uop_1_13_stale_pdst == soc2/core/rob/rob_uop_1_13_stale_pdst &&
  soc1/core/rob/rob_uop_1_13_stq_idx == soc2/core/rob/rob_uop_1_13_stq_idx &&
  soc1/core/rob/rob_uop_1_13_taken == soc2/core/rob/rob_uop_1_13_taken &&
  soc1/core/rob/rob_uop_1_13_uopc == soc2/core/rob/rob_uop_1_13_uopc &&
  soc1/core/rob/rob_uop_1_13_uses_ldq == soc2/core/rob/rob_uop_1_13_uses_ldq &&
  soc1/core/rob/rob_uop_1_13_uses_stq == soc2/core/rob/rob_uop_1_13_uses_stq &&
  soc1/core/rob/rob_uop_1_13_xcpt_ae_if == soc2/core/rob/rob_uop_1_13_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_13_xcpt_ma_if == soc2/core/rob/rob_uop_1_13_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_13_xcpt_pf_if == soc2/core/rob/rob_uop_1_13_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_14_bp_debug_if == soc2/core/rob/rob_uop_1_14_bp_debug_if &&
  soc1/core/rob/rob_uop_1_14_bp_xcpt_if == soc2/core/rob/rob_uop_1_14_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_14_br_mask == soc2/core/rob/rob_uop_1_14_br_mask &&
  soc1/core/rob/rob_uop_1_14_br_tag == soc2/core/rob/rob_uop_1_14_br_tag &&
  soc1/core/rob/rob_uop_1_14_bypassable == soc2/core/rob/rob_uop_1_14_bypassable &&
  soc1/core/rob/rob_uop_1_14_csr_addr == soc2/core/rob/rob_uop_1_14_csr_addr &&
  soc1/core/rob/rob_uop_1_14_ctrl_br_type == soc2/core/rob/rob_uop_1_14_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_14_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_14_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_14_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_14_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_14_ctrl_imm_sel == soc2/core/rob/rob_uop_1_14_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_14_ctrl_is_load == soc2/core/rob/rob_uop_1_14_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_14_ctrl_is_sta == soc2/core/rob/rob_uop_1_14_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_14_ctrl_is_std == soc2/core/rob/rob_uop_1_14_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_14_ctrl_op1_sel == soc2/core/rob/rob_uop_1_14_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_14_ctrl_op2_sel == soc2/core/rob/rob_uop_1_14_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_14_ctrl_op_fcn == soc2/core/rob/rob_uop_1_14_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_14_debug_fsrc == soc2/core/rob/rob_uop_1_14_debug_fsrc &&
  soc1/core/rob/rob_uop_1_14_debug_inst == soc2/core/rob/rob_uop_1_14_debug_inst &&
  soc1/core/rob/rob_uop_1_14_debug_pc == soc2/core/rob/rob_uop_1_14_debug_pc &&
  soc1/core/rob/rob_uop_1_14_debug_tsrc == soc2/core/rob/rob_uop_1_14_debug_tsrc &&
  soc1/core/rob/rob_uop_1_14_dst_rtype == soc2/core/rob/rob_uop_1_14_dst_rtype &&
  soc1/core/rob/rob_uop_1_14_edge_inst == soc2/core/rob/rob_uop_1_14_edge_inst &&
  soc1/core/rob/rob_uop_1_14_exc_cause == soc2/core/rob/rob_uop_1_14_exc_cause &&
  soc1/core/rob/rob_uop_1_14_exception == soc2/core/rob/rob_uop_1_14_exception &&
  soc1/core/rob/rob_uop_1_14_flush_on_commit == soc2/core/rob/rob_uop_1_14_flush_on_commit &&
  soc1/core/rob/rob_uop_1_14_fp_single == soc2/core/rob/rob_uop_1_14_fp_single &&
  soc1/core/rob/rob_uop_1_14_fp_val == soc2/core/rob/rob_uop_1_14_fp_val &&
  soc1/core/rob/rob_uop_1_14_frs3_en == soc2/core/rob/rob_uop_1_14_frs3_en &&
  soc1/core/rob/rob_uop_1_14_ftq_idx == soc2/core/rob/rob_uop_1_14_ftq_idx &&
  soc1/core/rob/rob_uop_1_14_fu_code == soc2/core/rob/rob_uop_1_14_fu_code &&
  soc1/core/rob/rob_uop_1_14_imm_packed == soc2/core/rob/rob_uop_1_14_imm_packed &&
  soc1/core/rob/rob_uop_1_14_inst == soc2/core/rob/rob_uop_1_14_inst &&
  soc1/core/rob/rob_uop_1_14_iq_type == soc2/core/rob/rob_uop_1_14_iq_type &&
  soc1/core/rob/rob_uop_1_14_is_amo == soc2/core/rob/rob_uop_1_14_is_amo &&
  soc1/core/rob/rob_uop_1_14_is_br == soc2/core/rob/rob_uop_1_14_is_br &&
  soc1/core/rob/rob_uop_1_14_is_fence == soc2/core/rob/rob_uop_1_14_is_fence &&
  soc1/core/rob/rob_uop_1_14_is_fencei == soc2/core/rob/rob_uop_1_14_is_fencei &&
  soc1/core/rob/rob_uop_1_14_is_jal == soc2/core/rob/rob_uop_1_14_is_jal &&
  soc1/core/rob/rob_uop_1_14_is_jalr == soc2/core/rob/rob_uop_1_14_is_jalr &&
  soc1/core/rob/rob_uop_1_14_is_rvc == soc2/core/rob/rob_uop_1_14_is_rvc &&
  soc1/core/rob/rob_uop_1_14_is_sfb == soc2/core/rob/rob_uop_1_14_is_sfb &&
  soc1/core/rob/rob_uop_1_14_is_sys_pc2epc == soc2/core/rob/rob_uop_1_14_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_14_is_unique == soc2/core/rob/rob_uop_1_14_is_unique &&
  soc1/core/rob/rob_uop_1_14_iw_p1_poisoned == soc2/core/rob/rob_uop_1_14_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_14_iw_p2_poisoned == soc2/core/rob/rob_uop_1_14_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_14_iw_state == soc2/core/rob/rob_uop_1_14_iw_state &&
  soc1/core/rob/rob_uop_1_14_ldq_idx == soc2/core/rob/rob_uop_1_14_ldq_idx &&
  soc1/core/rob/rob_uop_1_14_ldst == soc2/core/rob/rob_uop_1_14_ldst &&
  soc1/core/rob/rob_uop_1_14_ldst_val == soc2/core/rob/rob_uop_1_14_ldst_val &&
  soc1/core/rob/rob_uop_1_14_lrs1 == soc2/core/rob/rob_uop_1_14_lrs1 &&
  soc1/core/rob/rob_uop_1_14_lrs1_rtype == soc2/core/rob/rob_uop_1_14_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_14_lrs2 == soc2/core/rob/rob_uop_1_14_lrs2 &&
  soc1/core/rob/rob_uop_1_14_lrs2_rtype == soc2/core/rob/rob_uop_1_14_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_14_lrs3 == soc2/core/rob/rob_uop_1_14_lrs3 &&
  soc1/core/rob/rob_uop_1_14_mem_cmd == soc2/core/rob/rob_uop_1_14_mem_cmd &&
  soc1/core/rob/rob_uop_1_14_mem_signed == soc2/core/rob/rob_uop_1_14_mem_signed &&
  soc1/core/rob/rob_uop_1_14_mem_size == soc2/core/rob/rob_uop_1_14_mem_size &&
  soc1/core/rob/rob_uop_1_14_pc_lob == soc2/core/rob/rob_uop_1_14_pc_lob &&
  soc1/core/rob/rob_uop_1_14_pdst == soc2/core/rob/rob_uop_1_14_pdst &&
  soc1/core/rob/rob_uop_1_14_prs1 == soc2/core/rob/rob_uop_1_14_prs1 &&
  soc1/core/rob/rob_uop_1_14_prs1_busy == soc2/core/rob/rob_uop_1_14_prs1_busy &&
  soc1/core/rob/rob_uop_1_14_prs2 == soc2/core/rob/rob_uop_1_14_prs2 &&
  soc1/core/rob/rob_uop_1_14_prs2_busy == soc2/core/rob/rob_uop_1_14_prs2_busy &&
  soc1/core/rob/rob_uop_1_14_prs3 == soc2/core/rob/rob_uop_1_14_prs3 &&
  soc1/core/rob/rob_uop_1_14_prs3_busy == soc2/core/rob/rob_uop_1_14_prs3_busy &&
  soc1/core/rob/rob_uop_1_14_rob_idx == soc2/core/rob/rob_uop_1_14_rob_idx &&
  soc1/core/rob/rob_uop_1_14_rxq_idx == soc2/core/rob/rob_uop_1_14_rxq_idx &&
  soc1/core/rob/rob_uop_1_14_stale_pdst == soc2/core/rob/rob_uop_1_14_stale_pdst &&
  soc1/core/rob/rob_uop_1_14_stq_idx == soc2/core/rob/rob_uop_1_14_stq_idx &&
  soc1/core/rob/rob_uop_1_14_taken == soc2/core/rob/rob_uop_1_14_taken &&
  soc1/core/rob/rob_uop_1_14_uopc == soc2/core/rob/rob_uop_1_14_uopc &&
  soc1/core/rob/rob_uop_1_14_uses_ldq == soc2/core/rob/rob_uop_1_14_uses_ldq &&
  soc1/core/rob/rob_uop_1_14_uses_stq == soc2/core/rob/rob_uop_1_14_uses_stq &&
  soc1/core/rob/rob_uop_1_14_xcpt_ae_if == soc2/core/rob/rob_uop_1_14_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_14_xcpt_ma_if == soc2/core/rob/rob_uop_1_14_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_14_xcpt_pf_if == soc2/core/rob/rob_uop_1_14_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_15_bp_debug_if == soc2/core/rob/rob_uop_1_15_bp_debug_if &&
  soc1/core/rob/rob_uop_1_15_bp_xcpt_if == soc2/core/rob/rob_uop_1_15_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_15_br_mask == soc2/core/rob/rob_uop_1_15_br_mask &&
  soc1/core/rob/rob_uop_1_15_br_tag == soc2/core/rob/rob_uop_1_15_br_tag &&
  soc1/core/rob/rob_uop_1_15_bypassable == soc2/core/rob/rob_uop_1_15_bypassable &&
  soc1/core/rob/rob_uop_1_15_csr_addr == soc2/core/rob/rob_uop_1_15_csr_addr &&
  soc1/core/rob/rob_uop_1_15_ctrl_br_type == soc2/core/rob/rob_uop_1_15_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_15_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_15_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_15_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_15_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_15_ctrl_imm_sel == soc2/core/rob/rob_uop_1_15_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_15_ctrl_is_load == soc2/core/rob/rob_uop_1_15_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_15_ctrl_is_sta == soc2/core/rob/rob_uop_1_15_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_15_ctrl_is_std == soc2/core/rob/rob_uop_1_15_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_15_ctrl_op1_sel == soc2/core/rob/rob_uop_1_15_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_15_ctrl_op2_sel == soc2/core/rob/rob_uop_1_15_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_15_ctrl_op_fcn == soc2/core/rob/rob_uop_1_15_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_15_debug_fsrc == soc2/core/rob/rob_uop_1_15_debug_fsrc &&
  soc1/core/rob/rob_uop_1_15_debug_inst == soc2/core/rob/rob_uop_1_15_debug_inst &&
  soc1/core/rob/rob_uop_1_15_debug_pc == soc2/core/rob/rob_uop_1_15_debug_pc &&
  soc1/core/rob/rob_uop_1_15_debug_tsrc == soc2/core/rob/rob_uop_1_15_debug_tsrc &&
  soc1/core/rob/rob_uop_1_15_dst_rtype == soc2/core/rob/rob_uop_1_15_dst_rtype &&
  soc1/core/rob/rob_uop_1_15_edge_inst == soc2/core/rob/rob_uop_1_15_edge_inst &&
  soc1/core/rob/rob_uop_1_15_exc_cause == soc2/core/rob/rob_uop_1_15_exc_cause &&
  soc1/core/rob/rob_uop_1_15_exception == soc2/core/rob/rob_uop_1_15_exception &&
  soc1/core/rob/rob_uop_1_15_flush_on_commit == soc2/core/rob/rob_uop_1_15_flush_on_commit &&
  soc1/core/rob/rob_uop_1_15_fp_single == soc2/core/rob/rob_uop_1_15_fp_single &&
  soc1/core/rob/rob_uop_1_15_fp_val == soc2/core/rob/rob_uop_1_15_fp_val &&
  soc1/core/rob/rob_uop_1_15_frs3_en == soc2/core/rob/rob_uop_1_15_frs3_en &&
  soc1/core/rob/rob_uop_1_15_ftq_idx == soc2/core/rob/rob_uop_1_15_ftq_idx &&
  soc1/core/rob/rob_uop_1_15_fu_code == soc2/core/rob/rob_uop_1_15_fu_code &&
  soc1/core/rob/rob_uop_1_15_imm_packed == soc2/core/rob/rob_uop_1_15_imm_packed &&
  soc1/core/rob/rob_uop_1_15_inst == soc2/core/rob/rob_uop_1_15_inst &&
  soc1/core/rob/rob_uop_1_15_iq_type == soc2/core/rob/rob_uop_1_15_iq_type &&
  soc1/core/rob/rob_uop_1_15_is_amo == soc2/core/rob/rob_uop_1_15_is_amo &&
  soc1/core/rob/rob_uop_1_15_is_br == soc2/core/rob/rob_uop_1_15_is_br &&
  soc1/core/rob/rob_uop_1_15_is_fence == soc2/core/rob/rob_uop_1_15_is_fence &&
  soc1/core/rob/rob_uop_1_15_is_fencei == soc2/core/rob/rob_uop_1_15_is_fencei &&
  soc1/core/rob/rob_uop_1_15_is_jal == soc2/core/rob/rob_uop_1_15_is_jal &&
  soc1/core/rob/rob_uop_1_15_is_jalr == soc2/core/rob/rob_uop_1_15_is_jalr &&
  soc1/core/rob/rob_uop_1_15_is_rvc == soc2/core/rob/rob_uop_1_15_is_rvc &&
  soc1/core/rob/rob_uop_1_15_is_sfb == soc2/core/rob/rob_uop_1_15_is_sfb &&
  soc1/core/rob/rob_uop_1_15_is_sys_pc2epc == soc2/core/rob/rob_uop_1_15_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_15_is_unique == soc2/core/rob/rob_uop_1_15_is_unique &&
  soc1/core/rob/rob_uop_1_15_iw_p1_poisoned == soc2/core/rob/rob_uop_1_15_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_15_iw_p2_poisoned == soc2/core/rob/rob_uop_1_15_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_15_iw_state == soc2/core/rob/rob_uop_1_15_iw_state &&
  soc1/core/rob/rob_uop_1_15_ldq_idx == soc2/core/rob/rob_uop_1_15_ldq_idx &&
  soc1/core/rob/rob_uop_1_15_ldst == soc2/core/rob/rob_uop_1_15_ldst &&
  soc1/core/rob/rob_uop_1_15_ldst_val == soc2/core/rob/rob_uop_1_15_ldst_val &&
  soc1/core/rob/rob_uop_1_15_lrs1 == soc2/core/rob/rob_uop_1_15_lrs1 &&
  soc1/core/rob/rob_uop_1_15_lrs1_rtype == soc2/core/rob/rob_uop_1_15_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_15_lrs2 == soc2/core/rob/rob_uop_1_15_lrs2 &&
  soc1/core/rob/rob_uop_1_15_lrs2_rtype == soc2/core/rob/rob_uop_1_15_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_15_lrs3 == soc2/core/rob/rob_uop_1_15_lrs3 &&
  soc1/core/rob/rob_uop_1_15_mem_cmd == soc2/core/rob/rob_uop_1_15_mem_cmd &&
  soc1/core/rob/rob_uop_1_15_mem_signed == soc2/core/rob/rob_uop_1_15_mem_signed &&
  soc1/core/rob/rob_uop_1_15_mem_size == soc2/core/rob/rob_uop_1_15_mem_size &&
  soc1/core/rob/rob_uop_1_15_pc_lob == soc2/core/rob/rob_uop_1_15_pc_lob &&
  soc1/core/rob/rob_uop_1_15_pdst == soc2/core/rob/rob_uop_1_15_pdst &&
  soc1/core/rob/rob_uop_1_15_prs1 == soc2/core/rob/rob_uop_1_15_prs1 &&
  soc1/core/rob/rob_uop_1_15_prs1_busy == soc2/core/rob/rob_uop_1_15_prs1_busy &&
  soc1/core/rob/rob_uop_1_15_prs2 == soc2/core/rob/rob_uop_1_15_prs2 &&
  soc1/core/rob/rob_uop_1_15_prs2_busy == soc2/core/rob/rob_uop_1_15_prs2_busy &&
  soc1/core/rob/rob_uop_1_15_prs3 == soc2/core/rob/rob_uop_1_15_prs3 &&
  soc1/core/rob/rob_uop_1_15_prs3_busy == soc2/core/rob/rob_uop_1_15_prs3_busy &&
  soc1/core/rob/rob_uop_1_15_rob_idx == soc2/core/rob/rob_uop_1_15_rob_idx &&
  soc1/core/rob/rob_uop_1_15_rxq_idx == soc2/core/rob/rob_uop_1_15_rxq_idx &&
  soc1/core/rob/rob_uop_1_15_stale_pdst == soc2/core/rob/rob_uop_1_15_stale_pdst &&
  soc1/core/rob/rob_uop_1_15_stq_idx == soc2/core/rob/rob_uop_1_15_stq_idx &&
  soc1/core/rob/rob_uop_1_15_taken == soc2/core/rob/rob_uop_1_15_taken &&
  soc1/core/rob/rob_uop_1_15_uopc == soc2/core/rob/rob_uop_1_15_uopc &&
  soc1/core/rob/rob_uop_1_15_uses_ldq == soc2/core/rob/rob_uop_1_15_uses_ldq &&
  soc1/core/rob/rob_uop_1_15_uses_stq == soc2/core/rob/rob_uop_1_15_uses_stq &&
  soc1/core/rob/rob_uop_1_15_xcpt_ae_if == soc2/core/rob/rob_uop_1_15_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_15_xcpt_ma_if == soc2/core/rob/rob_uop_1_15_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_15_xcpt_pf_if == soc2/core/rob/rob_uop_1_15_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_16_bp_debug_if == soc2/core/rob/rob_uop_1_16_bp_debug_if &&
  soc1/core/rob/rob_uop_1_16_bp_xcpt_if == soc2/core/rob/rob_uop_1_16_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_16_br_mask == soc2/core/rob/rob_uop_1_16_br_mask &&
  soc1/core/rob/rob_uop_1_16_br_tag == soc2/core/rob/rob_uop_1_16_br_tag &&
  soc1/core/rob/rob_uop_1_16_bypassable == soc2/core/rob/rob_uop_1_16_bypassable &&
  soc1/core/rob/rob_uop_1_16_csr_addr == soc2/core/rob/rob_uop_1_16_csr_addr &&
  soc1/core/rob/rob_uop_1_16_ctrl_br_type == soc2/core/rob/rob_uop_1_16_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_16_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_16_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_16_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_16_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_16_ctrl_imm_sel == soc2/core/rob/rob_uop_1_16_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_16_ctrl_is_load == soc2/core/rob/rob_uop_1_16_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_16_ctrl_is_sta == soc2/core/rob/rob_uop_1_16_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_16_ctrl_is_std == soc2/core/rob/rob_uop_1_16_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_16_ctrl_op1_sel == soc2/core/rob/rob_uop_1_16_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_16_ctrl_op2_sel == soc2/core/rob/rob_uop_1_16_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_16_ctrl_op_fcn == soc2/core/rob/rob_uop_1_16_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_16_debug_fsrc == soc2/core/rob/rob_uop_1_16_debug_fsrc &&
  soc1/core/rob/rob_uop_1_16_debug_inst == soc2/core/rob/rob_uop_1_16_debug_inst &&
  soc1/core/rob/rob_uop_1_16_debug_pc == soc2/core/rob/rob_uop_1_16_debug_pc &&
  soc1/core/rob/rob_uop_1_16_debug_tsrc == soc2/core/rob/rob_uop_1_16_debug_tsrc &&
  soc1/core/rob/rob_uop_1_16_dst_rtype == soc2/core/rob/rob_uop_1_16_dst_rtype &&
  soc1/core/rob/rob_uop_1_16_edge_inst == soc2/core/rob/rob_uop_1_16_edge_inst &&
  soc1/core/rob/rob_uop_1_16_exc_cause == soc2/core/rob/rob_uop_1_16_exc_cause &&
  soc1/core/rob/rob_uop_1_16_exception == soc2/core/rob/rob_uop_1_16_exception &&
  soc1/core/rob/rob_uop_1_16_flush_on_commit == soc2/core/rob/rob_uop_1_16_flush_on_commit &&
  soc1/core/rob/rob_uop_1_16_fp_single == soc2/core/rob/rob_uop_1_16_fp_single &&
  soc1/core/rob/rob_uop_1_16_fp_val == soc2/core/rob/rob_uop_1_16_fp_val &&
  soc1/core/rob/rob_uop_1_16_frs3_en == soc2/core/rob/rob_uop_1_16_frs3_en &&
  soc1/core/rob/rob_uop_1_16_ftq_idx == soc2/core/rob/rob_uop_1_16_ftq_idx &&
  soc1/core/rob/rob_uop_1_16_fu_code == soc2/core/rob/rob_uop_1_16_fu_code &&
  soc1/core/rob/rob_uop_1_16_imm_packed == soc2/core/rob/rob_uop_1_16_imm_packed &&
  soc1/core/rob/rob_uop_1_16_inst == soc2/core/rob/rob_uop_1_16_inst &&
  soc1/core/rob/rob_uop_1_16_iq_type == soc2/core/rob/rob_uop_1_16_iq_type &&
  soc1/core/rob/rob_uop_1_16_is_amo == soc2/core/rob/rob_uop_1_16_is_amo &&
  soc1/core/rob/rob_uop_1_16_is_br == soc2/core/rob/rob_uop_1_16_is_br &&
  soc1/core/rob/rob_uop_1_16_is_fence == soc2/core/rob/rob_uop_1_16_is_fence &&
  soc1/core/rob/rob_uop_1_16_is_fencei == soc2/core/rob/rob_uop_1_16_is_fencei &&
  soc1/core/rob/rob_uop_1_16_is_jal == soc2/core/rob/rob_uop_1_16_is_jal &&
  soc1/core/rob/rob_uop_1_16_is_jalr == soc2/core/rob/rob_uop_1_16_is_jalr &&
  soc1/core/rob/rob_uop_1_16_is_rvc == soc2/core/rob/rob_uop_1_16_is_rvc &&
  soc1/core/rob/rob_uop_1_16_is_sfb == soc2/core/rob/rob_uop_1_16_is_sfb &&
  soc1/core/rob/rob_uop_1_16_is_sys_pc2epc == soc2/core/rob/rob_uop_1_16_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_16_is_unique == soc2/core/rob/rob_uop_1_16_is_unique &&
  soc1/core/rob/rob_uop_1_16_iw_p1_poisoned == soc2/core/rob/rob_uop_1_16_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_16_iw_p2_poisoned == soc2/core/rob/rob_uop_1_16_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_16_iw_state == soc2/core/rob/rob_uop_1_16_iw_state &&
  soc1/core/rob/rob_uop_1_16_ldq_idx == soc2/core/rob/rob_uop_1_16_ldq_idx &&
  soc1/core/rob/rob_uop_1_16_ldst == soc2/core/rob/rob_uop_1_16_ldst &&
  soc1/core/rob/rob_uop_1_16_ldst_val == soc2/core/rob/rob_uop_1_16_ldst_val &&
  soc1/core/rob/rob_uop_1_16_lrs1 == soc2/core/rob/rob_uop_1_16_lrs1 &&
  soc1/core/rob/rob_uop_1_16_lrs1_rtype == soc2/core/rob/rob_uop_1_16_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_16_lrs2 == soc2/core/rob/rob_uop_1_16_lrs2 &&
  soc1/core/rob/rob_uop_1_16_lrs2_rtype == soc2/core/rob/rob_uop_1_16_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_16_lrs3 == soc2/core/rob/rob_uop_1_16_lrs3 &&
  soc1/core/rob/rob_uop_1_16_mem_cmd == soc2/core/rob/rob_uop_1_16_mem_cmd &&
  soc1/core/rob/rob_uop_1_16_mem_signed == soc2/core/rob/rob_uop_1_16_mem_signed &&
  soc1/core/rob/rob_uop_1_16_mem_size == soc2/core/rob/rob_uop_1_16_mem_size &&
  soc1/core/rob/rob_uop_1_16_pc_lob == soc2/core/rob/rob_uop_1_16_pc_lob &&
  soc1/core/rob/rob_uop_1_16_pdst == soc2/core/rob/rob_uop_1_16_pdst &&
  soc1/core/rob/rob_uop_1_16_prs1 == soc2/core/rob/rob_uop_1_16_prs1 &&
  soc1/core/rob/rob_uop_1_16_prs1_busy == soc2/core/rob/rob_uop_1_16_prs1_busy &&
  soc1/core/rob/rob_uop_1_16_prs2 == soc2/core/rob/rob_uop_1_16_prs2 &&
  soc1/core/rob/rob_uop_1_16_prs2_busy == soc2/core/rob/rob_uop_1_16_prs2_busy &&
  soc1/core/rob/rob_uop_1_16_prs3 == soc2/core/rob/rob_uop_1_16_prs3 &&
  soc1/core/rob/rob_uop_1_16_prs3_busy == soc2/core/rob/rob_uop_1_16_prs3_busy &&
  soc1/core/rob/rob_uop_1_16_rob_idx == soc2/core/rob/rob_uop_1_16_rob_idx &&
  soc1/core/rob/rob_uop_1_16_rxq_idx == soc2/core/rob/rob_uop_1_16_rxq_idx &&
  soc1/core/rob/rob_uop_1_16_stale_pdst == soc2/core/rob/rob_uop_1_16_stale_pdst &&
  soc1/core/rob/rob_uop_1_16_stq_idx == soc2/core/rob/rob_uop_1_16_stq_idx &&
  soc1/core/rob/rob_uop_1_16_taken == soc2/core/rob/rob_uop_1_16_taken &&
  soc1/core/rob/rob_uop_1_16_uopc == soc2/core/rob/rob_uop_1_16_uopc &&
  soc1/core/rob/rob_uop_1_16_uses_ldq == soc2/core/rob/rob_uop_1_16_uses_ldq &&
  soc1/core/rob/rob_uop_1_16_uses_stq == soc2/core/rob/rob_uop_1_16_uses_stq &&
  soc1/core/rob/rob_uop_1_16_xcpt_ae_if == soc2/core/rob/rob_uop_1_16_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_16_xcpt_ma_if == soc2/core/rob/rob_uop_1_16_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_16_xcpt_pf_if == soc2/core/rob/rob_uop_1_16_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_17_bp_debug_if == soc2/core/rob/rob_uop_1_17_bp_debug_if &&
  soc1/core/rob/rob_uop_1_17_bp_xcpt_if == soc2/core/rob/rob_uop_1_17_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_17_br_mask == soc2/core/rob/rob_uop_1_17_br_mask &&
  soc1/core/rob/rob_uop_1_17_br_tag == soc2/core/rob/rob_uop_1_17_br_tag &&
  soc1/core/rob/rob_uop_1_17_bypassable == soc2/core/rob/rob_uop_1_17_bypassable &&
  soc1/core/rob/rob_uop_1_17_csr_addr == soc2/core/rob/rob_uop_1_17_csr_addr &&
  soc1/core/rob/rob_uop_1_17_ctrl_br_type == soc2/core/rob/rob_uop_1_17_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_17_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_17_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_17_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_17_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_17_ctrl_imm_sel == soc2/core/rob/rob_uop_1_17_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_17_ctrl_is_load == soc2/core/rob/rob_uop_1_17_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_17_ctrl_is_sta == soc2/core/rob/rob_uop_1_17_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_17_ctrl_is_std == soc2/core/rob/rob_uop_1_17_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_17_ctrl_op1_sel == soc2/core/rob/rob_uop_1_17_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_17_ctrl_op2_sel == soc2/core/rob/rob_uop_1_17_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_17_ctrl_op_fcn == soc2/core/rob/rob_uop_1_17_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_17_debug_fsrc == soc2/core/rob/rob_uop_1_17_debug_fsrc &&
  soc1/core/rob/rob_uop_1_17_debug_inst == soc2/core/rob/rob_uop_1_17_debug_inst &&
  soc1/core/rob/rob_uop_1_17_debug_pc == soc2/core/rob/rob_uop_1_17_debug_pc &&
  soc1/core/rob/rob_uop_1_17_debug_tsrc == soc2/core/rob/rob_uop_1_17_debug_tsrc &&
  soc1/core/rob/rob_uop_1_17_dst_rtype == soc2/core/rob/rob_uop_1_17_dst_rtype &&
  soc1/core/rob/rob_uop_1_17_edge_inst == soc2/core/rob/rob_uop_1_17_edge_inst &&
  soc1/core/rob/rob_uop_1_17_exc_cause == soc2/core/rob/rob_uop_1_17_exc_cause &&
  soc1/core/rob/rob_uop_1_17_exception == soc2/core/rob/rob_uop_1_17_exception &&
  soc1/core/rob/rob_uop_1_17_flush_on_commit == soc2/core/rob/rob_uop_1_17_flush_on_commit &&
  soc1/core/rob/rob_uop_1_17_fp_single == soc2/core/rob/rob_uop_1_17_fp_single &&
  soc1/core/rob/rob_uop_1_17_fp_val == soc2/core/rob/rob_uop_1_17_fp_val &&
  soc1/core/rob/rob_uop_1_17_frs3_en == soc2/core/rob/rob_uop_1_17_frs3_en &&
  soc1/core/rob/rob_uop_1_17_ftq_idx == soc2/core/rob/rob_uop_1_17_ftq_idx &&
  soc1/core/rob/rob_uop_1_17_fu_code == soc2/core/rob/rob_uop_1_17_fu_code &&
  soc1/core/rob/rob_uop_1_17_imm_packed == soc2/core/rob/rob_uop_1_17_imm_packed &&
  soc1/core/rob/rob_uop_1_17_inst == soc2/core/rob/rob_uop_1_17_inst &&
  soc1/core/rob/rob_uop_1_17_iq_type == soc2/core/rob/rob_uop_1_17_iq_type &&
  soc1/core/rob/rob_uop_1_17_is_amo == soc2/core/rob/rob_uop_1_17_is_amo &&
  soc1/core/rob/rob_uop_1_17_is_br == soc2/core/rob/rob_uop_1_17_is_br &&
  soc1/core/rob/rob_uop_1_17_is_fence == soc2/core/rob/rob_uop_1_17_is_fence &&
  soc1/core/rob/rob_uop_1_17_is_fencei == soc2/core/rob/rob_uop_1_17_is_fencei &&
  soc1/core/rob/rob_uop_1_17_is_jal == soc2/core/rob/rob_uop_1_17_is_jal &&
  soc1/core/rob/rob_uop_1_17_is_jalr == soc2/core/rob/rob_uop_1_17_is_jalr &&
  soc1/core/rob/rob_uop_1_17_is_rvc == soc2/core/rob/rob_uop_1_17_is_rvc &&
  soc1/core/rob/rob_uop_1_17_is_sfb == soc2/core/rob/rob_uop_1_17_is_sfb &&
  soc1/core/rob/rob_uop_1_17_is_sys_pc2epc == soc2/core/rob/rob_uop_1_17_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_17_is_unique == soc2/core/rob/rob_uop_1_17_is_unique &&
  soc1/core/rob/rob_uop_1_17_iw_p1_poisoned == soc2/core/rob/rob_uop_1_17_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_17_iw_p2_poisoned == soc2/core/rob/rob_uop_1_17_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_17_iw_state == soc2/core/rob/rob_uop_1_17_iw_state &&
  soc1/core/rob/rob_uop_1_17_ldq_idx == soc2/core/rob/rob_uop_1_17_ldq_idx &&
  soc1/core/rob/rob_uop_1_17_ldst == soc2/core/rob/rob_uop_1_17_ldst &&
  soc1/core/rob/rob_uop_1_17_ldst_val == soc2/core/rob/rob_uop_1_17_ldst_val &&
  soc1/core/rob/rob_uop_1_17_lrs1 == soc2/core/rob/rob_uop_1_17_lrs1 &&
  soc1/core/rob/rob_uop_1_17_lrs1_rtype == soc2/core/rob/rob_uop_1_17_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_17_lrs2 == soc2/core/rob/rob_uop_1_17_lrs2 &&
  soc1/core/rob/rob_uop_1_17_lrs2_rtype == soc2/core/rob/rob_uop_1_17_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_17_lrs3 == soc2/core/rob/rob_uop_1_17_lrs3 &&
  soc1/core/rob/rob_uop_1_17_mem_cmd == soc2/core/rob/rob_uop_1_17_mem_cmd &&
  soc1/core/rob/rob_uop_1_17_mem_signed == soc2/core/rob/rob_uop_1_17_mem_signed &&
  soc1/core/rob/rob_uop_1_17_mem_size == soc2/core/rob/rob_uop_1_17_mem_size &&
  soc1/core/rob/rob_uop_1_17_pc_lob == soc2/core/rob/rob_uop_1_17_pc_lob &&
  soc1/core/rob/rob_uop_1_17_pdst == soc2/core/rob/rob_uop_1_17_pdst &&
  soc1/core/rob/rob_uop_1_17_prs1 == soc2/core/rob/rob_uop_1_17_prs1 &&
  soc1/core/rob/rob_uop_1_17_prs1_busy == soc2/core/rob/rob_uop_1_17_prs1_busy &&
  soc1/core/rob/rob_uop_1_17_prs2 == soc2/core/rob/rob_uop_1_17_prs2 &&
  soc1/core/rob/rob_uop_1_17_prs2_busy == soc2/core/rob/rob_uop_1_17_prs2_busy &&
  soc1/core/rob/rob_uop_1_17_prs3 == soc2/core/rob/rob_uop_1_17_prs3 &&
  soc1/core/rob/rob_uop_1_17_prs3_busy == soc2/core/rob/rob_uop_1_17_prs3_busy &&
  soc1/core/rob/rob_uop_1_17_rob_idx == soc2/core/rob/rob_uop_1_17_rob_idx &&
  soc1/core/rob/rob_uop_1_17_rxq_idx == soc2/core/rob/rob_uop_1_17_rxq_idx &&
  soc1/core/rob/rob_uop_1_17_stale_pdst == soc2/core/rob/rob_uop_1_17_stale_pdst &&
  soc1/core/rob/rob_uop_1_17_stq_idx == soc2/core/rob/rob_uop_1_17_stq_idx &&
  soc1/core/rob/rob_uop_1_17_taken == soc2/core/rob/rob_uop_1_17_taken &&
  soc1/core/rob/rob_uop_1_17_uopc == soc2/core/rob/rob_uop_1_17_uopc &&
  soc1/core/rob/rob_uop_1_17_uses_ldq == soc2/core/rob/rob_uop_1_17_uses_ldq &&
  soc1/core/rob/rob_uop_1_17_uses_stq == soc2/core/rob/rob_uop_1_17_uses_stq &&
  soc1/core/rob/rob_uop_1_17_xcpt_ae_if == soc2/core/rob/rob_uop_1_17_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_17_xcpt_ma_if == soc2/core/rob/rob_uop_1_17_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_17_xcpt_pf_if == soc2/core/rob/rob_uop_1_17_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_18_bp_debug_if == soc2/core/rob/rob_uop_1_18_bp_debug_if &&
  soc1/core/rob/rob_uop_1_18_bp_xcpt_if == soc2/core/rob/rob_uop_1_18_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_18_br_mask == soc2/core/rob/rob_uop_1_18_br_mask &&
  soc1/core/rob/rob_uop_1_18_br_tag == soc2/core/rob/rob_uop_1_18_br_tag &&
  soc1/core/rob/rob_uop_1_18_bypassable == soc2/core/rob/rob_uop_1_18_bypassable &&
  soc1/core/rob/rob_uop_1_18_csr_addr == soc2/core/rob/rob_uop_1_18_csr_addr &&
  soc1/core/rob/rob_uop_1_18_ctrl_br_type == soc2/core/rob/rob_uop_1_18_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_18_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_18_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_18_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_18_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_18_ctrl_imm_sel == soc2/core/rob/rob_uop_1_18_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_18_ctrl_is_load == soc2/core/rob/rob_uop_1_18_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_18_ctrl_is_sta == soc2/core/rob/rob_uop_1_18_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_18_ctrl_is_std == soc2/core/rob/rob_uop_1_18_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_18_ctrl_op1_sel == soc2/core/rob/rob_uop_1_18_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_18_ctrl_op2_sel == soc2/core/rob/rob_uop_1_18_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_18_ctrl_op_fcn == soc2/core/rob/rob_uop_1_18_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_18_debug_fsrc == soc2/core/rob/rob_uop_1_18_debug_fsrc &&
  soc1/core/rob/rob_uop_1_18_debug_inst == soc2/core/rob/rob_uop_1_18_debug_inst &&
  soc1/core/rob/rob_uop_1_18_debug_pc == soc2/core/rob/rob_uop_1_18_debug_pc &&
  soc1/core/rob/rob_uop_1_18_debug_tsrc == soc2/core/rob/rob_uop_1_18_debug_tsrc &&
  soc1/core/rob/rob_uop_1_18_dst_rtype == soc2/core/rob/rob_uop_1_18_dst_rtype &&
  soc1/core/rob/rob_uop_1_18_edge_inst == soc2/core/rob/rob_uop_1_18_edge_inst &&
  soc1/core/rob/rob_uop_1_18_exc_cause == soc2/core/rob/rob_uop_1_18_exc_cause &&
  soc1/core/rob/rob_uop_1_18_exception == soc2/core/rob/rob_uop_1_18_exception &&
  soc1/core/rob/rob_uop_1_18_flush_on_commit == soc2/core/rob/rob_uop_1_18_flush_on_commit &&
  soc1/core/rob/rob_uop_1_18_fp_single == soc2/core/rob/rob_uop_1_18_fp_single &&
  soc1/core/rob/rob_uop_1_18_fp_val == soc2/core/rob/rob_uop_1_18_fp_val &&
  soc1/core/rob/rob_uop_1_18_frs3_en == soc2/core/rob/rob_uop_1_18_frs3_en &&
  soc1/core/rob/rob_uop_1_18_ftq_idx == soc2/core/rob/rob_uop_1_18_ftq_idx &&
  soc1/core/rob/rob_uop_1_18_fu_code == soc2/core/rob/rob_uop_1_18_fu_code &&
  soc1/core/rob/rob_uop_1_18_imm_packed == soc2/core/rob/rob_uop_1_18_imm_packed &&
  soc1/core/rob/rob_uop_1_18_inst == soc2/core/rob/rob_uop_1_18_inst &&
  soc1/core/rob/rob_uop_1_18_iq_type == soc2/core/rob/rob_uop_1_18_iq_type &&
  soc1/core/rob/rob_uop_1_18_is_amo == soc2/core/rob/rob_uop_1_18_is_amo &&
  soc1/core/rob/rob_uop_1_18_is_br == soc2/core/rob/rob_uop_1_18_is_br &&
  soc1/core/rob/rob_uop_1_18_is_fence == soc2/core/rob/rob_uop_1_18_is_fence &&
  soc1/core/rob/rob_uop_1_18_is_fencei == soc2/core/rob/rob_uop_1_18_is_fencei &&
  soc1/core/rob/rob_uop_1_18_is_jal == soc2/core/rob/rob_uop_1_18_is_jal &&
  soc1/core/rob/rob_uop_1_18_is_jalr == soc2/core/rob/rob_uop_1_18_is_jalr &&
  soc1/core/rob/rob_uop_1_18_is_rvc == soc2/core/rob/rob_uop_1_18_is_rvc &&
  soc1/core/rob/rob_uop_1_18_is_sfb == soc2/core/rob/rob_uop_1_18_is_sfb &&
  soc1/core/rob/rob_uop_1_18_is_sys_pc2epc == soc2/core/rob/rob_uop_1_18_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_18_is_unique == soc2/core/rob/rob_uop_1_18_is_unique &&
  soc1/core/rob/rob_uop_1_18_iw_p1_poisoned == soc2/core/rob/rob_uop_1_18_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_18_iw_p2_poisoned == soc2/core/rob/rob_uop_1_18_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_18_iw_state == soc2/core/rob/rob_uop_1_18_iw_state &&
  soc1/core/rob/rob_uop_1_18_ldq_idx == soc2/core/rob/rob_uop_1_18_ldq_idx &&
  soc1/core/rob/rob_uop_1_18_ldst == soc2/core/rob/rob_uop_1_18_ldst &&
  soc1/core/rob/rob_uop_1_18_ldst_val == soc2/core/rob/rob_uop_1_18_ldst_val &&
  soc1/core/rob/rob_uop_1_18_lrs1 == soc2/core/rob/rob_uop_1_18_lrs1 &&
  soc1/core/rob/rob_uop_1_18_lrs1_rtype == soc2/core/rob/rob_uop_1_18_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_18_lrs2 == soc2/core/rob/rob_uop_1_18_lrs2 &&
  soc1/core/rob/rob_uop_1_18_lrs2_rtype == soc2/core/rob/rob_uop_1_18_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_18_lrs3 == soc2/core/rob/rob_uop_1_18_lrs3 &&
  soc1/core/rob/rob_uop_1_18_mem_cmd == soc2/core/rob/rob_uop_1_18_mem_cmd &&
  soc1/core/rob/rob_uop_1_18_mem_signed == soc2/core/rob/rob_uop_1_18_mem_signed &&
  soc1/core/rob/rob_uop_1_18_mem_size == soc2/core/rob/rob_uop_1_18_mem_size &&
  soc1/core/rob/rob_uop_1_18_pc_lob == soc2/core/rob/rob_uop_1_18_pc_lob &&
  soc1/core/rob/rob_uop_1_18_pdst == soc2/core/rob/rob_uop_1_18_pdst &&
  soc1/core/rob/rob_uop_1_18_prs1 == soc2/core/rob/rob_uop_1_18_prs1 &&
  soc1/core/rob/rob_uop_1_18_prs1_busy == soc2/core/rob/rob_uop_1_18_prs1_busy &&
  soc1/core/rob/rob_uop_1_18_prs2 == soc2/core/rob/rob_uop_1_18_prs2 &&
  soc1/core/rob/rob_uop_1_18_prs2_busy == soc2/core/rob/rob_uop_1_18_prs2_busy &&
  soc1/core/rob/rob_uop_1_18_prs3 == soc2/core/rob/rob_uop_1_18_prs3 &&
  soc1/core/rob/rob_uop_1_18_prs3_busy == soc2/core/rob/rob_uop_1_18_prs3_busy &&
  soc1/core/rob/rob_uop_1_18_rob_idx == soc2/core/rob/rob_uop_1_18_rob_idx &&
  soc1/core/rob/rob_uop_1_18_rxq_idx == soc2/core/rob/rob_uop_1_18_rxq_idx &&
  soc1/core/rob/rob_uop_1_18_stale_pdst == soc2/core/rob/rob_uop_1_18_stale_pdst &&
  soc1/core/rob/rob_uop_1_18_stq_idx == soc2/core/rob/rob_uop_1_18_stq_idx &&
  soc1/core/rob/rob_uop_1_18_taken == soc2/core/rob/rob_uop_1_18_taken &&
  soc1/core/rob/rob_uop_1_18_uopc == soc2/core/rob/rob_uop_1_18_uopc &&
  soc1/core/rob/rob_uop_1_18_uses_ldq == soc2/core/rob/rob_uop_1_18_uses_ldq &&
  soc1/core/rob/rob_uop_1_18_uses_stq == soc2/core/rob/rob_uop_1_18_uses_stq &&
  soc1/core/rob/rob_uop_1_18_xcpt_ae_if == soc2/core/rob/rob_uop_1_18_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_18_xcpt_ma_if == soc2/core/rob/rob_uop_1_18_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_18_xcpt_pf_if == soc2/core/rob/rob_uop_1_18_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_19_bp_debug_if == soc2/core/rob/rob_uop_1_19_bp_debug_if &&
  soc1/core/rob/rob_uop_1_19_bp_xcpt_if == soc2/core/rob/rob_uop_1_19_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_19_br_mask == soc2/core/rob/rob_uop_1_19_br_mask &&
  soc1/core/rob/rob_uop_1_19_br_tag == soc2/core/rob/rob_uop_1_19_br_tag &&
  soc1/core/rob/rob_uop_1_19_bypassable == soc2/core/rob/rob_uop_1_19_bypassable &&
  soc1/core/rob/rob_uop_1_19_csr_addr == soc2/core/rob/rob_uop_1_19_csr_addr &&
  soc1/core/rob/rob_uop_1_19_ctrl_br_type == soc2/core/rob/rob_uop_1_19_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_19_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_19_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_19_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_19_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_19_ctrl_imm_sel == soc2/core/rob/rob_uop_1_19_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_19_ctrl_is_load == soc2/core/rob/rob_uop_1_19_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_19_ctrl_is_sta == soc2/core/rob/rob_uop_1_19_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_19_ctrl_is_std == soc2/core/rob/rob_uop_1_19_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_19_ctrl_op1_sel == soc2/core/rob/rob_uop_1_19_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_19_ctrl_op2_sel == soc2/core/rob/rob_uop_1_19_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_19_ctrl_op_fcn == soc2/core/rob/rob_uop_1_19_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_19_debug_fsrc == soc2/core/rob/rob_uop_1_19_debug_fsrc &&
  soc1/core/rob/rob_uop_1_19_debug_inst == soc2/core/rob/rob_uop_1_19_debug_inst &&
  soc1/core/rob/rob_uop_1_19_debug_pc == soc2/core/rob/rob_uop_1_19_debug_pc &&
  soc1/core/rob/rob_uop_1_19_debug_tsrc == soc2/core/rob/rob_uop_1_19_debug_tsrc &&
  soc1/core/rob/rob_uop_1_19_dst_rtype == soc2/core/rob/rob_uop_1_19_dst_rtype &&
  soc1/core/rob/rob_uop_1_19_edge_inst == soc2/core/rob/rob_uop_1_19_edge_inst &&
  soc1/core/rob/rob_uop_1_19_exc_cause == soc2/core/rob/rob_uop_1_19_exc_cause &&
  soc1/core/rob/rob_uop_1_19_exception == soc2/core/rob/rob_uop_1_19_exception &&
  soc1/core/rob/rob_uop_1_19_flush_on_commit == soc2/core/rob/rob_uop_1_19_flush_on_commit &&
  soc1/core/rob/rob_uop_1_19_fp_single == soc2/core/rob/rob_uop_1_19_fp_single &&
  soc1/core/rob/rob_uop_1_19_fp_val == soc2/core/rob/rob_uop_1_19_fp_val &&
  soc1/core/rob/rob_uop_1_19_frs3_en == soc2/core/rob/rob_uop_1_19_frs3_en &&
  soc1/core/rob/rob_uop_1_19_ftq_idx == soc2/core/rob/rob_uop_1_19_ftq_idx &&
  soc1/core/rob/rob_uop_1_19_fu_code == soc2/core/rob/rob_uop_1_19_fu_code &&
  soc1/core/rob/rob_uop_1_19_imm_packed == soc2/core/rob/rob_uop_1_19_imm_packed &&
  soc1/core/rob/rob_uop_1_19_inst == soc2/core/rob/rob_uop_1_19_inst &&
  soc1/core/rob/rob_uop_1_19_iq_type == soc2/core/rob/rob_uop_1_19_iq_type &&
  soc1/core/rob/rob_uop_1_19_is_amo == soc2/core/rob/rob_uop_1_19_is_amo &&
  soc1/core/rob/rob_uop_1_19_is_br == soc2/core/rob/rob_uop_1_19_is_br &&
  soc1/core/rob/rob_uop_1_19_is_fence == soc2/core/rob/rob_uop_1_19_is_fence &&
  soc1/core/rob/rob_uop_1_19_is_fencei == soc2/core/rob/rob_uop_1_19_is_fencei &&
  soc1/core/rob/rob_uop_1_19_is_jal == soc2/core/rob/rob_uop_1_19_is_jal &&
  soc1/core/rob/rob_uop_1_19_is_jalr == soc2/core/rob/rob_uop_1_19_is_jalr &&
  soc1/core/rob/rob_uop_1_19_is_rvc == soc2/core/rob/rob_uop_1_19_is_rvc &&
  soc1/core/rob/rob_uop_1_19_is_sfb == soc2/core/rob/rob_uop_1_19_is_sfb &&
  soc1/core/rob/rob_uop_1_19_is_sys_pc2epc == soc2/core/rob/rob_uop_1_19_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_19_is_unique == soc2/core/rob/rob_uop_1_19_is_unique &&
  soc1/core/rob/rob_uop_1_19_iw_p1_poisoned == soc2/core/rob/rob_uop_1_19_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_19_iw_p2_poisoned == soc2/core/rob/rob_uop_1_19_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_19_iw_state == soc2/core/rob/rob_uop_1_19_iw_state &&
  soc1/core/rob/rob_uop_1_19_ldq_idx == soc2/core/rob/rob_uop_1_19_ldq_idx &&
  soc1/core/rob/rob_uop_1_19_ldst == soc2/core/rob/rob_uop_1_19_ldst &&
  soc1/core/rob/rob_uop_1_19_ldst_val == soc2/core/rob/rob_uop_1_19_ldst_val &&
  soc1/core/rob/rob_uop_1_19_lrs1 == soc2/core/rob/rob_uop_1_19_lrs1 &&
  soc1/core/rob/rob_uop_1_19_lrs1_rtype == soc2/core/rob/rob_uop_1_19_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_19_lrs2 == soc2/core/rob/rob_uop_1_19_lrs2 &&
  soc1/core/rob/rob_uop_1_19_lrs2_rtype == soc2/core/rob/rob_uop_1_19_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_19_lrs3 == soc2/core/rob/rob_uop_1_19_lrs3 &&
  soc1/core/rob/rob_uop_1_19_mem_cmd == soc2/core/rob/rob_uop_1_19_mem_cmd &&
  soc1/core/rob/rob_uop_1_19_mem_signed == soc2/core/rob/rob_uop_1_19_mem_signed &&
  soc1/core/rob/rob_uop_1_19_mem_size == soc2/core/rob/rob_uop_1_19_mem_size &&
  soc1/core/rob/rob_uop_1_19_pc_lob == soc2/core/rob/rob_uop_1_19_pc_lob &&
  soc1/core/rob/rob_uop_1_19_pdst == soc2/core/rob/rob_uop_1_19_pdst &&
  soc1/core/rob/rob_uop_1_19_prs1 == soc2/core/rob/rob_uop_1_19_prs1 &&
  soc1/core/rob/rob_uop_1_19_prs1_busy == soc2/core/rob/rob_uop_1_19_prs1_busy &&
  soc1/core/rob/rob_uop_1_19_prs2 == soc2/core/rob/rob_uop_1_19_prs2 &&
  soc1/core/rob/rob_uop_1_19_prs2_busy == soc2/core/rob/rob_uop_1_19_prs2_busy &&
  soc1/core/rob/rob_uop_1_19_prs3 == soc2/core/rob/rob_uop_1_19_prs3 &&
  soc1/core/rob/rob_uop_1_19_prs3_busy == soc2/core/rob/rob_uop_1_19_prs3_busy &&
  soc1/core/rob/rob_uop_1_19_rob_idx == soc2/core/rob/rob_uop_1_19_rob_idx &&
  soc1/core/rob/rob_uop_1_19_rxq_idx == soc2/core/rob/rob_uop_1_19_rxq_idx &&
  soc1/core/rob/rob_uop_1_19_stale_pdst == soc2/core/rob/rob_uop_1_19_stale_pdst &&
  soc1/core/rob/rob_uop_1_19_stq_idx == soc2/core/rob/rob_uop_1_19_stq_idx &&
  soc1/core/rob/rob_uop_1_19_taken == soc2/core/rob/rob_uop_1_19_taken &&
  soc1/core/rob/rob_uop_1_19_uopc == soc2/core/rob/rob_uop_1_19_uopc &&
  soc1/core/rob/rob_uop_1_19_uses_ldq == soc2/core/rob/rob_uop_1_19_uses_ldq &&
  soc1/core/rob/rob_uop_1_19_uses_stq == soc2/core/rob/rob_uop_1_19_uses_stq &&
  soc1/core/rob/rob_uop_1_19_xcpt_ae_if == soc2/core/rob/rob_uop_1_19_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_19_xcpt_ma_if == soc2/core/rob/rob_uop_1_19_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_19_xcpt_pf_if == soc2/core/rob/rob_uop_1_19_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_1_bp_debug_if == soc2/core/rob/rob_uop_1_1_bp_debug_if &&
  soc1/core/rob/rob_uop_1_1_bp_xcpt_if == soc2/core/rob/rob_uop_1_1_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_1_br_mask == soc2/core/rob/rob_uop_1_1_br_mask &&
  soc1/core/rob/rob_uop_1_1_br_tag == soc2/core/rob/rob_uop_1_1_br_tag &&
  soc1/core/rob/rob_uop_1_1_bypassable == soc2/core/rob/rob_uop_1_1_bypassable &&
  soc1/core/rob/rob_uop_1_1_csr_addr == soc2/core/rob/rob_uop_1_1_csr_addr &&
  soc1/core/rob/rob_uop_1_1_ctrl_br_type == soc2/core/rob/rob_uop_1_1_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_1_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_1_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_1_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_1_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_1_ctrl_imm_sel == soc2/core/rob/rob_uop_1_1_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_1_ctrl_is_load == soc2/core/rob/rob_uop_1_1_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_1_ctrl_is_sta == soc2/core/rob/rob_uop_1_1_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_1_ctrl_is_std == soc2/core/rob/rob_uop_1_1_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_1_ctrl_op1_sel == soc2/core/rob/rob_uop_1_1_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_1_ctrl_op2_sel == soc2/core/rob/rob_uop_1_1_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_1_ctrl_op_fcn == soc2/core/rob/rob_uop_1_1_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_1_debug_fsrc == soc2/core/rob/rob_uop_1_1_debug_fsrc &&
  soc1/core/rob/rob_uop_1_1_debug_inst == soc2/core/rob/rob_uop_1_1_debug_inst &&
  soc1/core/rob/rob_uop_1_1_debug_pc == soc2/core/rob/rob_uop_1_1_debug_pc &&
  soc1/core/rob/rob_uop_1_1_debug_tsrc == soc2/core/rob/rob_uop_1_1_debug_tsrc &&
  soc1/core/rob/rob_uop_1_1_dst_rtype == soc2/core/rob/rob_uop_1_1_dst_rtype &&
  soc1/core/rob/rob_uop_1_1_edge_inst == soc2/core/rob/rob_uop_1_1_edge_inst &&
  soc1/core/rob/rob_uop_1_1_exc_cause == soc2/core/rob/rob_uop_1_1_exc_cause &&
  soc1/core/rob/rob_uop_1_1_exception == soc2/core/rob/rob_uop_1_1_exception &&
  soc1/core/rob/rob_uop_1_1_flush_on_commit == soc2/core/rob/rob_uop_1_1_flush_on_commit &&
  soc1/core/rob/rob_uop_1_1_fp_single == soc2/core/rob/rob_uop_1_1_fp_single &&
  soc1/core/rob/rob_uop_1_1_fp_val == soc2/core/rob/rob_uop_1_1_fp_val &&
  soc1/core/rob/rob_uop_1_1_frs3_en == soc2/core/rob/rob_uop_1_1_frs3_en &&
  soc1/core/rob/rob_uop_1_1_ftq_idx == soc2/core/rob/rob_uop_1_1_ftq_idx &&
  soc1/core/rob/rob_uop_1_1_fu_code == soc2/core/rob/rob_uop_1_1_fu_code &&
  soc1/core/rob/rob_uop_1_1_imm_packed == soc2/core/rob/rob_uop_1_1_imm_packed &&
  soc1/core/rob/rob_uop_1_1_inst == soc2/core/rob/rob_uop_1_1_inst &&
  soc1/core/rob/rob_uop_1_1_iq_type == soc2/core/rob/rob_uop_1_1_iq_type &&
  soc1/core/rob/rob_uop_1_1_is_amo == soc2/core/rob/rob_uop_1_1_is_amo &&
  soc1/core/rob/rob_uop_1_1_is_br == soc2/core/rob/rob_uop_1_1_is_br &&
  soc1/core/rob/rob_uop_1_1_is_fence == soc2/core/rob/rob_uop_1_1_is_fence &&
  soc1/core/rob/rob_uop_1_1_is_fencei == soc2/core/rob/rob_uop_1_1_is_fencei &&
  soc1/core/rob/rob_uop_1_1_is_jal == soc2/core/rob/rob_uop_1_1_is_jal &&
  soc1/core/rob/rob_uop_1_1_is_jalr == soc2/core/rob/rob_uop_1_1_is_jalr &&
  soc1/core/rob/rob_uop_1_1_is_rvc == soc2/core/rob/rob_uop_1_1_is_rvc &&
  soc1/core/rob/rob_uop_1_1_is_sfb == soc2/core/rob/rob_uop_1_1_is_sfb &&
  soc1/core/rob/rob_uop_1_1_is_sys_pc2epc == soc2/core/rob/rob_uop_1_1_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_1_is_unique == soc2/core/rob/rob_uop_1_1_is_unique &&
  soc1/core/rob/rob_uop_1_1_iw_p1_poisoned == soc2/core/rob/rob_uop_1_1_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_1_iw_p2_poisoned == soc2/core/rob/rob_uop_1_1_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_1_iw_state == soc2/core/rob/rob_uop_1_1_iw_state &&
  soc1/core/rob/rob_uop_1_1_ldq_idx == soc2/core/rob/rob_uop_1_1_ldq_idx &&
  soc1/core/rob/rob_uop_1_1_ldst == soc2/core/rob/rob_uop_1_1_ldst &&
  soc1/core/rob/rob_uop_1_1_ldst_val == soc2/core/rob/rob_uop_1_1_ldst_val &&
  soc1/core/rob/rob_uop_1_1_lrs1 == soc2/core/rob/rob_uop_1_1_lrs1 &&
  soc1/core/rob/rob_uop_1_1_lrs1_rtype == soc2/core/rob/rob_uop_1_1_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_1_lrs2 == soc2/core/rob/rob_uop_1_1_lrs2 &&
  soc1/core/rob/rob_uop_1_1_lrs2_rtype == soc2/core/rob/rob_uop_1_1_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_1_lrs3 == soc2/core/rob/rob_uop_1_1_lrs3 &&
  soc1/core/rob/rob_uop_1_1_mem_cmd == soc2/core/rob/rob_uop_1_1_mem_cmd &&
  soc1/core/rob/rob_uop_1_1_mem_signed == soc2/core/rob/rob_uop_1_1_mem_signed &&
  soc1/core/rob/rob_uop_1_1_mem_size == soc2/core/rob/rob_uop_1_1_mem_size &&
  soc1/core/rob/rob_uop_1_1_pc_lob == soc2/core/rob/rob_uop_1_1_pc_lob &&
  soc1/core/rob/rob_uop_1_1_pdst == soc2/core/rob/rob_uop_1_1_pdst &&
  soc1/core/rob/rob_uop_1_1_prs1 == soc2/core/rob/rob_uop_1_1_prs1 &&
  soc1/core/rob/rob_uop_1_1_prs1_busy == soc2/core/rob/rob_uop_1_1_prs1_busy &&
  soc1/core/rob/rob_uop_1_1_prs2 == soc2/core/rob/rob_uop_1_1_prs2 &&
  soc1/core/rob/rob_uop_1_1_prs2_busy == soc2/core/rob/rob_uop_1_1_prs2_busy &&
  soc1/core/rob/rob_uop_1_1_prs3 == soc2/core/rob/rob_uop_1_1_prs3 &&
  soc1/core/rob/rob_uop_1_1_prs3_busy == soc2/core/rob/rob_uop_1_1_prs3_busy &&
  soc1/core/rob/rob_uop_1_1_rob_idx == soc2/core/rob/rob_uop_1_1_rob_idx &&
  soc1/core/rob/rob_uop_1_1_rxq_idx == soc2/core/rob/rob_uop_1_1_rxq_idx &&
  soc1/core/rob/rob_uop_1_1_stale_pdst == soc2/core/rob/rob_uop_1_1_stale_pdst &&
  soc1/core/rob/rob_uop_1_1_stq_idx == soc2/core/rob/rob_uop_1_1_stq_idx &&
  soc1/core/rob/rob_uop_1_1_taken == soc2/core/rob/rob_uop_1_1_taken &&
  soc1/core/rob/rob_uop_1_1_uopc == soc2/core/rob/rob_uop_1_1_uopc &&
  soc1/core/rob/rob_uop_1_1_uses_ldq == soc2/core/rob/rob_uop_1_1_uses_ldq &&
  soc1/core/rob/rob_uop_1_1_uses_stq == soc2/core/rob/rob_uop_1_1_uses_stq &&
  soc1/core/rob/rob_uop_1_1_xcpt_ae_if == soc2/core/rob/rob_uop_1_1_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_1_xcpt_ma_if == soc2/core/rob/rob_uop_1_1_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_1_xcpt_pf_if == soc2/core/rob/rob_uop_1_1_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_20_bp_debug_if == soc2/core/rob/rob_uop_1_20_bp_debug_if &&
  soc1/core/rob/rob_uop_1_20_bp_xcpt_if == soc2/core/rob/rob_uop_1_20_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_20_br_mask == soc2/core/rob/rob_uop_1_20_br_mask &&
  soc1/core/rob/rob_uop_1_20_br_tag == soc2/core/rob/rob_uop_1_20_br_tag &&
  soc1/core/rob/rob_uop_1_20_bypassable == soc2/core/rob/rob_uop_1_20_bypassable &&
  soc1/core/rob/rob_uop_1_20_csr_addr == soc2/core/rob/rob_uop_1_20_csr_addr &&
  soc1/core/rob/rob_uop_1_20_ctrl_br_type == soc2/core/rob/rob_uop_1_20_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_20_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_20_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_20_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_20_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_20_ctrl_imm_sel == soc2/core/rob/rob_uop_1_20_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_20_ctrl_is_load == soc2/core/rob/rob_uop_1_20_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_20_ctrl_is_sta == soc2/core/rob/rob_uop_1_20_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_20_ctrl_is_std == soc2/core/rob/rob_uop_1_20_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_20_ctrl_op1_sel == soc2/core/rob/rob_uop_1_20_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_20_ctrl_op2_sel == soc2/core/rob/rob_uop_1_20_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_20_ctrl_op_fcn == soc2/core/rob/rob_uop_1_20_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_20_debug_fsrc == soc2/core/rob/rob_uop_1_20_debug_fsrc &&
  soc1/core/rob/rob_uop_1_20_debug_inst == soc2/core/rob/rob_uop_1_20_debug_inst &&
  soc1/core/rob/rob_uop_1_20_debug_pc == soc2/core/rob/rob_uop_1_20_debug_pc &&
  soc1/core/rob/rob_uop_1_20_debug_tsrc == soc2/core/rob/rob_uop_1_20_debug_tsrc &&
  soc1/core/rob/rob_uop_1_20_dst_rtype == soc2/core/rob/rob_uop_1_20_dst_rtype &&
  soc1/core/rob/rob_uop_1_20_edge_inst == soc2/core/rob/rob_uop_1_20_edge_inst &&
  soc1/core/rob/rob_uop_1_20_exc_cause == soc2/core/rob/rob_uop_1_20_exc_cause &&
  soc1/core/rob/rob_uop_1_20_exception == soc2/core/rob/rob_uop_1_20_exception &&
  soc1/core/rob/rob_uop_1_20_flush_on_commit == soc2/core/rob/rob_uop_1_20_flush_on_commit &&
  soc1/core/rob/rob_uop_1_20_fp_single == soc2/core/rob/rob_uop_1_20_fp_single &&
  soc1/core/rob/rob_uop_1_20_fp_val == soc2/core/rob/rob_uop_1_20_fp_val &&
  soc1/core/rob/rob_uop_1_20_frs3_en == soc2/core/rob/rob_uop_1_20_frs3_en &&
  soc1/core/rob/rob_uop_1_20_ftq_idx == soc2/core/rob/rob_uop_1_20_ftq_idx &&
  soc1/core/rob/rob_uop_1_20_fu_code == soc2/core/rob/rob_uop_1_20_fu_code &&
  soc1/core/rob/rob_uop_1_20_imm_packed == soc2/core/rob/rob_uop_1_20_imm_packed &&
  soc1/core/rob/rob_uop_1_20_inst == soc2/core/rob/rob_uop_1_20_inst &&
  soc1/core/rob/rob_uop_1_20_iq_type == soc2/core/rob/rob_uop_1_20_iq_type &&
  soc1/core/rob/rob_uop_1_20_is_amo == soc2/core/rob/rob_uop_1_20_is_amo &&
  soc1/core/rob/rob_uop_1_20_is_br == soc2/core/rob/rob_uop_1_20_is_br &&
  soc1/core/rob/rob_uop_1_20_is_fence == soc2/core/rob/rob_uop_1_20_is_fence &&
  soc1/core/rob/rob_uop_1_20_is_fencei == soc2/core/rob/rob_uop_1_20_is_fencei &&
  soc1/core/rob/rob_uop_1_20_is_jal == soc2/core/rob/rob_uop_1_20_is_jal &&
  soc1/core/rob/rob_uop_1_20_is_jalr == soc2/core/rob/rob_uop_1_20_is_jalr &&
  soc1/core/rob/rob_uop_1_20_is_rvc == soc2/core/rob/rob_uop_1_20_is_rvc &&
  soc1/core/rob/rob_uop_1_20_is_sfb == soc2/core/rob/rob_uop_1_20_is_sfb &&
  soc1/core/rob/rob_uop_1_20_is_sys_pc2epc == soc2/core/rob/rob_uop_1_20_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_20_is_unique == soc2/core/rob/rob_uop_1_20_is_unique &&
  soc1/core/rob/rob_uop_1_20_iw_p1_poisoned == soc2/core/rob/rob_uop_1_20_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_20_iw_p2_poisoned == soc2/core/rob/rob_uop_1_20_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_20_iw_state == soc2/core/rob/rob_uop_1_20_iw_state &&
  soc1/core/rob/rob_uop_1_20_ldq_idx == soc2/core/rob/rob_uop_1_20_ldq_idx &&
  soc1/core/rob/rob_uop_1_20_ldst == soc2/core/rob/rob_uop_1_20_ldst &&
  soc1/core/rob/rob_uop_1_20_ldst_val == soc2/core/rob/rob_uop_1_20_ldst_val &&
  soc1/core/rob/rob_uop_1_20_lrs1 == soc2/core/rob/rob_uop_1_20_lrs1 &&
  soc1/core/rob/rob_uop_1_20_lrs1_rtype == soc2/core/rob/rob_uop_1_20_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_20_lrs2 == soc2/core/rob/rob_uop_1_20_lrs2 &&
  soc1/core/rob/rob_uop_1_20_lrs2_rtype == soc2/core/rob/rob_uop_1_20_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_20_lrs3 == soc2/core/rob/rob_uop_1_20_lrs3 &&
  soc1/core/rob/rob_uop_1_20_mem_cmd == soc2/core/rob/rob_uop_1_20_mem_cmd &&
  soc1/core/rob/rob_uop_1_20_mem_signed == soc2/core/rob/rob_uop_1_20_mem_signed &&
  soc1/core/rob/rob_uop_1_20_mem_size == soc2/core/rob/rob_uop_1_20_mem_size &&
  soc1/core/rob/rob_uop_1_20_pc_lob == soc2/core/rob/rob_uop_1_20_pc_lob &&
  soc1/core/rob/rob_uop_1_20_pdst == soc2/core/rob/rob_uop_1_20_pdst &&
  soc1/core/rob/rob_uop_1_20_prs1 == soc2/core/rob/rob_uop_1_20_prs1 &&
  soc1/core/rob/rob_uop_1_20_prs1_busy == soc2/core/rob/rob_uop_1_20_prs1_busy &&
  soc1/core/rob/rob_uop_1_20_prs2 == soc2/core/rob/rob_uop_1_20_prs2 &&
  soc1/core/rob/rob_uop_1_20_prs2_busy == soc2/core/rob/rob_uop_1_20_prs2_busy &&
  soc1/core/rob/rob_uop_1_20_prs3 == soc2/core/rob/rob_uop_1_20_prs3 &&
  soc1/core/rob/rob_uop_1_20_prs3_busy == soc2/core/rob/rob_uop_1_20_prs3_busy &&
  soc1/core/rob/rob_uop_1_20_rob_idx == soc2/core/rob/rob_uop_1_20_rob_idx &&
  soc1/core/rob/rob_uop_1_20_rxq_idx == soc2/core/rob/rob_uop_1_20_rxq_idx &&
  soc1/core/rob/rob_uop_1_20_stale_pdst == soc2/core/rob/rob_uop_1_20_stale_pdst &&
  soc1/core/rob/rob_uop_1_20_stq_idx == soc2/core/rob/rob_uop_1_20_stq_idx &&
  soc1/core/rob/rob_uop_1_20_taken == soc2/core/rob/rob_uop_1_20_taken &&
  soc1/core/rob/rob_uop_1_20_uopc == soc2/core/rob/rob_uop_1_20_uopc &&
  soc1/core/rob/rob_uop_1_20_uses_ldq == soc2/core/rob/rob_uop_1_20_uses_ldq &&
  soc1/core/rob/rob_uop_1_20_uses_stq == soc2/core/rob/rob_uop_1_20_uses_stq &&
  soc1/core/rob/rob_uop_1_20_xcpt_ae_if == soc2/core/rob/rob_uop_1_20_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_20_xcpt_ma_if == soc2/core/rob/rob_uop_1_20_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_20_xcpt_pf_if == soc2/core/rob/rob_uop_1_20_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_21_bp_debug_if == soc2/core/rob/rob_uop_1_21_bp_debug_if &&
  soc1/core/rob/rob_uop_1_21_bp_xcpt_if == soc2/core/rob/rob_uop_1_21_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_21_br_mask == soc2/core/rob/rob_uop_1_21_br_mask &&
  soc1/core/rob/rob_uop_1_21_br_tag == soc2/core/rob/rob_uop_1_21_br_tag &&
  soc1/core/rob/rob_uop_1_21_bypassable == soc2/core/rob/rob_uop_1_21_bypassable &&
  soc1/core/rob/rob_uop_1_21_csr_addr == soc2/core/rob/rob_uop_1_21_csr_addr &&
  soc1/core/rob/rob_uop_1_21_ctrl_br_type == soc2/core/rob/rob_uop_1_21_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_21_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_21_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_21_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_21_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_21_ctrl_imm_sel == soc2/core/rob/rob_uop_1_21_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_21_ctrl_is_load == soc2/core/rob/rob_uop_1_21_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_21_ctrl_is_sta == soc2/core/rob/rob_uop_1_21_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_21_ctrl_is_std == soc2/core/rob/rob_uop_1_21_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_21_ctrl_op1_sel == soc2/core/rob/rob_uop_1_21_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_21_ctrl_op2_sel == soc2/core/rob/rob_uop_1_21_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_21_ctrl_op_fcn == soc2/core/rob/rob_uop_1_21_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_21_debug_fsrc == soc2/core/rob/rob_uop_1_21_debug_fsrc &&
  soc1/core/rob/rob_uop_1_21_debug_inst == soc2/core/rob/rob_uop_1_21_debug_inst &&
  soc1/core/rob/rob_uop_1_21_debug_pc == soc2/core/rob/rob_uop_1_21_debug_pc &&
  soc1/core/rob/rob_uop_1_21_debug_tsrc == soc2/core/rob/rob_uop_1_21_debug_tsrc &&
  soc1/core/rob/rob_uop_1_21_dst_rtype == soc2/core/rob/rob_uop_1_21_dst_rtype &&
  soc1/core/rob/rob_uop_1_21_edge_inst == soc2/core/rob/rob_uop_1_21_edge_inst &&
  soc1/core/rob/rob_uop_1_21_exc_cause == soc2/core/rob/rob_uop_1_21_exc_cause &&
  soc1/core/rob/rob_uop_1_21_exception == soc2/core/rob/rob_uop_1_21_exception &&
  soc1/core/rob/rob_uop_1_21_flush_on_commit == soc2/core/rob/rob_uop_1_21_flush_on_commit &&
  soc1/core/rob/rob_uop_1_21_fp_single == soc2/core/rob/rob_uop_1_21_fp_single &&
  soc1/core/rob/rob_uop_1_21_fp_val == soc2/core/rob/rob_uop_1_21_fp_val &&
  soc1/core/rob/rob_uop_1_21_frs3_en == soc2/core/rob/rob_uop_1_21_frs3_en &&
  soc1/core/rob/rob_uop_1_21_ftq_idx == soc2/core/rob/rob_uop_1_21_ftq_idx &&
  soc1/core/rob/rob_uop_1_21_fu_code == soc2/core/rob/rob_uop_1_21_fu_code &&
  soc1/core/rob/rob_uop_1_21_imm_packed == soc2/core/rob/rob_uop_1_21_imm_packed &&
  soc1/core/rob/rob_uop_1_21_inst == soc2/core/rob/rob_uop_1_21_inst &&
  soc1/core/rob/rob_uop_1_21_iq_type == soc2/core/rob/rob_uop_1_21_iq_type &&
  soc1/core/rob/rob_uop_1_21_is_amo == soc2/core/rob/rob_uop_1_21_is_amo &&
  soc1/core/rob/rob_uop_1_21_is_br == soc2/core/rob/rob_uop_1_21_is_br &&
  soc1/core/rob/rob_uop_1_21_is_fence == soc2/core/rob/rob_uop_1_21_is_fence &&
  soc1/core/rob/rob_uop_1_21_is_fencei == soc2/core/rob/rob_uop_1_21_is_fencei &&
  soc1/core/rob/rob_uop_1_21_is_jal == soc2/core/rob/rob_uop_1_21_is_jal &&
  soc1/core/rob/rob_uop_1_21_is_jalr == soc2/core/rob/rob_uop_1_21_is_jalr &&
  soc1/core/rob/rob_uop_1_21_is_rvc == soc2/core/rob/rob_uop_1_21_is_rvc &&
  soc1/core/rob/rob_uop_1_21_is_sfb == soc2/core/rob/rob_uop_1_21_is_sfb &&
  soc1/core/rob/rob_uop_1_21_is_sys_pc2epc == soc2/core/rob/rob_uop_1_21_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_21_is_unique == soc2/core/rob/rob_uop_1_21_is_unique &&
  soc1/core/rob/rob_uop_1_21_iw_p1_poisoned == soc2/core/rob/rob_uop_1_21_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_21_iw_p2_poisoned == soc2/core/rob/rob_uop_1_21_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_21_iw_state == soc2/core/rob/rob_uop_1_21_iw_state &&
  soc1/core/rob/rob_uop_1_21_ldq_idx == soc2/core/rob/rob_uop_1_21_ldq_idx &&
  soc1/core/rob/rob_uop_1_21_ldst == soc2/core/rob/rob_uop_1_21_ldst &&
  soc1/core/rob/rob_uop_1_21_ldst_val == soc2/core/rob/rob_uop_1_21_ldst_val &&
  soc1/core/rob/rob_uop_1_21_lrs1 == soc2/core/rob/rob_uop_1_21_lrs1 &&
  soc1/core/rob/rob_uop_1_21_lrs1_rtype == soc2/core/rob/rob_uop_1_21_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_21_lrs2 == soc2/core/rob/rob_uop_1_21_lrs2 &&
  soc1/core/rob/rob_uop_1_21_lrs2_rtype == soc2/core/rob/rob_uop_1_21_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_21_lrs3 == soc2/core/rob/rob_uop_1_21_lrs3 &&
  soc1/core/rob/rob_uop_1_21_mem_cmd == soc2/core/rob/rob_uop_1_21_mem_cmd &&
  soc1/core/rob/rob_uop_1_21_mem_signed == soc2/core/rob/rob_uop_1_21_mem_signed &&
  soc1/core/rob/rob_uop_1_21_mem_size == soc2/core/rob/rob_uop_1_21_mem_size &&
  soc1/core/rob/rob_uop_1_21_pc_lob == soc2/core/rob/rob_uop_1_21_pc_lob &&
  soc1/core/rob/rob_uop_1_21_pdst == soc2/core/rob/rob_uop_1_21_pdst &&
  soc1/core/rob/rob_uop_1_21_prs1 == soc2/core/rob/rob_uop_1_21_prs1 &&
  soc1/core/rob/rob_uop_1_21_prs1_busy == soc2/core/rob/rob_uop_1_21_prs1_busy &&
  soc1/core/rob/rob_uop_1_21_prs2 == soc2/core/rob/rob_uop_1_21_prs2 &&
  soc1/core/rob/rob_uop_1_21_prs2_busy == soc2/core/rob/rob_uop_1_21_prs2_busy &&
  soc1/core/rob/rob_uop_1_21_prs3 == soc2/core/rob/rob_uop_1_21_prs3 &&
  soc1/core/rob/rob_uop_1_21_prs3_busy == soc2/core/rob/rob_uop_1_21_prs3_busy &&
  soc1/core/rob/rob_uop_1_21_rob_idx == soc2/core/rob/rob_uop_1_21_rob_idx &&
  soc1/core/rob/rob_uop_1_21_rxq_idx == soc2/core/rob/rob_uop_1_21_rxq_idx &&
  soc1/core/rob/rob_uop_1_21_stale_pdst == soc2/core/rob/rob_uop_1_21_stale_pdst &&
  soc1/core/rob/rob_uop_1_21_stq_idx == soc2/core/rob/rob_uop_1_21_stq_idx &&
  soc1/core/rob/rob_uop_1_21_taken == soc2/core/rob/rob_uop_1_21_taken &&
  soc1/core/rob/rob_uop_1_21_uopc == soc2/core/rob/rob_uop_1_21_uopc &&
  soc1/core/rob/rob_uop_1_21_uses_ldq == soc2/core/rob/rob_uop_1_21_uses_ldq &&
  soc1/core/rob/rob_uop_1_21_uses_stq == soc2/core/rob/rob_uop_1_21_uses_stq &&
  soc1/core/rob/rob_uop_1_21_xcpt_ae_if == soc2/core/rob/rob_uop_1_21_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_21_xcpt_ma_if == soc2/core/rob/rob_uop_1_21_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_21_xcpt_pf_if == soc2/core/rob/rob_uop_1_21_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_22_bp_debug_if == soc2/core/rob/rob_uop_1_22_bp_debug_if &&
  soc1/core/rob/rob_uop_1_22_bp_xcpt_if == soc2/core/rob/rob_uop_1_22_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_22_br_mask == soc2/core/rob/rob_uop_1_22_br_mask &&
  soc1/core/rob/rob_uop_1_22_br_tag == soc2/core/rob/rob_uop_1_22_br_tag &&
  soc1/core/rob/rob_uop_1_22_bypassable == soc2/core/rob/rob_uop_1_22_bypassable &&
  soc1/core/rob/rob_uop_1_22_csr_addr == soc2/core/rob/rob_uop_1_22_csr_addr &&
  soc1/core/rob/rob_uop_1_22_ctrl_br_type == soc2/core/rob/rob_uop_1_22_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_22_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_22_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_22_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_22_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_22_ctrl_imm_sel == soc2/core/rob/rob_uop_1_22_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_22_ctrl_is_load == soc2/core/rob/rob_uop_1_22_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_22_ctrl_is_sta == soc2/core/rob/rob_uop_1_22_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_22_ctrl_is_std == soc2/core/rob/rob_uop_1_22_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_22_ctrl_op1_sel == soc2/core/rob/rob_uop_1_22_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_22_ctrl_op2_sel == soc2/core/rob/rob_uop_1_22_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_22_ctrl_op_fcn == soc2/core/rob/rob_uop_1_22_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_22_debug_fsrc == soc2/core/rob/rob_uop_1_22_debug_fsrc &&
  soc1/core/rob/rob_uop_1_22_debug_inst == soc2/core/rob/rob_uop_1_22_debug_inst &&
  soc1/core/rob/rob_uop_1_22_debug_pc == soc2/core/rob/rob_uop_1_22_debug_pc &&
  soc1/core/rob/rob_uop_1_22_debug_tsrc == soc2/core/rob/rob_uop_1_22_debug_tsrc &&
  soc1/core/rob/rob_uop_1_22_dst_rtype == soc2/core/rob/rob_uop_1_22_dst_rtype &&
  soc1/core/rob/rob_uop_1_22_edge_inst == soc2/core/rob/rob_uop_1_22_edge_inst &&
  soc1/core/rob/rob_uop_1_22_exc_cause == soc2/core/rob/rob_uop_1_22_exc_cause &&
  soc1/core/rob/rob_uop_1_22_exception == soc2/core/rob/rob_uop_1_22_exception &&
  soc1/core/rob/rob_uop_1_22_flush_on_commit == soc2/core/rob/rob_uop_1_22_flush_on_commit &&
  soc1/core/rob/rob_uop_1_22_fp_single == soc2/core/rob/rob_uop_1_22_fp_single &&
  soc1/core/rob/rob_uop_1_22_fp_val == soc2/core/rob/rob_uop_1_22_fp_val &&
  soc1/core/rob/rob_uop_1_22_frs3_en == soc2/core/rob/rob_uop_1_22_frs3_en &&
  soc1/core/rob/rob_uop_1_22_ftq_idx == soc2/core/rob/rob_uop_1_22_ftq_idx &&
  soc1/core/rob/rob_uop_1_22_fu_code == soc2/core/rob/rob_uop_1_22_fu_code &&
  soc1/core/rob/rob_uop_1_22_imm_packed == soc2/core/rob/rob_uop_1_22_imm_packed &&
  soc1/core/rob/rob_uop_1_22_inst == soc2/core/rob/rob_uop_1_22_inst &&
  soc1/core/rob/rob_uop_1_22_iq_type == soc2/core/rob/rob_uop_1_22_iq_type &&
  soc1/core/rob/rob_uop_1_22_is_amo == soc2/core/rob/rob_uop_1_22_is_amo &&
  soc1/core/rob/rob_uop_1_22_is_br == soc2/core/rob/rob_uop_1_22_is_br &&
  soc1/core/rob/rob_uop_1_22_is_fence == soc2/core/rob/rob_uop_1_22_is_fence &&
  soc1/core/rob/rob_uop_1_22_is_fencei == soc2/core/rob/rob_uop_1_22_is_fencei &&
  soc1/core/rob/rob_uop_1_22_is_jal == soc2/core/rob/rob_uop_1_22_is_jal &&
  soc1/core/rob/rob_uop_1_22_is_jalr == soc2/core/rob/rob_uop_1_22_is_jalr &&
  soc1/core/rob/rob_uop_1_22_is_rvc == soc2/core/rob/rob_uop_1_22_is_rvc &&
  soc1/core/rob/rob_uop_1_22_is_sfb == soc2/core/rob/rob_uop_1_22_is_sfb &&
  soc1/core/rob/rob_uop_1_22_is_sys_pc2epc == soc2/core/rob/rob_uop_1_22_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_22_is_unique == soc2/core/rob/rob_uop_1_22_is_unique &&
  soc1/core/rob/rob_uop_1_22_iw_p1_poisoned == soc2/core/rob/rob_uop_1_22_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_22_iw_p2_poisoned == soc2/core/rob/rob_uop_1_22_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_22_iw_state == soc2/core/rob/rob_uop_1_22_iw_state &&
  soc1/core/rob/rob_uop_1_22_ldq_idx == soc2/core/rob/rob_uop_1_22_ldq_idx &&
  soc1/core/rob/rob_uop_1_22_ldst == soc2/core/rob/rob_uop_1_22_ldst &&
  soc1/core/rob/rob_uop_1_22_ldst_val == soc2/core/rob/rob_uop_1_22_ldst_val &&
  soc1/core/rob/rob_uop_1_22_lrs1 == soc2/core/rob/rob_uop_1_22_lrs1 &&
  soc1/core/rob/rob_uop_1_22_lrs1_rtype == soc2/core/rob/rob_uop_1_22_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_22_lrs2 == soc2/core/rob/rob_uop_1_22_lrs2 &&
  soc1/core/rob/rob_uop_1_22_lrs2_rtype == soc2/core/rob/rob_uop_1_22_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_22_lrs3 == soc2/core/rob/rob_uop_1_22_lrs3 &&
  soc1/core/rob/rob_uop_1_22_mem_cmd == soc2/core/rob/rob_uop_1_22_mem_cmd &&
  soc1/core/rob/rob_uop_1_22_mem_signed == soc2/core/rob/rob_uop_1_22_mem_signed &&
  soc1/core/rob/rob_uop_1_22_mem_size == soc2/core/rob/rob_uop_1_22_mem_size &&
  soc1/core/rob/rob_uop_1_22_pc_lob == soc2/core/rob/rob_uop_1_22_pc_lob &&
  soc1/core/rob/rob_uop_1_22_pdst == soc2/core/rob/rob_uop_1_22_pdst &&
  soc1/core/rob/rob_uop_1_22_prs1 == soc2/core/rob/rob_uop_1_22_prs1 &&
  soc1/core/rob/rob_uop_1_22_prs1_busy == soc2/core/rob/rob_uop_1_22_prs1_busy &&
  soc1/core/rob/rob_uop_1_22_prs2 == soc2/core/rob/rob_uop_1_22_prs2 &&
  soc1/core/rob/rob_uop_1_22_prs2_busy == soc2/core/rob/rob_uop_1_22_prs2_busy &&
  soc1/core/rob/rob_uop_1_22_prs3 == soc2/core/rob/rob_uop_1_22_prs3 &&
  soc1/core/rob/rob_uop_1_22_prs3_busy == soc2/core/rob/rob_uop_1_22_prs3_busy &&
  soc1/core/rob/rob_uop_1_22_rob_idx == soc2/core/rob/rob_uop_1_22_rob_idx &&
  soc1/core/rob/rob_uop_1_22_rxq_idx == soc2/core/rob/rob_uop_1_22_rxq_idx &&
  soc1/core/rob/rob_uop_1_22_stale_pdst == soc2/core/rob/rob_uop_1_22_stale_pdst &&
  soc1/core/rob/rob_uop_1_22_stq_idx == soc2/core/rob/rob_uop_1_22_stq_idx &&
  soc1/core/rob/rob_uop_1_22_taken == soc2/core/rob/rob_uop_1_22_taken &&
  soc1/core/rob/rob_uop_1_22_uopc == soc2/core/rob/rob_uop_1_22_uopc &&
  soc1/core/rob/rob_uop_1_22_uses_ldq == soc2/core/rob/rob_uop_1_22_uses_ldq &&
  soc1/core/rob/rob_uop_1_22_uses_stq == soc2/core/rob/rob_uop_1_22_uses_stq &&
  soc1/core/rob/rob_uop_1_22_xcpt_ae_if == soc2/core/rob/rob_uop_1_22_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_22_xcpt_ma_if == soc2/core/rob/rob_uop_1_22_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_22_xcpt_pf_if == soc2/core/rob/rob_uop_1_22_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_23_bp_debug_if == soc2/core/rob/rob_uop_1_23_bp_debug_if &&
  soc1/core/rob/rob_uop_1_23_bp_xcpt_if == soc2/core/rob/rob_uop_1_23_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_23_br_mask == soc2/core/rob/rob_uop_1_23_br_mask &&
  soc1/core/rob/rob_uop_1_23_br_tag == soc2/core/rob/rob_uop_1_23_br_tag &&
  soc1/core/rob/rob_uop_1_23_bypassable == soc2/core/rob/rob_uop_1_23_bypassable &&
  soc1/core/rob/rob_uop_1_23_csr_addr == soc2/core/rob/rob_uop_1_23_csr_addr &&
  soc1/core/rob/rob_uop_1_23_ctrl_br_type == soc2/core/rob/rob_uop_1_23_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_23_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_23_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_23_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_23_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_23_ctrl_imm_sel == soc2/core/rob/rob_uop_1_23_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_23_ctrl_is_load == soc2/core/rob/rob_uop_1_23_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_23_ctrl_is_sta == soc2/core/rob/rob_uop_1_23_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_23_ctrl_is_std == soc2/core/rob/rob_uop_1_23_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_23_ctrl_op1_sel == soc2/core/rob/rob_uop_1_23_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_23_ctrl_op2_sel == soc2/core/rob/rob_uop_1_23_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_23_ctrl_op_fcn == soc2/core/rob/rob_uop_1_23_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_23_debug_fsrc == soc2/core/rob/rob_uop_1_23_debug_fsrc &&
  soc1/core/rob/rob_uop_1_23_debug_inst == soc2/core/rob/rob_uop_1_23_debug_inst &&
  soc1/core/rob/rob_uop_1_23_debug_pc == soc2/core/rob/rob_uop_1_23_debug_pc &&
  soc1/core/rob/rob_uop_1_23_debug_tsrc == soc2/core/rob/rob_uop_1_23_debug_tsrc &&
  soc1/core/rob/rob_uop_1_23_dst_rtype == soc2/core/rob/rob_uop_1_23_dst_rtype &&
  soc1/core/rob/rob_uop_1_23_edge_inst == soc2/core/rob/rob_uop_1_23_edge_inst &&
  soc1/core/rob/rob_uop_1_23_exc_cause == soc2/core/rob/rob_uop_1_23_exc_cause &&
  soc1/core/rob/rob_uop_1_23_exception == soc2/core/rob/rob_uop_1_23_exception &&
  soc1/core/rob/rob_uop_1_23_flush_on_commit == soc2/core/rob/rob_uop_1_23_flush_on_commit &&
  soc1/core/rob/rob_uop_1_23_fp_single == soc2/core/rob/rob_uop_1_23_fp_single &&
  soc1/core/rob/rob_uop_1_23_fp_val == soc2/core/rob/rob_uop_1_23_fp_val &&
  soc1/core/rob/rob_uop_1_23_frs3_en == soc2/core/rob/rob_uop_1_23_frs3_en &&
  soc1/core/rob/rob_uop_1_23_ftq_idx == soc2/core/rob/rob_uop_1_23_ftq_idx &&
  soc1/core/rob/rob_uop_1_23_fu_code == soc2/core/rob/rob_uop_1_23_fu_code &&
  soc1/core/rob/rob_uop_1_23_imm_packed == soc2/core/rob/rob_uop_1_23_imm_packed &&
  soc1/core/rob/rob_uop_1_23_inst == soc2/core/rob/rob_uop_1_23_inst &&
  soc1/core/rob/rob_uop_1_23_iq_type == soc2/core/rob/rob_uop_1_23_iq_type &&
  soc1/core/rob/rob_uop_1_23_is_amo == soc2/core/rob/rob_uop_1_23_is_amo &&
  soc1/core/rob/rob_uop_1_23_is_br == soc2/core/rob/rob_uop_1_23_is_br &&
  soc1/core/rob/rob_uop_1_23_is_fence == soc2/core/rob/rob_uop_1_23_is_fence &&
  soc1/core/rob/rob_uop_1_23_is_fencei == soc2/core/rob/rob_uop_1_23_is_fencei &&
  soc1/core/rob/rob_uop_1_23_is_jal == soc2/core/rob/rob_uop_1_23_is_jal &&
  soc1/core/rob/rob_uop_1_23_is_jalr == soc2/core/rob/rob_uop_1_23_is_jalr &&
  soc1/core/rob/rob_uop_1_23_is_rvc == soc2/core/rob/rob_uop_1_23_is_rvc &&
  soc1/core/rob/rob_uop_1_23_is_sfb == soc2/core/rob/rob_uop_1_23_is_sfb &&
  soc1/core/rob/rob_uop_1_23_is_sys_pc2epc == soc2/core/rob/rob_uop_1_23_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_23_is_unique == soc2/core/rob/rob_uop_1_23_is_unique &&
  soc1/core/rob/rob_uop_1_23_iw_p1_poisoned == soc2/core/rob/rob_uop_1_23_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_23_iw_p2_poisoned == soc2/core/rob/rob_uop_1_23_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_23_iw_state == soc2/core/rob/rob_uop_1_23_iw_state &&
  soc1/core/rob/rob_uop_1_23_ldq_idx == soc2/core/rob/rob_uop_1_23_ldq_idx &&
  soc1/core/rob/rob_uop_1_23_ldst == soc2/core/rob/rob_uop_1_23_ldst &&
  soc1/core/rob/rob_uop_1_23_ldst_val == soc2/core/rob/rob_uop_1_23_ldst_val &&
  soc1/core/rob/rob_uop_1_23_lrs1 == soc2/core/rob/rob_uop_1_23_lrs1 &&
  soc1/core/rob/rob_uop_1_23_lrs1_rtype == soc2/core/rob/rob_uop_1_23_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_23_lrs2 == soc2/core/rob/rob_uop_1_23_lrs2 &&
  soc1/core/rob/rob_uop_1_23_lrs2_rtype == soc2/core/rob/rob_uop_1_23_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_23_lrs3 == soc2/core/rob/rob_uop_1_23_lrs3 &&
  soc1/core/rob/rob_uop_1_23_mem_cmd == soc2/core/rob/rob_uop_1_23_mem_cmd &&
  soc1/core/rob/rob_uop_1_23_mem_signed == soc2/core/rob/rob_uop_1_23_mem_signed &&
  soc1/core/rob/rob_uop_1_23_mem_size == soc2/core/rob/rob_uop_1_23_mem_size &&
  soc1/core/rob/rob_uop_1_23_pc_lob == soc2/core/rob/rob_uop_1_23_pc_lob &&
  soc1/core/rob/rob_uop_1_23_pdst == soc2/core/rob/rob_uop_1_23_pdst &&
  soc1/core/rob/rob_uop_1_23_prs1 == soc2/core/rob/rob_uop_1_23_prs1 &&
  soc1/core/rob/rob_uop_1_23_prs1_busy == soc2/core/rob/rob_uop_1_23_prs1_busy &&
  soc1/core/rob/rob_uop_1_23_prs2 == soc2/core/rob/rob_uop_1_23_prs2 &&
  soc1/core/rob/rob_uop_1_23_prs2_busy == soc2/core/rob/rob_uop_1_23_prs2_busy &&
  soc1/core/rob/rob_uop_1_23_prs3 == soc2/core/rob/rob_uop_1_23_prs3 &&
  soc1/core/rob/rob_uop_1_23_prs3_busy == soc2/core/rob/rob_uop_1_23_prs3_busy &&
  soc1/core/rob/rob_uop_1_23_rob_idx == soc2/core/rob/rob_uop_1_23_rob_idx &&
  soc1/core/rob/rob_uop_1_23_rxq_idx == soc2/core/rob/rob_uop_1_23_rxq_idx &&
  soc1/core/rob/rob_uop_1_23_stale_pdst == soc2/core/rob/rob_uop_1_23_stale_pdst &&
  soc1/core/rob/rob_uop_1_23_stq_idx == soc2/core/rob/rob_uop_1_23_stq_idx &&
  soc1/core/rob/rob_uop_1_23_taken == soc2/core/rob/rob_uop_1_23_taken &&
  soc1/core/rob/rob_uop_1_23_uopc == soc2/core/rob/rob_uop_1_23_uopc &&
  soc1/core/rob/rob_uop_1_23_uses_ldq == soc2/core/rob/rob_uop_1_23_uses_ldq &&
  soc1/core/rob/rob_uop_1_23_uses_stq == soc2/core/rob/rob_uop_1_23_uses_stq &&
  soc1/core/rob/rob_uop_1_23_xcpt_ae_if == soc2/core/rob/rob_uop_1_23_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_23_xcpt_ma_if == soc2/core/rob/rob_uop_1_23_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_23_xcpt_pf_if == soc2/core/rob/rob_uop_1_23_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_24_bp_debug_if == soc2/core/rob/rob_uop_1_24_bp_debug_if &&
  soc1/core/rob/rob_uop_1_24_bp_xcpt_if == soc2/core/rob/rob_uop_1_24_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_24_br_mask == soc2/core/rob/rob_uop_1_24_br_mask &&
  soc1/core/rob/rob_uop_1_24_br_tag == soc2/core/rob/rob_uop_1_24_br_tag &&
  soc1/core/rob/rob_uop_1_24_bypassable == soc2/core/rob/rob_uop_1_24_bypassable &&
  soc1/core/rob/rob_uop_1_24_csr_addr == soc2/core/rob/rob_uop_1_24_csr_addr &&
  soc1/core/rob/rob_uop_1_24_ctrl_br_type == soc2/core/rob/rob_uop_1_24_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_24_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_24_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_24_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_24_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_24_ctrl_imm_sel == soc2/core/rob/rob_uop_1_24_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_24_ctrl_is_load == soc2/core/rob/rob_uop_1_24_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_24_ctrl_is_sta == soc2/core/rob/rob_uop_1_24_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_24_ctrl_is_std == soc2/core/rob/rob_uop_1_24_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_24_ctrl_op1_sel == soc2/core/rob/rob_uop_1_24_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_24_ctrl_op2_sel == soc2/core/rob/rob_uop_1_24_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_24_ctrl_op_fcn == soc2/core/rob/rob_uop_1_24_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_24_debug_fsrc == soc2/core/rob/rob_uop_1_24_debug_fsrc &&
  soc1/core/rob/rob_uop_1_24_debug_inst == soc2/core/rob/rob_uop_1_24_debug_inst &&
  soc1/core/rob/rob_uop_1_24_debug_pc == soc2/core/rob/rob_uop_1_24_debug_pc &&
  soc1/core/rob/rob_uop_1_24_debug_tsrc == soc2/core/rob/rob_uop_1_24_debug_tsrc &&
  soc1/core/rob/rob_uop_1_24_dst_rtype == soc2/core/rob/rob_uop_1_24_dst_rtype &&
  soc1/core/rob/rob_uop_1_24_edge_inst == soc2/core/rob/rob_uop_1_24_edge_inst &&
  soc1/core/rob/rob_uop_1_24_exc_cause == soc2/core/rob/rob_uop_1_24_exc_cause &&
  soc1/core/rob/rob_uop_1_24_exception == soc2/core/rob/rob_uop_1_24_exception &&
  soc1/core/rob/rob_uop_1_24_flush_on_commit == soc2/core/rob/rob_uop_1_24_flush_on_commit &&
  soc1/core/rob/rob_uop_1_24_fp_single == soc2/core/rob/rob_uop_1_24_fp_single &&
  soc1/core/rob/rob_uop_1_24_fp_val == soc2/core/rob/rob_uop_1_24_fp_val &&
  soc1/core/rob/rob_uop_1_24_frs3_en == soc2/core/rob/rob_uop_1_24_frs3_en &&
  soc1/core/rob/rob_uop_1_24_ftq_idx == soc2/core/rob/rob_uop_1_24_ftq_idx &&
  soc1/core/rob/rob_uop_1_24_fu_code == soc2/core/rob/rob_uop_1_24_fu_code &&
  soc1/core/rob/rob_uop_1_24_imm_packed == soc2/core/rob/rob_uop_1_24_imm_packed &&
  soc1/core/rob/rob_uop_1_24_inst == soc2/core/rob/rob_uop_1_24_inst &&
  soc1/core/rob/rob_uop_1_24_iq_type == soc2/core/rob/rob_uop_1_24_iq_type &&
  soc1/core/rob/rob_uop_1_24_is_amo == soc2/core/rob/rob_uop_1_24_is_amo &&
  soc1/core/rob/rob_uop_1_24_is_br == soc2/core/rob/rob_uop_1_24_is_br &&
  soc1/core/rob/rob_uop_1_24_is_fence == soc2/core/rob/rob_uop_1_24_is_fence &&
  soc1/core/rob/rob_uop_1_24_is_fencei == soc2/core/rob/rob_uop_1_24_is_fencei &&
  soc1/core/rob/rob_uop_1_24_is_jal == soc2/core/rob/rob_uop_1_24_is_jal &&
  soc1/core/rob/rob_uop_1_24_is_jalr == soc2/core/rob/rob_uop_1_24_is_jalr &&
  soc1/core/rob/rob_uop_1_24_is_rvc == soc2/core/rob/rob_uop_1_24_is_rvc &&
  soc1/core/rob/rob_uop_1_24_is_sfb == soc2/core/rob/rob_uop_1_24_is_sfb &&
  soc1/core/rob/rob_uop_1_24_is_sys_pc2epc == soc2/core/rob/rob_uop_1_24_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_24_is_unique == soc2/core/rob/rob_uop_1_24_is_unique &&
  soc1/core/rob/rob_uop_1_24_iw_p1_poisoned == soc2/core/rob/rob_uop_1_24_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_24_iw_p2_poisoned == soc2/core/rob/rob_uop_1_24_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_24_iw_state == soc2/core/rob/rob_uop_1_24_iw_state &&
  soc1/core/rob/rob_uop_1_24_ldq_idx == soc2/core/rob/rob_uop_1_24_ldq_idx &&
  soc1/core/rob/rob_uop_1_24_ldst == soc2/core/rob/rob_uop_1_24_ldst &&
  soc1/core/rob/rob_uop_1_24_ldst_val == soc2/core/rob/rob_uop_1_24_ldst_val &&
  soc1/core/rob/rob_uop_1_24_lrs1 == soc2/core/rob/rob_uop_1_24_lrs1 &&
  soc1/core/rob/rob_uop_1_24_lrs1_rtype == soc2/core/rob/rob_uop_1_24_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_24_lrs2 == soc2/core/rob/rob_uop_1_24_lrs2 &&
  soc1/core/rob/rob_uop_1_24_lrs2_rtype == soc2/core/rob/rob_uop_1_24_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_24_lrs3 == soc2/core/rob/rob_uop_1_24_lrs3 &&
  soc1/core/rob/rob_uop_1_24_mem_cmd == soc2/core/rob/rob_uop_1_24_mem_cmd &&
  soc1/core/rob/rob_uop_1_24_mem_signed == soc2/core/rob/rob_uop_1_24_mem_signed &&
  soc1/core/rob/rob_uop_1_24_mem_size == soc2/core/rob/rob_uop_1_24_mem_size &&
  soc1/core/rob/rob_uop_1_24_pc_lob == soc2/core/rob/rob_uop_1_24_pc_lob &&
  soc1/core/rob/rob_uop_1_24_pdst == soc2/core/rob/rob_uop_1_24_pdst &&
  soc1/core/rob/rob_uop_1_24_prs1 == soc2/core/rob/rob_uop_1_24_prs1 &&
  soc1/core/rob/rob_uop_1_24_prs1_busy == soc2/core/rob/rob_uop_1_24_prs1_busy &&
  soc1/core/rob/rob_uop_1_24_prs2 == soc2/core/rob/rob_uop_1_24_prs2 &&
  soc1/core/rob/rob_uop_1_24_prs2_busy == soc2/core/rob/rob_uop_1_24_prs2_busy &&
  soc1/core/rob/rob_uop_1_24_prs3 == soc2/core/rob/rob_uop_1_24_prs3 &&
  soc1/core/rob/rob_uop_1_24_prs3_busy == soc2/core/rob/rob_uop_1_24_prs3_busy &&
  soc1/core/rob/rob_uop_1_24_rob_idx == soc2/core/rob/rob_uop_1_24_rob_idx &&
  soc1/core/rob/rob_uop_1_24_rxq_idx == soc2/core/rob/rob_uop_1_24_rxq_idx &&
  soc1/core/rob/rob_uop_1_24_stale_pdst == soc2/core/rob/rob_uop_1_24_stale_pdst &&
  soc1/core/rob/rob_uop_1_24_stq_idx == soc2/core/rob/rob_uop_1_24_stq_idx &&
  soc1/core/rob/rob_uop_1_24_taken == soc2/core/rob/rob_uop_1_24_taken &&
  soc1/core/rob/rob_uop_1_24_uopc == soc2/core/rob/rob_uop_1_24_uopc &&
  soc1/core/rob/rob_uop_1_24_uses_ldq == soc2/core/rob/rob_uop_1_24_uses_ldq &&
  soc1/core/rob/rob_uop_1_24_uses_stq == soc2/core/rob/rob_uop_1_24_uses_stq &&
  soc1/core/rob/rob_uop_1_24_xcpt_ae_if == soc2/core/rob/rob_uop_1_24_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_24_xcpt_ma_if == soc2/core/rob/rob_uop_1_24_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_24_xcpt_pf_if == soc2/core/rob/rob_uop_1_24_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_25_bp_debug_if == soc2/core/rob/rob_uop_1_25_bp_debug_if &&
  soc1/core/rob/rob_uop_1_25_bp_xcpt_if == soc2/core/rob/rob_uop_1_25_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_25_br_mask == soc2/core/rob/rob_uop_1_25_br_mask &&
  soc1/core/rob/rob_uop_1_25_br_tag == soc2/core/rob/rob_uop_1_25_br_tag &&
  soc1/core/rob/rob_uop_1_25_bypassable == soc2/core/rob/rob_uop_1_25_bypassable &&
  soc1/core/rob/rob_uop_1_25_csr_addr == soc2/core/rob/rob_uop_1_25_csr_addr &&
  soc1/core/rob/rob_uop_1_25_ctrl_br_type == soc2/core/rob/rob_uop_1_25_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_25_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_25_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_25_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_25_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_25_ctrl_imm_sel == soc2/core/rob/rob_uop_1_25_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_25_ctrl_is_load == soc2/core/rob/rob_uop_1_25_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_25_ctrl_is_sta == soc2/core/rob/rob_uop_1_25_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_25_ctrl_is_std == soc2/core/rob/rob_uop_1_25_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_25_ctrl_op1_sel == soc2/core/rob/rob_uop_1_25_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_25_ctrl_op2_sel == soc2/core/rob/rob_uop_1_25_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_25_ctrl_op_fcn == soc2/core/rob/rob_uop_1_25_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_25_debug_fsrc == soc2/core/rob/rob_uop_1_25_debug_fsrc &&
  soc1/core/rob/rob_uop_1_25_debug_inst == soc2/core/rob/rob_uop_1_25_debug_inst &&
  soc1/core/rob/rob_uop_1_25_debug_pc == soc2/core/rob/rob_uop_1_25_debug_pc &&
  soc1/core/rob/rob_uop_1_25_debug_tsrc == soc2/core/rob/rob_uop_1_25_debug_tsrc &&
  soc1/core/rob/rob_uop_1_25_dst_rtype == soc2/core/rob/rob_uop_1_25_dst_rtype &&
  soc1/core/rob/rob_uop_1_25_edge_inst == soc2/core/rob/rob_uop_1_25_edge_inst &&
  soc1/core/rob/rob_uop_1_25_exc_cause == soc2/core/rob/rob_uop_1_25_exc_cause &&
  soc1/core/rob/rob_uop_1_25_exception == soc2/core/rob/rob_uop_1_25_exception &&
  soc1/core/rob/rob_uop_1_25_flush_on_commit == soc2/core/rob/rob_uop_1_25_flush_on_commit &&
  soc1/core/rob/rob_uop_1_25_fp_single == soc2/core/rob/rob_uop_1_25_fp_single &&
  soc1/core/rob/rob_uop_1_25_fp_val == soc2/core/rob/rob_uop_1_25_fp_val &&
  soc1/core/rob/rob_uop_1_25_frs3_en == soc2/core/rob/rob_uop_1_25_frs3_en &&
  soc1/core/rob/rob_uop_1_25_ftq_idx == soc2/core/rob/rob_uop_1_25_ftq_idx &&
  soc1/core/rob/rob_uop_1_25_fu_code == soc2/core/rob/rob_uop_1_25_fu_code &&
  soc1/core/rob/rob_uop_1_25_imm_packed == soc2/core/rob/rob_uop_1_25_imm_packed &&
  soc1/core/rob/rob_uop_1_25_inst == soc2/core/rob/rob_uop_1_25_inst &&
  soc1/core/rob/rob_uop_1_25_iq_type == soc2/core/rob/rob_uop_1_25_iq_type &&
  soc1/core/rob/rob_uop_1_25_is_amo == soc2/core/rob/rob_uop_1_25_is_amo &&
  soc1/core/rob/rob_uop_1_25_is_br == soc2/core/rob/rob_uop_1_25_is_br &&
  soc1/core/rob/rob_uop_1_25_is_fence == soc2/core/rob/rob_uop_1_25_is_fence &&
  soc1/core/rob/rob_uop_1_25_is_fencei == soc2/core/rob/rob_uop_1_25_is_fencei &&
  soc1/core/rob/rob_uop_1_25_is_jal == soc2/core/rob/rob_uop_1_25_is_jal &&
  soc1/core/rob/rob_uop_1_25_is_jalr == soc2/core/rob/rob_uop_1_25_is_jalr &&
  soc1/core/rob/rob_uop_1_25_is_rvc == soc2/core/rob/rob_uop_1_25_is_rvc &&
  soc1/core/rob/rob_uop_1_25_is_sfb == soc2/core/rob/rob_uop_1_25_is_sfb &&
  soc1/core/rob/rob_uop_1_25_is_sys_pc2epc == soc2/core/rob/rob_uop_1_25_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_25_is_unique == soc2/core/rob/rob_uop_1_25_is_unique &&
  soc1/core/rob/rob_uop_1_25_iw_p1_poisoned == soc2/core/rob/rob_uop_1_25_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_25_iw_p2_poisoned == soc2/core/rob/rob_uop_1_25_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_25_iw_state == soc2/core/rob/rob_uop_1_25_iw_state &&
  soc1/core/rob/rob_uop_1_25_ldq_idx == soc2/core/rob/rob_uop_1_25_ldq_idx &&
  soc1/core/rob/rob_uop_1_25_ldst == soc2/core/rob/rob_uop_1_25_ldst &&
  soc1/core/rob/rob_uop_1_25_ldst_val == soc2/core/rob/rob_uop_1_25_ldst_val &&
  soc1/core/rob/rob_uop_1_25_lrs1 == soc2/core/rob/rob_uop_1_25_lrs1 &&
  soc1/core/rob/rob_uop_1_25_lrs1_rtype == soc2/core/rob/rob_uop_1_25_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_25_lrs2 == soc2/core/rob/rob_uop_1_25_lrs2 &&
  soc1/core/rob/rob_uop_1_25_lrs2_rtype == soc2/core/rob/rob_uop_1_25_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_25_lrs3 == soc2/core/rob/rob_uop_1_25_lrs3 &&
  soc1/core/rob/rob_uop_1_25_mem_cmd == soc2/core/rob/rob_uop_1_25_mem_cmd &&
  soc1/core/rob/rob_uop_1_25_mem_signed == soc2/core/rob/rob_uop_1_25_mem_signed &&
  soc1/core/rob/rob_uop_1_25_mem_size == soc2/core/rob/rob_uop_1_25_mem_size &&
  soc1/core/rob/rob_uop_1_25_pc_lob == soc2/core/rob/rob_uop_1_25_pc_lob &&
  soc1/core/rob/rob_uop_1_25_pdst == soc2/core/rob/rob_uop_1_25_pdst &&
  soc1/core/rob/rob_uop_1_25_prs1 == soc2/core/rob/rob_uop_1_25_prs1 &&
  soc1/core/rob/rob_uop_1_25_prs1_busy == soc2/core/rob/rob_uop_1_25_prs1_busy &&
  soc1/core/rob/rob_uop_1_25_prs2 == soc2/core/rob/rob_uop_1_25_prs2 &&
  soc1/core/rob/rob_uop_1_25_prs2_busy == soc2/core/rob/rob_uop_1_25_prs2_busy &&
  soc1/core/rob/rob_uop_1_25_prs3 == soc2/core/rob/rob_uop_1_25_prs3 &&
  soc1/core/rob/rob_uop_1_25_prs3_busy == soc2/core/rob/rob_uop_1_25_prs3_busy &&
  soc1/core/rob/rob_uop_1_25_rob_idx == soc2/core/rob/rob_uop_1_25_rob_idx &&
  soc1/core/rob/rob_uop_1_25_rxq_idx == soc2/core/rob/rob_uop_1_25_rxq_idx &&
  soc1/core/rob/rob_uop_1_25_stale_pdst == soc2/core/rob/rob_uop_1_25_stale_pdst &&
  soc1/core/rob/rob_uop_1_25_stq_idx == soc2/core/rob/rob_uop_1_25_stq_idx &&
  soc1/core/rob/rob_uop_1_25_taken == soc2/core/rob/rob_uop_1_25_taken &&
  soc1/core/rob/rob_uop_1_25_uopc == soc2/core/rob/rob_uop_1_25_uopc &&
  soc1/core/rob/rob_uop_1_25_uses_ldq == soc2/core/rob/rob_uop_1_25_uses_ldq &&
  soc1/core/rob/rob_uop_1_25_uses_stq == soc2/core/rob/rob_uop_1_25_uses_stq &&
  soc1/core/rob/rob_uop_1_25_xcpt_ae_if == soc2/core/rob/rob_uop_1_25_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_25_xcpt_ma_if == soc2/core/rob/rob_uop_1_25_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_25_xcpt_pf_if == soc2/core/rob/rob_uop_1_25_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_26_bp_debug_if == soc2/core/rob/rob_uop_1_26_bp_debug_if &&
  soc1/core/rob/rob_uop_1_26_bp_xcpt_if == soc2/core/rob/rob_uop_1_26_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_26_br_mask == soc2/core/rob/rob_uop_1_26_br_mask &&
  soc1/core/rob/rob_uop_1_26_br_tag == soc2/core/rob/rob_uop_1_26_br_tag &&
  soc1/core/rob/rob_uop_1_26_bypassable == soc2/core/rob/rob_uop_1_26_bypassable &&
  soc1/core/rob/rob_uop_1_26_csr_addr == soc2/core/rob/rob_uop_1_26_csr_addr &&
  soc1/core/rob/rob_uop_1_26_ctrl_br_type == soc2/core/rob/rob_uop_1_26_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_26_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_26_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_26_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_26_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_26_ctrl_imm_sel == soc2/core/rob/rob_uop_1_26_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_26_ctrl_is_load == soc2/core/rob/rob_uop_1_26_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_26_ctrl_is_sta == soc2/core/rob/rob_uop_1_26_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_26_ctrl_is_std == soc2/core/rob/rob_uop_1_26_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_26_ctrl_op1_sel == soc2/core/rob/rob_uop_1_26_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_26_ctrl_op2_sel == soc2/core/rob/rob_uop_1_26_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_26_ctrl_op_fcn == soc2/core/rob/rob_uop_1_26_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_26_debug_fsrc == soc2/core/rob/rob_uop_1_26_debug_fsrc &&
  soc1/core/rob/rob_uop_1_26_debug_inst == soc2/core/rob/rob_uop_1_26_debug_inst &&
  soc1/core/rob/rob_uop_1_26_debug_pc == soc2/core/rob/rob_uop_1_26_debug_pc &&
  soc1/core/rob/rob_uop_1_26_debug_tsrc == soc2/core/rob/rob_uop_1_26_debug_tsrc &&
  soc1/core/rob/rob_uop_1_26_dst_rtype == soc2/core/rob/rob_uop_1_26_dst_rtype &&
  soc1/core/rob/rob_uop_1_26_edge_inst == soc2/core/rob/rob_uop_1_26_edge_inst &&
  soc1/core/rob/rob_uop_1_26_exc_cause == soc2/core/rob/rob_uop_1_26_exc_cause &&
  soc1/core/rob/rob_uop_1_26_exception == soc2/core/rob/rob_uop_1_26_exception &&
  soc1/core/rob/rob_uop_1_26_flush_on_commit == soc2/core/rob/rob_uop_1_26_flush_on_commit &&
  soc1/core/rob/rob_uop_1_26_fp_single == soc2/core/rob/rob_uop_1_26_fp_single &&
  soc1/core/rob/rob_uop_1_26_fp_val == soc2/core/rob/rob_uop_1_26_fp_val &&
  soc1/core/rob/rob_uop_1_26_frs3_en == soc2/core/rob/rob_uop_1_26_frs3_en &&
  soc1/core/rob/rob_uop_1_26_ftq_idx == soc2/core/rob/rob_uop_1_26_ftq_idx &&
  soc1/core/rob/rob_uop_1_26_fu_code == soc2/core/rob/rob_uop_1_26_fu_code &&
  soc1/core/rob/rob_uop_1_26_imm_packed == soc2/core/rob/rob_uop_1_26_imm_packed &&
  soc1/core/rob/rob_uop_1_26_inst == soc2/core/rob/rob_uop_1_26_inst &&
  soc1/core/rob/rob_uop_1_26_iq_type == soc2/core/rob/rob_uop_1_26_iq_type &&
  soc1/core/rob/rob_uop_1_26_is_amo == soc2/core/rob/rob_uop_1_26_is_amo &&
  soc1/core/rob/rob_uop_1_26_is_br == soc2/core/rob/rob_uop_1_26_is_br &&
  soc1/core/rob/rob_uop_1_26_is_fence == soc2/core/rob/rob_uop_1_26_is_fence &&
  soc1/core/rob/rob_uop_1_26_is_fencei == soc2/core/rob/rob_uop_1_26_is_fencei &&
  soc1/core/rob/rob_uop_1_26_is_jal == soc2/core/rob/rob_uop_1_26_is_jal &&
  soc1/core/rob/rob_uop_1_26_is_jalr == soc2/core/rob/rob_uop_1_26_is_jalr &&
  soc1/core/rob/rob_uop_1_26_is_rvc == soc2/core/rob/rob_uop_1_26_is_rvc &&
  soc1/core/rob/rob_uop_1_26_is_sfb == soc2/core/rob/rob_uop_1_26_is_sfb &&
  soc1/core/rob/rob_uop_1_26_is_sys_pc2epc == soc2/core/rob/rob_uop_1_26_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_26_is_unique == soc2/core/rob/rob_uop_1_26_is_unique &&
  soc1/core/rob/rob_uop_1_26_iw_p1_poisoned == soc2/core/rob/rob_uop_1_26_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_26_iw_p2_poisoned == soc2/core/rob/rob_uop_1_26_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_26_iw_state == soc2/core/rob/rob_uop_1_26_iw_state &&
  soc1/core/rob/rob_uop_1_26_ldq_idx == soc2/core/rob/rob_uop_1_26_ldq_idx &&
  soc1/core/rob/rob_uop_1_26_ldst == soc2/core/rob/rob_uop_1_26_ldst &&
  soc1/core/rob/rob_uop_1_26_ldst_val == soc2/core/rob/rob_uop_1_26_ldst_val &&
  soc1/core/rob/rob_uop_1_26_lrs1 == soc2/core/rob/rob_uop_1_26_lrs1 &&
  soc1/core/rob/rob_uop_1_26_lrs1_rtype == soc2/core/rob/rob_uop_1_26_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_26_lrs2 == soc2/core/rob/rob_uop_1_26_lrs2 &&
  soc1/core/rob/rob_uop_1_26_lrs2_rtype == soc2/core/rob/rob_uop_1_26_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_26_lrs3 == soc2/core/rob/rob_uop_1_26_lrs3 &&
  soc1/core/rob/rob_uop_1_26_mem_cmd == soc2/core/rob/rob_uop_1_26_mem_cmd &&
  soc1/core/rob/rob_uop_1_26_mem_signed == soc2/core/rob/rob_uop_1_26_mem_signed &&
  soc1/core/rob/rob_uop_1_26_mem_size == soc2/core/rob/rob_uop_1_26_mem_size &&
  soc1/core/rob/rob_uop_1_26_pc_lob == soc2/core/rob/rob_uop_1_26_pc_lob &&
  soc1/core/rob/rob_uop_1_26_pdst == soc2/core/rob/rob_uop_1_26_pdst &&
  soc1/core/rob/rob_uop_1_26_prs1 == soc2/core/rob/rob_uop_1_26_prs1 &&
  soc1/core/rob/rob_uop_1_26_prs1_busy == soc2/core/rob/rob_uop_1_26_prs1_busy &&
  soc1/core/rob/rob_uop_1_26_prs2 == soc2/core/rob/rob_uop_1_26_prs2 &&
  soc1/core/rob/rob_uop_1_26_prs2_busy == soc2/core/rob/rob_uop_1_26_prs2_busy &&
  soc1/core/rob/rob_uop_1_26_prs3 == soc2/core/rob/rob_uop_1_26_prs3 &&
  soc1/core/rob/rob_uop_1_26_prs3_busy == soc2/core/rob/rob_uop_1_26_prs3_busy &&
  soc1/core/rob/rob_uop_1_26_rob_idx == soc2/core/rob/rob_uop_1_26_rob_idx &&
  soc1/core/rob/rob_uop_1_26_rxq_idx == soc2/core/rob/rob_uop_1_26_rxq_idx &&
  soc1/core/rob/rob_uop_1_26_stale_pdst == soc2/core/rob/rob_uop_1_26_stale_pdst &&
  soc1/core/rob/rob_uop_1_26_stq_idx == soc2/core/rob/rob_uop_1_26_stq_idx &&
  soc1/core/rob/rob_uop_1_26_taken == soc2/core/rob/rob_uop_1_26_taken &&
  soc1/core/rob/rob_uop_1_26_uopc == soc2/core/rob/rob_uop_1_26_uopc &&
  soc1/core/rob/rob_uop_1_26_uses_ldq == soc2/core/rob/rob_uop_1_26_uses_ldq &&
  soc1/core/rob/rob_uop_1_26_uses_stq == soc2/core/rob/rob_uop_1_26_uses_stq &&
  soc1/core/rob/rob_uop_1_26_xcpt_ae_if == soc2/core/rob/rob_uop_1_26_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_26_xcpt_ma_if == soc2/core/rob/rob_uop_1_26_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_26_xcpt_pf_if == soc2/core/rob/rob_uop_1_26_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_27_bp_debug_if == soc2/core/rob/rob_uop_1_27_bp_debug_if &&
  soc1/core/rob/rob_uop_1_27_bp_xcpt_if == soc2/core/rob/rob_uop_1_27_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_27_br_mask == soc2/core/rob/rob_uop_1_27_br_mask &&
  soc1/core/rob/rob_uop_1_27_br_tag == soc2/core/rob/rob_uop_1_27_br_tag &&
  soc1/core/rob/rob_uop_1_27_bypassable == soc2/core/rob/rob_uop_1_27_bypassable &&
  soc1/core/rob/rob_uop_1_27_csr_addr == soc2/core/rob/rob_uop_1_27_csr_addr &&
  soc1/core/rob/rob_uop_1_27_ctrl_br_type == soc2/core/rob/rob_uop_1_27_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_27_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_27_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_27_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_27_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_27_ctrl_imm_sel == soc2/core/rob/rob_uop_1_27_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_27_ctrl_is_load == soc2/core/rob/rob_uop_1_27_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_27_ctrl_is_sta == soc2/core/rob/rob_uop_1_27_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_27_ctrl_is_std == soc2/core/rob/rob_uop_1_27_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_27_ctrl_op1_sel == soc2/core/rob/rob_uop_1_27_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_27_ctrl_op2_sel == soc2/core/rob/rob_uop_1_27_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_27_ctrl_op_fcn == soc2/core/rob/rob_uop_1_27_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_27_debug_fsrc == soc2/core/rob/rob_uop_1_27_debug_fsrc &&
  soc1/core/rob/rob_uop_1_27_debug_inst == soc2/core/rob/rob_uop_1_27_debug_inst &&
  soc1/core/rob/rob_uop_1_27_debug_pc == soc2/core/rob/rob_uop_1_27_debug_pc &&
  soc1/core/rob/rob_uop_1_27_debug_tsrc == soc2/core/rob/rob_uop_1_27_debug_tsrc &&
  soc1/core/rob/rob_uop_1_27_dst_rtype == soc2/core/rob/rob_uop_1_27_dst_rtype &&
  soc1/core/rob/rob_uop_1_27_edge_inst == soc2/core/rob/rob_uop_1_27_edge_inst &&
  soc1/core/rob/rob_uop_1_27_exc_cause == soc2/core/rob/rob_uop_1_27_exc_cause &&
  soc1/core/rob/rob_uop_1_27_exception == soc2/core/rob/rob_uop_1_27_exception &&
  soc1/core/rob/rob_uop_1_27_flush_on_commit == soc2/core/rob/rob_uop_1_27_flush_on_commit &&
  soc1/core/rob/rob_uop_1_27_fp_single == soc2/core/rob/rob_uop_1_27_fp_single &&
  soc1/core/rob/rob_uop_1_27_fp_val == soc2/core/rob/rob_uop_1_27_fp_val &&
  soc1/core/rob/rob_uop_1_27_frs3_en == soc2/core/rob/rob_uop_1_27_frs3_en &&
  soc1/core/rob/rob_uop_1_27_ftq_idx == soc2/core/rob/rob_uop_1_27_ftq_idx &&
  soc1/core/rob/rob_uop_1_27_fu_code == soc2/core/rob/rob_uop_1_27_fu_code &&
  soc1/core/rob/rob_uop_1_27_imm_packed == soc2/core/rob/rob_uop_1_27_imm_packed &&
  soc1/core/rob/rob_uop_1_27_inst == soc2/core/rob/rob_uop_1_27_inst &&
  soc1/core/rob/rob_uop_1_27_iq_type == soc2/core/rob/rob_uop_1_27_iq_type &&
  soc1/core/rob/rob_uop_1_27_is_amo == soc2/core/rob/rob_uop_1_27_is_amo &&
  soc1/core/rob/rob_uop_1_27_is_br == soc2/core/rob/rob_uop_1_27_is_br &&
  soc1/core/rob/rob_uop_1_27_is_fence == soc2/core/rob/rob_uop_1_27_is_fence &&
  soc1/core/rob/rob_uop_1_27_is_fencei == soc2/core/rob/rob_uop_1_27_is_fencei &&
  soc1/core/rob/rob_uop_1_27_is_jal == soc2/core/rob/rob_uop_1_27_is_jal &&
  soc1/core/rob/rob_uop_1_27_is_jalr == soc2/core/rob/rob_uop_1_27_is_jalr &&
  soc1/core/rob/rob_uop_1_27_is_rvc == soc2/core/rob/rob_uop_1_27_is_rvc &&
  soc1/core/rob/rob_uop_1_27_is_sfb == soc2/core/rob/rob_uop_1_27_is_sfb &&
  soc1/core/rob/rob_uop_1_27_is_sys_pc2epc == soc2/core/rob/rob_uop_1_27_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_27_is_unique == soc2/core/rob/rob_uop_1_27_is_unique &&
  soc1/core/rob/rob_uop_1_27_iw_p1_poisoned == soc2/core/rob/rob_uop_1_27_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_27_iw_p2_poisoned == soc2/core/rob/rob_uop_1_27_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_27_iw_state == soc2/core/rob/rob_uop_1_27_iw_state &&
  soc1/core/rob/rob_uop_1_27_ldq_idx == soc2/core/rob/rob_uop_1_27_ldq_idx &&
  soc1/core/rob/rob_uop_1_27_ldst == soc2/core/rob/rob_uop_1_27_ldst &&
  soc1/core/rob/rob_uop_1_27_ldst_val == soc2/core/rob/rob_uop_1_27_ldst_val &&
  soc1/core/rob/rob_uop_1_27_lrs1 == soc2/core/rob/rob_uop_1_27_lrs1 &&
  soc1/core/rob/rob_uop_1_27_lrs1_rtype == soc2/core/rob/rob_uop_1_27_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_27_lrs2 == soc2/core/rob/rob_uop_1_27_lrs2 &&
  soc1/core/rob/rob_uop_1_27_lrs2_rtype == soc2/core/rob/rob_uop_1_27_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_27_lrs3 == soc2/core/rob/rob_uop_1_27_lrs3 &&
  soc1/core/rob/rob_uop_1_27_mem_cmd == soc2/core/rob/rob_uop_1_27_mem_cmd &&
  soc1/core/rob/rob_uop_1_27_mem_signed == soc2/core/rob/rob_uop_1_27_mem_signed &&
  soc1/core/rob/rob_uop_1_27_mem_size == soc2/core/rob/rob_uop_1_27_mem_size &&
  soc1/core/rob/rob_uop_1_27_pc_lob == soc2/core/rob/rob_uop_1_27_pc_lob &&
  soc1/core/rob/rob_uop_1_27_pdst == soc2/core/rob/rob_uop_1_27_pdst &&
  soc1/core/rob/rob_uop_1_27_prs1 == soc2/core/rob/rob_uop_1_27_prs1 &&
  soc1/core/rob/rob_uop_1_27_prs1_busy == soc2/core/rob/rob_uop_1_27_prs1_busy &&
  soc1/core/rob/rob_uop_1_27_prs2 == soc2/core/rob/rob_uop_1_27_prs2 &&
  soc1/core/rob/rob_uop_1_27_prs2_busy == soc2/core/rob/rob_uop_1_27_prs2_busy &&
  soc1/core/rob/rob_uop_1_27_prs3 == soc2/core/rob/rob_uop_1_27_prs3 &&
  soc1/core/rob/rob_uop_1_27_prs3_busy == soc2/core/rob/rob_uop_1_27_prs3_busy &&
  soc1/core/rob/rob_uop_1_27_rob_idx == soc2/core/rob/rob_uop_1_27_rob_idx &&
  soc1/core/rob/rob_uop_1_27_rxq_idx == soc2/core/rob/rob_uop_1_27_rxq_idx &&
  soc1/core/rob/rob_uop_1_27_stale_pdst == soc2/core/rob/rob_uop_1_27_stale_pdst &&
  soc1/core/rob/rob_uop_1_27_stq_idx == soc2/core/rob/rob_uop_1_27_stq_idx &&
  soc1/core/rob/rob_uop_1_27_taken == soc2/core/rob/rob_uop_1_27_taken &&
  soc1/core/rob/rob_uop_1_27_uopc == soc2/core/rob/rob_uop_1_27_uopc &&
  soc1/core/rob/rob_uop_1_27_uses_ldq == soc2/core/rob/rob_uop_1_27_uses_ldq &&
  soc1/core/rob/rob_uop_1_27_uses_stq == soc2/core/rob/rob_uop_1_27_uses_stq &&
  soc1/core/rob/rob_uop_1_27_xcpt_ae_if == soc2/core/rob/rob_uop_1_27_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_27_xcpt_ma_if == soc2/core/rob/rob_uop_1_27_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_27_xcpt_pf_if == soc2/core/rob/rob_uop_1_27_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_28_bp_debug_if == soc2/core/rob/rob_uop_1_28_bp_debug_if &&
  soc1/core/rob/rob_uop_1_28_bp_xcpt_if == soc2/core/rob/rob_uop_1_28_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_28_br_mask == soc2/core/rob/rob_uop_1_28_br_mask &&
  soc1/core/rob/rob_uop_1_28_br_tag == soc2/core/rob/rob_uop_1_28_br_tag &&
  soc1/core/rob/rob_uop_1_28_bypassable == soc2/core/rob/rob_uop_1_28_bypassable &&
  soc1/core/rob/rob_uop_1_28_csr_addr == soc2/core/rob/rob_uop_1_28_csr_addr &&
  soc1/core/rob/rob_uop_1_28_ctrl_br_type == soc2/core/rob/rob_uop_1_28_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_28_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_28_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_28_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_28_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_28_ctrl_imm_sel == soc2/core/rob/rob_uop_1_28_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_28_ctrl_is_load == soc2/core/rob/rob_uop_1_28_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_28_ctrl_is_sta == soc2/core/rob/rob_uop_1_28_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_28_ctrl_is_std == soc2/core/rob/rob_uop_1_28_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_28_ctrl_op1_sel == soc2/core/rob/rob_uop_1_28_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_28_ctrl_op2_sel == soc2/core/rob/rob_uop_1_28_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_28_ctrl_op_fcn == soc2/core/rob/rob_uop_1_28_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_28_debug_fsrc == soc2/core/rob/rob_uop_1_28_debug_fsrc &&
  soc1/core/rob/rob_uop_1_28_debug_inst == soc2/core/rob/rob_uop_1_28_debug_inst &&
  soc1/core/rob/rob_uop_1_28_debug_pc == soc2/core/rob/rob_uop_1_28_debug_pc &&
  soc1/core/rob/rob_uop_1_28_debug_tsrc == soc2/core/rob/rob_uop_1_28_debug_tsrc &&
  soc1/core/rob/rob_uop_1_28_dst_rtype == soc2/core/rob/rob_uop_1_28_dst_rtype &&
  soc1/core/rob/rob_uop_1_28_edge_inst == soc2/core/rob/rob_uop_1_28_edge_inst &&
  soc1/core/rob/rob_uop_1_28_exc_cause == soc2/core/rob/rob_uop_1_28_exc_cause &&
  soc1/core/rob/rob_uop_1_28_exception == soc2/core/rob/rob_uop_1_28_exception &&
  soc1/core/rob/rob_uop_1_28_flush_on_commit == soc2/core/rob/rob_uop_1_28_flush_on_commit &&
  soc1/core/rob/rob_uop_1_28_fp_single == soc2/core/rob/rob_uop_1_28_fp_single &&
  soc1/core/rob/rob_uop_1_28_fp_val == soc2/core/rob/rob_uop_1_28_fp_val &&
  soc1/core/rob/rob_uop_1_28_frs3_en == soc2/core/rob/rob_uop_1_28_frs3_en &&
  soc1/core/rob/rob_uop_1_28_ftq_idx == soc2/core/rob/rob_uop_1_28_ftq_idx &&
  soc1/core/rob/rob_uop_1_28_fu_code == soc2/core/rob/rob_uop_1_28_fu_code &&
  soc1/core/rob/rob_uop_1_28_imm_packed == soc2/core/rob/rob_uop_1_28_imm_packed &&
  soc1/core/rob/rob_uop_1_28_inst == soc2/core/rob/rob_uop_1_28_inst &&
  soc1/core/rob/rob_uop_1_28_iq_type == soc2/core/rob/rob_uop_1_28_iq_type &&
  soc1/core/rob/rob_uop_1_28_is_amo == soc2/core/rob/rob_uop_1_28_is_amo &&
  soc1/core/rob/rob_uop_1_28_is_br == soc2/core/rob/rob_uop_1_28_is_br &&
  soc1/core/rob/rob_uop_1_28_is_fence == soc2/core/rob/rob_uop_1_28_is_fence &&
  soc1/core/rob/rob_uop_1_28_is_fencei == soc2/core/rob/rob_uop_1_28_is_fencei &&
  soc1/core/rob/rob_uop_1_28_is_jal == soc2/core/rob/rob_uop_1_28_is_jal &&
  soc1/core/rob/rob_uop_1_28_is_jalr == soc2/core/rob/rob_uop_1_28_is_jalr &&
  soc1/core/rob/rob_uop_1_28_is_rvc == soc2/core/rob/rob_uop_1_28_is_rvc &&
  soc1/core/rob/rob_uop_1_28_is_sfb == soc2/core/rob/rob_uop_1_28_is_sfb &&
  soc1/core/rob/rob_uop_1_28_is_sys_pc2epc == soc2/core/rob/rob_uop_1_28_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_28_is_unique == soc2/core/rob/rob_uop_1_28_is_unique &&
  soc1/core/rob/rob_uop_1_28_iw_p1_poisoned == soc2/core/rob/rob_uop_1_28_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_28_iw_p2_poisoned == soc2/core/rob/rob_uop_1_28_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_28_iw_state == soc2/core/rob/rob_uop_1_28_iw_state &&
  soc1/core/rob/rob_uop_1_28_ldq_idx == soc2/core/rob/rob_uop_1_28_ldq_idx &&
  soc1/core/rob/rob_uop_1_28_ldst == soc2/core/rob/rob_uop_1_28_ldst &&
  soc1/core/rob/rob_uop_1_28_ldst_val == soc2/core/rob/rob_uop_1_28_ldst_val &&
  soc1/core/rob/rob_uop_1_28_lrs1 == soc2/core/rob/rob_uop_1_28_lrs1 &&
  soc1/core/rob/rob_uop_1_28_lrs1_rtype == soc2/core/rob/rob_uop_1_28_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_28_lrs2 == soc2/core/rob/rob_uop_1_28_lrs2 &&
  soc1/core/rob/rob_uop_1_28_lrs2_rtype == soc2/core/rob/rob_uop_1_28_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_28_lrs3 == soc2/core/rob/rob_uop_1_28_lrs3 &&
  soc1/core/rob/rob_uop_1_28_mem_cmd == soc2/core/rob/rob_uop_1_28_mem_cmd &&
  soc1/core/rob/rob_uop_1_28_mem_signed == soc2/core/rob/rob_uop_1_28_mem_signed &&
  soc1/core/rob/rob_uop_1_28_mem_size == soc2/core/rob/rob_uop_1_28_mem_size &&
  soc1/core/rob/rob_uop_1_28_pc_lob == soc2/core/rob/rob_uop_1_28_pc_lob &&
  soc1/core/rob/rob_uop_1_28_pdst == soc2/core/rob/rob_uop_1_28_pdst &&
  soc1/core/rob/rob_uop_1_28_prs1 == soc2/core/rob/rob_uop_1_28_prs1 &&
  soc1/core/rob/rob_uop_1_28_prs1_busy == soc2/core/rob/rob_uop_1_28_prs1_busy &&
  soc1/core/rob/rob_uop_1_28_prs2 == soc2/core/rob/rob_uop_1_28_prs2 &&
  soc1/core/rob/rob_uop_1_28_prs2_busy == soc2/core/rob/rob_uop_1_28_prs2_busy &&
  soc1/core/rob/rob_uop_1_28_prs3 == soc2/core/rob/rob_uop_1_28_prs3 &&
  soc1/core/rob/rob_uop_1_28_prs3_busy == soc2/core/rob/rob_uop_1_28_prs3_busy &&
  soc1/core/rob/rob_uop_1_28_rob_idx == soc2/core/rob/rob_uop_1_28_rob_idx &&
  soc1/core/rob/rob_uop_1_28_rxq_idx == soc2/core/rob/rob_uop_1_28_rxq_idx &&
  soc1/core/rob/rob_uop_1_28_stale_pdst == soc2/core/rob/rob_uop_1_28_stale_pdst &&
  soc1/core/rob/rob_uop_1_28_stq_idx == soc2/core/rob/rob_uop_1_28_stq_idx &&
  soc1/core/rob/rob_uop_1_28_taken == soc2/core/rob/rob_uop_1_28_taken &&
  soc1/core/rob/rob_uop_1_28_uopc == soc2/core/rob/rob_uop_1_28_uopc &&
  soc1/core/rob/rob_uop_1_28_uses_ldq == soc2/core/rob/rob_uop_1_28_uses_ldq &&
  soc1/core/rob/rob_uop_1_28_uses_stq == soc2/core/rob/rob_uop_1_28_uses_stq &&
  soc1/core/rob/rob_uop_1_28_xcpt_ae_if == soc2/core/rob/rob_uop_1_28_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_28_xcpt_ma_if == soc2/core/rob/rob_uop_1_28_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_28_xcpt_pf_if == soc2/core/rob/rob_uop_1_28_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_29_bp_debug_if == soc2/core/rob/rob_uop_1_29_bp_debug_if &&
  soc1/core/rob/rob_uop_1_29_bp_xcpt_if == soc2/core/rob/rob_uop_1_29_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_29_br_mask == soc2/core/rob/rob_uop_1_29_br_mask &&
  soc1/core/rob/rob_uop_1_29_br_tag == soc2/core/rob/rob_uop_1_29_br_tag &&
  soc1/core/rob/rob_uop_1_29_bypassable == soc2/core/rob/rob_uop_1_29_bypassable &&
  soc1/core/rob/rob_uop_1_29_csr_addr == soc2/core/rob/rob_uop_1_29_csr_addr &&
  soc1/core/rob/rob_uop_1_29_ctrl_br_type == soc2/core/rob/rob_uop_1_29_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_29_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_29_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_29_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_29_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_29_ctrl_imm_sel == soc2/core/rob/rob_uop_1_29_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_29_ctrl_is_load == soc2/core/rob/rob_uop_1_29_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_29_ctrl_is_sta == soc2/core/rob/rob_uop_1_29_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_29_ctrl_is_std == soc2/core/rob/rob_uop_1_29_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_29_ctrl_op1_sel == soc2/core/rob/rob_uop_1_29_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_29_ctrl_op2_sel == soc2/core/rob/rob_uop_1_29_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_29_ctrl_op_fcn == soc2/core/rob/rob_uop_1_29_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_29_debug_fsrc == soc2/core/rob/rob_uop_1_29_debug_fsrc &&
  soc1/core/rob/rob_uop_1_29_debug_inst == soc2/core/rob/rob_uop_1_29_debug_inst &&
  soc1/core/rob/rob_uop_1_29_debug_pc == soc2/core/rob/rob_uop_1_29_debug_pc &&
  soc1/core/rob/rob_uop_1_29_debug_tsrc == soc2/core/rob/rob_uop_1_29_debug_tsrc &&
  soc1/core/rob/rob_uop_1_29_dst_rtype == soc2/core/rob/rob_uop_1_29_dst_rtype &&
  soc1/core/rob/rob_uop_1_29_edge_inst == soc2/core/rob/rob_uop_1_29_edge_inst &&
  soc1/core/rob/rob_uop_1_29_exc_cause == soc2/core/rob/rob_uop_1_29_exc_cause &&
  soc1/core/rob/rob_uop_1_29_exception == soc2/core/rob/rob_uop_1_29_exception &&
  soc1/core/rob/rob_uop_1_29_flush_on_commit == soc2/core/rob/rob_uop_1_29_flush_on_commit &&
  soc1/core/rob/rob_uop_1_29_fp_single == soc2/core/rob/rob_uop_1_29_fp_single &&
  soc1/core/rob/rob_uop_1_29_fp_val == soc2/core/rob/rob_uop_1_29_fp_val &&
  soc1/core/rob/rob_uop_1_29_frs3_en == soc2/core/rob/rob_uop_1_29_frs3_en &&
  soc1/core/rob/rob_uop_1_29_ftq_idx == soc2/core/rob/rob_uop_1_29_ftq_idx &&
  soc1/core/rob/rob_uop_1_29_fu_code == soc2/core/rob/rob_uop_1_29_fu_code &&
  soc1/core/rob/rob_uop_1_29_imm_packed == soc2/core/rob/rob_uop_1_29_imm_packed &&
  soc1/core/rob/rob_uop_1_29_inst == soc2/core/rob/rob_uop_1_29_inst &&
  soc1/core/rob/rob_uop_1_29_iq_type == soc2/core/rob/rob_uop_1_29_iq_type &&
  soc1/core/rob/rob_uop_1_29_is_amo == soc2/core/rob/rob_uop_1_29_is_amo &&
  soc1/core/rob/rob_uop_1_29_is_br == soc2/core/rob/rob_uop_1_29_is_br &&
  soc1/core/rob/rob_uop_1_29_is_fence == soc2/core/rob/rob_uop_1_29_is_fence &&
  soc1/core/rob/rob_uop_1_29_is_fencei == soc2/core/rob/rob_uop_1_29_is_fencei &&
  soc1/core/rob/rob_uop_1_29_is_jal == soc2/core/rob/rob_uop_1_29_is_jal &&
  soc1/core/rob/rob_uop_1_29_is_jalr == soc2/core/rob/rob_uop_1_29_is_jalr &&
  soc1/core/rob/rob_uop_1_29_is_rvc == soc2/core/rob/rob_uop_1_29_is_rvc &&
  soc1/core/rob/rob_uop_1_29_is_sfb == soc2/core/rob/rob_uop_1_29_is_sfb &&
  soc1/core/rob/rob_uop_1_29_is_sys_pc2epc == soc2/core/rob/rob_uop_1_29_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_29_is_unique == soc2/core/rob/rob_uop_1_29_is_unique &&
  soc1/core/rob/rob_uop_1_29_iw_p1_poisoned == soc2/core/rob/rob_uop_1_29_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_29_iw_p2_poisoned == soc2/core/rob/rob_uop_1_29_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_29_iw_state == soc2/core/rob/rob_uop_1_29_iw_state &&
  soc1/core/rob/rob_uop_1_29_ldq_idx == soc2/core/rob/rob_uop_1_29_ldq_idx &&
  soc1/core/rob/rob_uop_1_29_ldst == soc2/core/rob/rob_uop_1_29_ldst &&
  soc1/core/rob/rob_uop_1_29_ldst_val == soc2/core/rob/rob_uop_1_29_ldst_val &&
  soc1/core/rob/rob_uop_1_29_lrs1 == soc2/core/rob/rob_uop_1_29_lrs1 &&
  soc1/core/rob/rob_uop_1_29_lrs1_rtype == soc2/core/rob/rob_uop_1_29_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_29_lrs2 == soc2/core/rob/rob_uop_1_29_lrs2 &&
  soc1/core/rob/rob_uop_1_29_lrs2_rtype == soc2/core/rob/rob_uop_1_29_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_29_lrs3 == soc2/core/rob/rob_uop_1_29_lrs3 &&
  soc1/core/rob/rob_uop_1_29_mem_cmd == soc2/core/rob/rob_uop_1_29_mem_cmd &&
  soc1/core/rob/rob_uop_1_29_mem_signed == soc2/core/rob/rob_uop_1_29_mem_signed &&
  soc1/core/rob/rob_uop_1_29_mem_size == soc2/core/rob/rob_uop_1_29_mem_size &&
  soc1/core/rob/rob_uop_1_29_pc_lob == soc2/core/rob/rob_uop_1_29_pc_lob &&
  soc1/core/rob/rob_uop_1_29_pdst == soc2/core/rob/rob_uop_1_29_pdst &&
  soc1/core/rob/rob_uop_1_29_prs1 == soc2/core/rob/rob_uop_1_29_prs1 &&
  soc1/core/rob/rob_uop_1_29_prs1_busy == soc2/core/rob/rob_uop_1_29_prs1_busy &&
  soc1/core/rob/rob_uop_1_29_prs2 == soc2/core/rob/rob_uop_1_29_prs2 &&
  soc1/core/rob/rob_uop_1_29_prs2_busy == soc2/core/rob/rob_uop_1_29_prs2_busy &&
  soc1/core/rob/rob_uop_1_29_prs3 == soc2/core/rob/rob_uop_1_29_prs3 &&
  soc1/core/rob/rob_uop_1_29_prs3_busy == soc2/core/rob/rob_uop_1_29_prs3_busy &&
  soc1/core/rob/rob_uop_1_29_rob_idx == soc2/core/rob/rob_uop_1_29_rob_idx &&
  soc1/core/rob/rob_uop_1_29_rxq_idx == soc2/core/rob/rob_uop_1_29_rxq_idx &&
  soc1/core/rob/rob_uop_1_29_stale_pdst == soc2/core/rob/rob_uop_1_29_stale_pdst &&
  soc1/core/rob/rob_uop_1_29_stq_idx == soc2/core/rob/rob_uop_1_29_stq_idx &&
  soc1/core/rob/rob_uop_1_29_taken == soc2/core/rob/rob_uop_1_29_taken &&
  soc1/core/rob/rob_uop_1_29_uopc == soc2/core/rob/rob_uop_1_29_uopc &&
  soc1/core/rob/rob_uop_1_29_uses_ldq == soc2/core/rob/rob_uop_1_29_uses_ldq &&
  soc1/core/rob/rob_uop_1_29_uses_stq == soc2/core/rob/rob_uop_1_29_uses_stq &&
  soc1/core/rob/rob_uop_1_29_xcpt_ae_if == soc2/core/rob/rob_uop_1_29_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_29_xcpt_ma_if == soc2/core/rob/rob_uop_1_29_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_29_xcpt_pf_if == soc2/core/rob/rob_uop_1_29_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_2_bp_debug_if == soc2/core/rob/rob_uop_1_2_bp_debug_if &&
  soc1/core/rob/rob_uop_1_2_bp_xcpt_if == soc2/core/rob/rob_uop_1_2_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_2_br_mask == soc2/core/rob/rob_uop_1_2_br_mask &&
  soc1/core/rob/rob_uop_1_2_br_tag == soc2/core/rob/rob_uop_1_2_br_tag &&
  soc1/core/rob/rob_uop_1_2_bypassable == soc2/core/rob/rob_uop_1_2_bypassable &&
  soc1/core/rob/rob_uop_1_2_csr_addr == soc2/core/rob/rob_uop_1_2_csr_addr &&
  soc1/core/rob/rob_uop_1_2_ctrl_br_type == soc2/core/rob/rob_uop_1_2_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_2_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_2_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_2_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_2_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_2_ctrl_imm_sel == soc2/core/rob/rob_uop_1_2_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_2_ctrl_is_load == soc2/core/rob/rob_uop_1_2_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_2_ctrl_is_sta == soc2/core/rob/rob_uop_1_2_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_2_ctrl_is_std == soc2/core/rob/rob_uop_1_2_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_2_ctrl_op1_sel == soc2/core/rob/rob_uop_1_2_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_2_ctrl_op2_sel == soc2/core/rob/rob_uop_1_2_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_2_ctrl_op_fcn == soc2/core/rob/rob_uop_1_2_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_2_debug_fsrc == soc2/core/rob/rob_uop_1_2_debug_fsrc &&
  soc1/core/rob/rob_uop_1_2_debug_inst == soc2/core/rob/rob_uop_1_2_debug_inst &&
  soc1/core/rob/rob_uop_1_2_debug_pc == soc2/core/rob/rob_uop_1_2_debug_pc &&
  soc1/core/rob/rob_uop_1_2_debug_tsrc == soc2/core/rob/rob_uop_1_2_debug_tsrc &&
  soc1/core/rob/rob_uop_1_2_dst_rtype == soc2/core/rob/rob_uop_1_2_dst_rtype &&
  soc1/core/rob/rob_uop_1_2_edge_inst == soc2/core/rob/rob_uop_1_2_edge_inst &&
  soc1/core/rob/rob_uop_1_2_exc_cause == soc2/core/rob/rob_uop_1_2_exc_cause &&
  soc1/core/rob/rob_uop_1_2_exception == soc2/core/rob/rob_uop_1_2_exception &&
  soc1/core/rob/rob_uop_1_2_flush_on_commit == soc2/core/rob/rob_uop_1_2_flush_on_commit &&
  soc1/core/rob/rob_uop_1_2_fp_single == soc2/core/rob/rob_uop_1_2_fp_single &&
  soc1/core/rob/rob_uop_1_2_fp_val == soc2/core/rob/rob_uop_1_2_fp_val &&
  soc1/core/rob/rob_uop_1_2_frs3_en == soc2/core/rob/rob_uop_1_2_frs3_en &&
  soc1/core/rob/rob_uop_1_2_ftq_idx == soc2/core/rob/rob_uop_1_2_ftq_idx &&
  soc1/core/rob/rob_uop_1_2_fu_code == soc2/core/rob/rob_uop_1_2_fu_code &&
  soc1/core/rob/rob_uop_1_2_imm_packed == soc2/core/rob/rob_uop_1_2_imm_packed &&
  soc1/core/rob/rob_uop_1_2_inst == soc2/core/rob/rob_uop_1_2_inst &&
  soc1/core/rob/rob_uop_1_2_iq_type == soc2/core/rob/rob_uop_1_2_iq_type &&
  soc1/core/rob/rob_uop_1_2_is_amo == soc2/core/rob/rob_uop_1_2_is_amo &&
  soc1/core/rob/rob_uop_1_2_is_br == soc2/core/rob/rob_uop_1_2_is_br &&
  soc1/core/rob/rob_uop_1_2_is_fence == soc2/core/rob/rob_uop_1_2_is_fence &&
  soc1/core/rob/rob_uop_1_2_is_fencei == soc2/core/rob/rob_uop_1_2_is_fencei &&
  soc1/core/rob/rob_uop_1_2_is_jal == soc2/core/rob/rob_uop_1_2_is_jal &&
  soc1/core/rob/rob_uop_1_2_is_jalr == soc2/core/rob/rob_uop_1_2_is_jalr &&
  soc1/core/rob/rob_uop_1_2_is_rvc == soc2/core/rob/rob_uop_1_2_is_rvc &&
  soc1/core/rob/rob_uop_1_2_is_sfb == soc2/core/rob/rob_uop_1_2_is_sfb &&
  soc1/core/rob/rob_uop_1_2_is_sys_pc2epc == soc2/core/rob/rob_uop_1_2_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_2_is_unique == soc2/core/rob/rob_uop_1_2_is_unique &&
  soc1/core/rob/rob_uop_1_2_iw_p1_poisoned == soc2/core/rob/rob_uop_1_2_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_2_iw_p2_poisoned == soc2/core/rob/rob_uop_1_2_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_2_iw_state == soc2/core/rob/rob_uop_1_2_iw_state &&
  soc1/core/rob/rob_uop_1_2_ldq_idx == soc2/core/rob/rob_uop_1_2_ldq_idx &&
  soc1/core/rob/rob_uop_1_2_ldst == soc2/core/rob/rob_uop_1_2_ldst &&
  soc1/core/rob/rob_uop_1_2_ldst_val == soc2/core/rob/rob_uop_1_2_ldst_val &&
  soc1/core/rob/rob_uop_1_2_lrs1 == soc2/core/rob/rob_uop_1_2_lrs1 &&
  soc1/core/rob/rob_uop_1_2_lrs1_rtype == soc2/core/rob/rob_uop_1_2_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_2_lrs2 == soc2/core/rob/rob_uop_1_2_lrs2 &&
  soc1/core/rob/rob_uop_1_2_lrs2_rtype == soc2/core/rob/rob_uop_1_2_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_2_lrs3 == soc2/core/rob/rob_uop_1_2_lrs3 &&
  soc1/core/rob/rob_uop_1_2_mem_cmd == soc2/core/rob/rob_uop_1_2_mem_cmd &&
  soc1/core/rob/rob_uop_1_2_mem_signed == soc2/core/rob/rob_uop_1_2_mem_signed &&
  soc1/core/rob/rob_uop_1_2_mem_size == soc2/core/rob/rob_uop_1_2_mem_size &&
  soc1/core/rob/rob_uop_1_2_pc_lob == soc2/core/rob/rob_uop_1_2_pc_lob &&
  soc1/core/rob/rob_uop_1_2_pdst == soc2/core/rob/rob_uop_1_2_pdst &&
  soc1/core/rob/rob_uop_1_2_prs1 == soc2/core/rob/rob_uop_1_2_prs1 &&
  soc1/core/rob/rob_uop_1_2_prs1_busy == soc2/core/rob/rob_uop_1_2_prs1_busy &&
  soc1/core/rob/rob_uop_1_2_prs2 == soc2/core/rob/rob_uop_1_2_prs2 &&
  soc1/core/rob/rob_uop_1_2_prs2_busy == soc2/core/rob/rob_uop_1_2_prs2_busy &&
  soc1/core/rob/rob_uop_1_2_prs3 == soc2/core/rob/rob_uop_1_2_prs3 &&
  soc1/core/rob/rob_uop_1_2_prs3_busy == soc2/core/rob/rob_uop_1_2_prs3_busy &&
  soc1/core/rob/rob_uop_1_2_rob_idx == soc2/core/rob/rob_uop_1_2_rob_idx &&
  soc1/core/rob/rob_uop_1_2_rxq_idx == soc2/core/rob/rob_uop_1_2_rxq_idx &&
  soc1/core/rob/rob_uop_1_2_stale_pdst == soc2/core/rob/rob_uop_1_2_stale_pdst &&
  soc1/core/rob/rob_uop_1_2_stq_idx == soc2/core/rob/rob_uop_1_2_stq_idx &&
  soc1/core/rob/rob_uop_1_2_taken == soc2/core/rob/rob_uop_1_2_taken &&
  soc1/core/rob/rob_uop_1_2_uopc == soc2/core/rob/rob_uop_1_2_uopc &&
  soc1/core/rob/rob_uop_1_2_uses_ldq == soc2/core/rob/rob_uop_1_2_uses_ldq &&
  soc1/core/rob/rob_uop_1_2_uses_stq == soc2/core/rob/rob_uop_1_2_uses_stq &&
  soc1/core/rob/rob_uop_1_2_xcpt_ae_if == soc2/core/rob/rob_uop_1_2_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_2_xcpt_ma_if == soc2/core/rob/rob_uop_1_2_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_2_xcpt_pf_if == soc2/core/rob/rob_uop_1_2_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_30_bp_debug_if == soc2/core/rob/rob_uop_1_30_bp_debug_if &&
  soc1/core/rob/rob_uop_1_30_bp_xcpt_if == soc2/core/rob/rob_uop_1_30_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_30_br_mask == soc2/core/rob/rob_uop_1_30_br_mask &&
  soc1/core/rob/rob_uop_1_30_br_tag == soc2/core/rob/rob_uop_1_30_br_tag &&
  soc1/core/rob/rob_uop_1_30_bypassable == soc2/core/rob/rob_uop_1_30_bypassable &&
  soc1/core/rob/rob_uop_1_30_csr_addr == soc2/core/rob/rob_uop_1_30_csr_addr &&
  soc1/core/rob/rob_uop_1_30_ctrl_br_type == soc2/core/rob/rob_uop_1_30_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_30_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_30_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_30_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_30_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_30_ctrl_imm_sel == soc2/core/rob/rob_uop_1_30_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_30_ctrl_is_load == soc2/core/rob/rob_uop_1_30_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_30_ctrl_is_sta == soc2/core/rob/rob_uop_1_30_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_30_ctrl_is_std == soc2/core/rob/rob_uop_1_30_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_30_ctrl_op1_sel == soc2/core/rob/rob_uop_1_30_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_30_ctrl_op2_sel == soc2/core/rob/rob_uop_1_30_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_30_ctrl_op_fcn == soc2/core/rob/rob_uop_1_30_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_30_debug_fsrc == soc2/core/rob/rob_uop_1_30_debug_fsrc &&
  soc1/core/rob/rob_uop_1_30_debug_inst == soc2/core/rob/rob_uop_1_30_debug_inst &&
  soc1/core/rob/rob_uop_1_30_debug_pc == soc2/core/rob/rob_uop_1_30_debug_pc &&
  soc1/core/rob/rob_uop_1_30_debug_tsrc == soc2/core/rob/rob_uop_1_30_debug_tsrc &&
  soc1/core/rob/rob_uop_1_30_dst_rtype == soc2/core/rob/rob_uop_1_30_dst_rtype &&
  soc1/core/rob/rob_uop_1_30_edge_inst == soc2/core/rob/rob_uop_1_30_edge_inst &&
  soc1/core/rob/rob_uop_1_30_exc_cause == soc2/core/rob/rob_uop_1_30_exc_cause &&
  soc1/core/rob/rob_uop_1_30_exception == soc2/core/rob/rob_uop_1_30_exception &&
  soc1/core/rob/rob_uop_1_30_flush_on_commit == soc2/core/rob/rob_uop_1_30_flush_on_commit &&
  soc1/core/rob/rob_uop_1_30_fp_single == soc2/core/rob/rob_uop_1_30_fp_single &&
  soc1/core/rob/rob_uop_1_30_fp_val == soc2/core/rob/rob_uop_1_30_fp_val &&
  soc1/core/rob/rob_uop_1_30_frs3_en == soc2/core/rob/rob_uop_1_30_frs3_en &&
  soc1/core/rob/rob_uop_1_30_ftq_idx == soc2/core/rob/rob_uop_1_30_ftq_idx &&
  soc1/core/rob/rob_uop_1_30_fu_code == soc2/core/rob/rob_uop_1_30_fu_code &&
  soc1/core/rob/rob_uop_1_30_imm_packed == soc2/core/rob/rob_uop_1_30_imm_packed &&
  soc1/core/rob/rob_uop_1_30_inst == soc2/core/rob/rob_uop_1_30_inst &&
  soc1/core/rob/rob_uop_1_30_iq_type == soc2/core/rob/rob_uop_1_30_iq_type &&
  soc1/core/rob/rob_uop_1_30_is_amo == soc2/core/rob/rob_uop_1_30_is_amo &&
  soc1/core/rob/rob_uop_1_30_is_br == soc2/core/rob/rob_uop_1_30_is_br &&
  soc1/core/rob/rob_uop_1_30_is_fence == soc2/core/rob/rob_uop_1_30_is_fence &&
  soc1/core/rob/rob_uop_1_30_is_fencei == soc2/core/rob/rob_uop_1_30_is_fencei &&
  soc1/core/rob/rob_uop_1_30_is_jal == soc2/core/rob/rob_uop_1_30_is_jal &&
  soc1/core/rob/rob_uop_1_30_is_jalr == soc2/core/rob/rob_uop_1_30_is_jalr &&
  soc1/core/rob/rob_uop_1_30_is_rvc == soc2/core/rob/rob_uop_1_30_is_rvc &&
  soc1/core/rob/rob_uop_1_30_is_sfb == soc2/core/rob/rob_uop_1_30_is_sfb &&
  soc1/core/rob/rob_uop_1_30_is_sys_pc2epc == soc2/core/rob/rob_uop_1_30_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_30_is_unique == soc2/core/rob/rob_uop_1_30_is_unique &&
  soc1/core/rob/rob_uop_1_30_iw_p1_poisoned == soc2/core/rob/rob_uop_1_30_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_30_iw_p2_poisoned == soc2/core/rob/rob_uop_1_30_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_30_iw_state == soc2/core/rob/rob_uop_1_30_iw_state &&
  soc1/core/rob/rob_uop_1_30_ldq_idx == soc2/core/rob/rob_uop_1_30_ldq_idx &&
  soc1/core/rob/rob_uop_1_30_ldst == soc2/core/rob/rob_uop_1_30_ldst &&
  soc1/core/rob/rob_uop_1_30_ldst_val == soc2/core/rob/rob_uop_1_30_ldst_val &&
  soc1/core/rob/rob_uop_1_30_lrs1 == soc2/core/rob/rob_uop_1_30_lrs1 &&
  soc1/core/rob/rob_uop_1_30_lrs1_rtype == soc2/core/rob/rob_uop_1_30_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_30_lrs2 == soc2/core/rob/rob_uop_1_30_lrs2 &&
  soc1/core/rob/rob_uop_1_30_lrs2_rtype == soc2/core/rob/rob_uop_1_30_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_30_lrs3 == soc2/core/rob/rob_uop_1_30_lrs3 &&
  soc1/core/rob/rob_uop_1_30_mem_cmd == soc2/core/rob/rob_uop_1_30_mem_cmd &&
  soc1/core/rob/rob_uop_1_30_mem_signed == soc2/core/rob/rob_uop_1_30_mem_signed &&
  soc1/core/rob/rob_uop_1_30_mem_size == soc2/core/rob/rob_uop_1_30_mem_size &&
  soc1/core/rob/rob_uop_1_30_pc_lob == soc2/core/rob/rob_uop_1_30_pc_lob &&
  soc1/core/rob/rob_uop_1_30_pdst == soc2/core/rob/rob_uop_1_30_pdst &&
  soc1/core/rob/rob_uop_1_30_prs1 == soc2/core/rob/rob_uop_1_30_prs1 &&
  soc1/core/rob/rob_uop_1_30_prs1_busy == soc2/core/rob/rob_uop_1_30_prs1_busy &&
  soc1/core/rob/rob_uop_1_30_prs2 == soc2/core/rob/rob_uop_1_30_prs2 &&
  soc1/core/rob/rob_uop_1_30_prs2_busy == soc2/core/rob/rob_uop_1_30_prs2_busy &&
  soc1/core/rob/rob_uop_1_30_prs3 == soc2/core/rob/rob_uop_1_30_prs3 &&
  soc1/core/rob/rob_uop_1_30_prs3_busy == soc2/core/rob/rob_uop_1_30_prs3_busy &&
  soc1/core/rob/rob_uop_1_30_rob_idx == soc2/core/rob/rob_uop_1_30_rob_idx &&
  soc1/core/rob/rob_uop_1_30_rxq_idx == soc2/core/rob/rob_uop_1_30_rxq_idx &&
  soc1/core/rob/rob_uop_1_30_stale_pdst == soc2/core/rob/rob_uop_1_30_stale_pdst &&
  soc1/core/rob/rob_uop_1_30_stq_idx == soc2/core/rob/rob_uop_1_30_stq_idx &&
  soc1/core/rob/rob_uop_1_30_taken == soc2/core/rob/rob_uop_1_30_taken &&
  soc1/core/rob/rob_uop_1_30_uopc == soc2/core/rob/rob_uop_1_30_uopc &&
  soc1/core/rob/rob_uop_1_30_uses_ldq == soc2/core/rob/rob_uop_1_30_uses_ldq &&
  soc1/core/rob/rob_uop_1_30_uses_stq == soc2/core/rob/rob_uop_1_30_uses_stq &&
  soc1/core/rob/rob_uop_1_30_xcpt_ae_if == soc2/core/rob/rob_uop_1_30_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_30_xcpt_ma_if == soc2/core/rob/rob_uop_1_30_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_30_xcpt_pf_if == soc2/core/rob/rob_uop_1_30_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_31_bp_debug_if == soc2/core/rob/rob_uop_1_31_bp_debug_if &&
  soc1/core/rob/rob_uop_1_31_bp_xcpt_if == soc2/core/rob/rob_uop_1_31_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_31_br_mask == soc2/core/rob/rob_uop_1_31_br_mask &&
  soc1/core/rob/rob_uop_1_31_br_tag == soc2/core/rob/rob_uop_1_31_br_tag &&
  soc1/core/rob/rob_uop_1_31_bypassable == soc2/core/rob/rob_uop_1_31_bypassable &&
  soc1/core/rob/rob_uop_1_31_csr_addr == soc2/core/rob/rob_uop_1_31_csr_addr &&
  soc1/core/rob/rob_uop_1_31_ctrl_br_type == soc2/core/rob/rob_uop_1_31_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_31_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_31_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_31_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_31_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_31_ctrl_imm_sel == soc2/core/rob/rob_uop_1_31_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_31_ctrl_is_load == soc2/core/rob/rob_uop_1_31_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_31_ctrl_is_sta == soc2/core/rob/rob_uop_1_31_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_31_ctrl_is_std == soc2/core/rob/rob_uop_1_31_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_31_ctrl_op1_sel == soc2/core/rob/rob_uop_1_31_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_31_ctrl_op2_sel == soc2/core/rob/rob_uop_1_31_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_31_ctrl_op_fcn == soc2/core/rob/rob_uop_1_31_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_31_debug_fsrc == soc2/core/rob/rob_uop_1_31_debug_fsrc &&
  soc1/core/rob/rob_uop_1_31_debug_inst == soc2/core/rob/rob_uop_1_31_debug_inst &&
  soc1/core/rob/rob_uop_1_31_debug_pc == soc2/core/rob/rob_uop_1_31_debug_pc &&
  soc1/core/rob/rob_uop_1_31_debug_tsrc == soc2/core/rob/rob_uop_1_31_debug_tsrc &&
  soc1/core/rob/rob_uop_1_31_dst_rtype == soc2/core/rob/rob_uop_1_31_dst_rtype &&
  soc1/core/rob/rob_uop_1_31_edge_inst == soc2/core/rob/rob_uop_1_31_edge_inst &&
  soc1/core/rob/rob_uop_1_31_exc_cause == soc2/core/rob/rob_uop_1_31_exc_cause &&
  soc1/core/rob/rob_uop_1_31_exception == soc2/core/rob/rob_uop_1_31_exception &&
  soc1/core/rob/rob_uop_1_31_flush_on_commit == soc2/core/rob/rob_uop_1_31_flush_on_commit &&
  soc1/core/rob/rob_uop_1_31_fp_single == soc2/core/rob/rob_uop_1_31_fp_single &&
  soc1/core/rob/rob_uop_1_31_fp_val == soc2/core/rob/rob_uop_1_31_fp_val &&
  soc1/core/rob/rob_uop_1_31_frs3_en == soc2/core/rob/rob_uop_1_31_frs3_en &&
  soc1/core/rob/rob_uop_1_31_ftq_idx == soc2/core/rob/rob_uop_1_31_ftq_idx &&
  soc1/core/rob/rob_uop_1_31_fu_code == soc2/core/rob/rob_uop_1_31_fu_code &&
  soc1/core/rob/rob_uop_1_31_imm_packed == soc2/core/rob/rob_uop_1_31_imm_packed &&
  soc1/core/rob/rob_uop_1_31_inst == soc2/core/rob/rob_uop_1_31_inst &&
  soc1/core/rob/rob_uop_1_31_iq_type == soc2/core/rob/rob_uop_1_31_iq_type &&
  soc1/core/rob/rob_uop_1_31_is_amo == soc2/core/rob/rob_uop_1_31_is_amo &&
  soc1/core/rob/rob_uop_1_31_is_br == soc2/core/rob/rob_uop_1_31_is_br &&
  soc1/core/rob/rob_uop_1_31_is_fence == soc2/core/rob/rob_uop_1_31_is_fence &&
  soc1/core/rob/rob_uop_1_31_is_fencei == soc2/core/rob/rob_uop_1_31_is_fencei &&
  soc1/core/rob/rob_uop_1_31_is_jal == soc2/core/rob/rob_uop_1_31_is_jal &&
  soc1/core/rob/rob_uop_1_31_is_jalr == soc2/core/rob/rob_uop_1_31_is_jalr &&
  soc1/core/rob/rob_uop_1_31_is_rvc == soc2/core/rob/rob_uop_1_31_is_rvc &&
  soc1/core/rob/rob_uop_1_31_is_sfb == soc2/core/rob/rob_uop_1_31_is_sfb &&
  soc1/core/rob/rob_uop_1_31_is_sys_pc2epc == soc2/core/rob/rob_uop_1_31_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_31_is_unique == soc2/core/rob/rob_uop_1_31_is_unique &&
  soc1/core/rob/rob_uop_1_31_iw_p1_poisoned == soc2/core/rob/rob_uop_1_31_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_31_iw_p2_poisoned == soc2/core/rob/rob_uop_1_31_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_31_iw_state == soc2/core/rob/rob_uop_1_31_iw_state &&
  soc1/core/rob/rob_uop_1_31_ldq_idx == soc2/core/rob/rob_uop_1_31_ldq_idx &&
  soc1/core/rob/rob_uop_1_31_ldst == soc2/core/rob/rob_uop_1_31_ldst &&
  soc1/core/rob/rob_uop_1_31_ldst_val == soc2/core/rob/rob_uop_1_31_ldst_val &&
  soc1/core/rob/rob_uop_1_31_lrs1 == soc2/core/rob/rob_uop_1_31_lrs1 &&
  soc1/core/rob/rob_uop_1_31_lrs1_rtype == soc2/core/rob/rob_uop_1_31_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_31_lrs2 == soc2/core/rob/rob_uop_1_31_lrs2 &&
  soc1/core/rob/rob_uop_1_31_lrs2_rtype == soc2/core/rob/rob_uop_1_31_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_31_lrs3 == soc2/core/rob/rob_uop_1_31_lrs3 &&
  soc1/core/rob/rob_uop_1_31_mem_cmd == soc2/core/rob/rob_uop_1_31_mem_cmd &&
  soc1/core/rob/rob_uop_1_31_mem_signed == soc2/core/rob/rob_uop_1_31_mem_signed &&
  soc1/core/rob/rob_uop_1_31_mem_size == soc2/core/rob/rob_uop_1_31_mem_size &&
  soc1/core/rob/rob_uop_1_31_pc_lob == soc2/core/rob/rob_uop_1_31_pc_lob &&
  soc1/core/rob/rob_uop_1_31_pdst == soc2/core/rob/rob_uop_1_31_pdst &&
  soc1/core/rob/rob_uop_1_31_prs1 == soc2/core/rob/rob_uop_1_31_prs1 &&
  soc1/core/rob/rob_uop_1_31_prs1_busy == soc2/core/rob/rob_uop_1_31_prs1_busy &&
  soc1/core/rob/rob_uop_1_31_prs2 == soc2/core/rob/rob_uop_1_31_prs2 &&
  soc1/core/rob/rob_uop_1_31_prs2_busy == soc2/core/rob/rob_uop_1_31_prs2_busy &&
  soc1/core/rob/rob_uop_1_31_prs3 == soc2/core/rob/rob_uop_1_31_prs3 &&
  soc1/core/rob/rob_uop_1_31_prs3_busy == soc2/core/rob/rob_uop_1_31_prs3_busy &&
  soc1/core/rob/rob_uop_1_31_rob_idx == soc2/core/rob/rob_uop_1_31_rob_idx &&
  soc1/core/rob/rob_uop_1_31_rxq_idx == soc2/core/rob/rob_uop_1_31_rxq_idx &&
  soc1/core/rob/rob_uop_1_31_stale_pdst == soc2/core/rob/rob_uop_1_31_stale_pdst &&
  soc1/core/rob/rob_uop_1_31_stq_idx == soc2/core/rob/rob_uop_1_31_stq_idx &&
  soc1/core/rob/rob_uop_1_31_taken == soc2/core/rob/rob_uop_1_31_taken &&
  soc1/core/rob/rob_uop_1_31_uopc == soc2/core/rob/rob_uop_1_31_uopc &&
  soc1/core/rob/rob_uop_1_31_uses_ldq == soc2/core/rob/rob_uop_1_31_uses_ldq &&
  soc1/core/rob/rob_uop_1_31_uses_stq == soc2/core/rob/rob_uop_1_31_uses_stq &&
  soc1/core/rob/rob_uop_1_31_xcpt_ae_if == soc2/core/rob/rob_uop_1_31_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_31_xcpt_ma_if == soc2/core/rob/rob_uop_1_31_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_31_xcpt_pf_if == soc2/core/rob/rob_uop_1_31_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_3_bp_debug_if == soc2/core/rob/rob_uop_1_3_bp_debug_if &&
  soc1/core/rob/rob_uop_1_3_bp_xcpt_if == soc2/core/rob/rob_uop_1_3_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_3_br_mask == soc2/core/rob/rob_uop_1_3_br_mask &&
  soc1/core/rob/rob_uop_1_3_br_tag == soc2/core/rob/rob_uop_1_3_br_tag &&
  soc1/core/rob/rob_uop_1_3_bypassable == soc2/core/rob/rob_uop_1_3_bypassable &&
  soc1/core/rob/rob_uop_1_3_csr_addr == soc2/core/rob/rob_uop_1_3_csr_addr &&
  soc1/core/rob/rob_uop_1_3_ctrl_br_type == soc2/core/rob/rob_uop_1_3_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_3_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_3_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_3_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_3_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_3_ctrl_imm_sel == soc2/core/rob/rob_uop_1_3_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_3_ctrl_is_load == soc2/core/rob/rob_uop_1_3_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_3_ctrl_is_sta == soc2/core/rob/rob_uop_1_3_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_3_ctrl_is_std == soc2/core/rob/rob_uop_1_3_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_3_ctrl_op1_sel == soc2/core/rob/rob_uop_1_3_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_3_ctrl_op2_sel == soc2/core/rob/rob_uop_1_3_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_3_ctrl_op_fcn == soc2/core/rob/rob_uop_1_3_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_3_debug_fsrc == soc2/core/rob/rob_uop_1_3_debug_fsrc &&
  soc1/core/rob/rob_uop_1_3_debug_inst == soc2/core/rob/rob_uop_1_3_debug_inst &&
  soc1/core/rob/rob_uop_1_3_debug_pc == soc2/core/rob/rob_uop_1_3_debug_pc &&
  soc1/core/rob/rob_uop_1_3_debug_tsrc == soc2/core/rob/rob_uop_1_3_debug_tsrc &&
  soc1/core/rob/rob_uop_1_3_dst_rtype == soc2/core/rob/rob_uop_1_3_dst_rtype &&
  soc1/core/rob/rob_uop_1_3_edge_inst == soc2/core/rob/rob_uop_1_3_edge_inst &&
  soc1/core/rob/rob_uop_1_3_exc_cause == soc2/core/rob/rob_uop_1_3_exc_cause &&
  soc1/core/rob/rob_uop_1_3_exception == soc2/core/rob/rob_uop_1_3_exception &&
  soc1/core/rob/rob_uop_1_3_flush_on_commit == soc2/core/rob/rob_uop_1_3_flush_on_commit &&
  soc1/core/rob/rob_uop_1_3_fp_single == soc2/core/rob/rob_uop_1_3_fp_single &&
  soc1/core/rob/rob_uop_1_3_fp_val == soc2/core/rob/rob_uop_1_3_fp_val &&
  soc1/core/rob/rob_uop_1_3_frs3_en == soc2/core/rob/rob_uop_1_3_frs3_en &&
  soc1/core/rob/rob_uop_1_3_ftq_idx == soc2/core/rob/rob_uop_1_3_ftq_idx &&
  soc1/core/rob/rob_uop_1_3_fu_code == soc2/core/rob/rob_uop_1_3_fu_code &&
  soc1/core/rob/rob_uop_1_3_imm_packed == soc2/core/rob/rob_uop_1_3_imm_packed &&
  soc1/core/rob/rob_uop_1_3_inst == soc2/core/rob/rob_uop_1_3_inst &&
  soc1/core/rob/rob_uop_1_3_iq_type == soc2/core/rob/rob_uop_1_3_iq_type &&
  soc1/core/rob/rob_uop_1_3_is_amo == soc2/core/rob/rob_uop_1_3_is_amo &&
  soc1/core/rob/rob_uop_1_3_is_br == soc2/core/rob/rob_uop_1_3_is_br &&
  soc1/core/rob/rob_uop_1_3_is_fence == soc2/core/rob/rob_uop_1_3_is_fence &&
  soc1/core/rob/rob_uop_1_3_is_fencei == soc2/core/rob/rob_uop_1_3_is_fencei &&
  soc1/core/rob/rob_uop_1_3_is_jal == soc2/core/rob/rob_uop_1_3_is_jal &&
  soc1/core/rob/rob_uop_1_3_is_jalr == soc2/core/rob/rob_uop_1_3_is_jalr &&
  soc1/core/rob/rob_uop_1_3_is_rvc == soc2/core/rob/rob_uop_1_3_is_rvc &&
  soc1/core/rob/rob_uop_1_3_is_sfb == soc2/core/rob/rob_uop_1_3_is_sfb &&
  soc1/core/rob/rob_uop_1_3_is_sys_pc2epc == soc2/core/rob/rob_uop_1_3_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_3_is_unique == soc2/core/rob/rob_uop_1_3_is_unique &&
  soc1/core/rob/rob_uop_1_3_iw_p1_poisoned == soc2/core/rob/rob_uop_1_3_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_3_iw_p2_poisoned == soc2/core/rob/rob_uop_1_3_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_3_iw_state == soc2/core/rob/rob_uop_1_3_iw_state &&
  soc1/core/rob/rob_uop_1_3_ldq_idx == soc2/core/rob/rob_uop_1_3_ldq_idx &&
  soc1/core/rob/rob_uop_1_3_ldst == soc2/core/rob/rob_uop_1_3_ldst &&
  soc1/core/rob/rob_uop_1_3_ldst_val == soc2/core/rob/rob_uop_1_3_ldst_val &&
  soc1/core/rob/rob_uop_1_3_lrs1 == soc2/core/rob/rob_uop_1_3_lrs1 &&
  soc1/core/rob/rob_uop_1_3_lrs1_rtype == soc2/core/rob/rob_uop_1_3_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_3_lrs2 == soc2/core/rob/rob_uop_1_3_lrs2 &&
  soc1/core/rob/rob_uop_1_3_lrs2_rtype == soc2/core/rob/rob_uop_1_3_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_3_lrs3 == soc2/core/rob/rob_uop_1_3_lrs3 &&
  soc1/core/rob/rob_uop_1_3_mem_cmd == soc2/core/rob/rob_uop_1_3_mem_cmd &&
  soc1/core/rob/rob_uop_1_3_mem_signed == soc2/core/rob/rob_uop_1_3_mem_signed &&
  soc1/core/rob/rob_uop_1_3_mem_size == soc2/core/rob/rob_uop_1_3_mem_size &&
  soc1/core/rob/rob_uop_1_3_pc_lob == soc2/core/rob/rob_uop_1_3_pc_lob &&
  soc1/core/rob/rob_uop_1_3_pdst == soc2/core/rob/rob_uop_1_3_pdst &&
  soc1/core/rob/rob_uop_1_3_prs1 == soc2/core/rob/rob_uop_1_3_prs1 &&
  soc1/core/rob/rob_uop_1_3_prs1_busy == soc2/core/rob/rob_uop_1_3_prs1_busy &&
  soc1/core/rob/rob_uop_1_3_prs2 == soc2/core/rob/rob_uop_1_3_prs2 &&
  soc1/core/rob/rob_uop_1_3_prs2_busy == soc2/core/rob/rob_uop_1_3_prs2_busy &&
  soc1/core/rob/rob_uop_1_3_prs3 == soc2/core/rob/rob_uop_1_3_prs3 &&
  soc1/core/rob/rob_uop_1_3_prs3_busy == soc2/core/rob/rob_uop_1_3_prs3_busy &&
  soc1/core/rob/rob_uop_1_3_rob_idx == soc2/core/rob/rob_uop_1_3_rob_idx &&
  soc1/core/rob/rob_uop_1_3_rxq_idx == soc2/core/rob/rob_uop_1_3_rxq_idx &&
  soc1/core/rob/rob_uop_1_3_stale_pdst == soc2/core/rob/rob_uop_1_3_stale_pdst &&
  soc1/core/rob/rob_uop_1_3_stq_idx == soc2/core/rob/rob_uop_1_3_stq_idx &&
  soc1/core/rob/rob_uop_1_3_taken == soc2/core/rob/rob_uop_1_3_taken &&
  soc1/core/rob/rob_uop_1_3_uopc == soc2/core/rob/rob_uop_1_3_uopc &&
  soc1/core/rob/rob_uop_1_3_uses_ldq == soc2/core/rob/rob_uop_1_3_uses_ldq &&
  soc1/core/rob/rob_uop_1_3_uses_stq == soc2/core/rob/rob_uop_1_3_uses_stq &&
  soc1/core/rob/rob_uop_1_3_xcpt_ae_if == soc2/core/rob/rob_uop_1_3_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_3_xcpt_ma_if == soc2/core/rob/rob_uop_1_3_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_3_xcpt_pf_if == soc2/core/rob/rob_uop_1_3_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_4_bp_debug_if == soc2/core/rob/rob_uop_1_4_bp_debug_if &&
  soc1/core/rob/rob_uop_1_4_bp_xcpt_if == soc2/core/rob/rob_uop_1_4_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_4_br_mask == soc2/core/rob/rob_uop_1_4_br_mask &&
  soc1/core/rob/rob_uop_1_4_br_tag == soc2/core/rob/rob_uop_1_4_br_tag &&
  soc1/core/rob/rob_uop_1_4_bypassable == soc2/core/rob/rob_uop_1_4_bypassable &&
  soc1/core/rob/rob_uop_1_4_csr_addr == soc2/core/rob/rob_uop_1_4_csr_addr &&
  soc1/core/rob/rob_uop_1_4_ctrl_br_type == soc2/core/rob/rob_uop_1_4_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_4_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_4_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_4_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_4_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_4_ctrl_imm_sel == soc2/core/rob/rob_uop_1_4_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_4_ctrl_is_load == soc2/core/rob/rob_uop_1_4_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_4_ctrl_is_sta == soc2/core/rob/rob_uop_1_4_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_4_ctrl_is_std == soc2/core/rob/rob_uop_1_4_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_4_ctrl_op1_sel == soc2/core/rob/rob_uop_1_4_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_4_ctrl_op2_sel == soc2/core/rob/rob_uop_1_4_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_4_ctrl_op_fcn == soc2/core/rob/rob_uop_1_4_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_4_debug_fsrc == soc2/core/rob/rob_uop_1_4_debug_fsrc &&
  soc1/core/rob/rob_uop_1_4_debug_inst == soc2/core/rob/rob_uop_1_4_debug_inst &&
  soc1/core/rob/rob_uop_1_4_debug_pc == soc2/core/rob/rob_uop_1_4_debug_pc &&
  soc1/core/rob/rob_uop_1_4_debug_tsrc == soc2/core/rob/rob_uop_1_4_debug_tsrc &&
  soc1/core/rob/rob_uop_1_4_dst_rtype == soc2/core/rob/rob_uop_1_4_dst_rtype &&
  soc1/core/rob/rob_uop_1_4_edge_inst == soc2/core/rob/rob_uop_1_4_edge_inst &&
  soc1/core/rob/rob_uop_1_4_exc_cause == soc2/core/rob/rob_uop_1_4_exc_cause &&
  soc1/core/rob/rob_uop_1_4_exception == soc2/core/rob/rob_uop_1_4_exception &&
  soc1/core/rob/rob_uop_1_4_flush_on_commit == soc2/core/rob/rob_uop_1_4_flush_on_commit &&
  soc1/core/rob/rob_uop_1_4_fp_single == soc2/core/rob/rob_uop_1_4_fp_single &&
  soc1/core/rob/rob_uop_1_4_fp_val == soc2/core/rob/rob_uop_1_4_fp_val &&
  soc1/core/rob/rob_uop_1_4_frs3_en == soc2/core/rob/rob_uop_1_4_frs3_en &&
  soc1/core/rob/rob_uop_1_4_ftq_idx == soc2/core/rob/rob_uop_1_4_ftq_idx &&
  soc1/core/rob/rob_uop_1_4_fu_code == soc2/core/rob/rob_uop_1_4_fu_code &&
  soc1/core/rob/rob_uop_1_4_imm_packed == soc2/core/rob/rob_uop_1_4_imm_packed &&
  soc1/core/rob/rob_uop_1_4_inst == soc2/core/rob/rob_uop_1_4_inst &&
  soc1/core/rob/rob_uop_1_4_iq_type == soc2/core/rob/rob_uop_1_4_iq_type &&
  soc1/core/rob/rob_uop_1_4_is_amo == soc2/core/rob/rob_uop_1_4_is_amo &&
  soc1/core/rob/rob_uop_1_4_is_br == soc2/core/rob/rob_uop_1_4_is_br &&
  soc1/core/rob/rob_uop_1_4_is_fence == soc2/core/rob/rob_uop_1_4_is_fence &&
  soc1/core/rob/rob_uop_1_4_is_fencei == soc2/core/rob/rob_uop_1_4_is_fencei &&
  soc1/core/rob/rob_uop_1_4_is_jal == soc2/core/rob/rob_uop_1_4_is_jal &&
  soc1/core/rob/rob_uop_1_4_is_jalr == soc2/core/rob/rob_uop_1_4_is_jalr &&
  soc1/core/rob/rob_uop_1_4_is_rvc == soc2/core/rob/rob_uop_1_4_is_rvc &&
  soc1/core/rob/rob_uop_1_4_is_sfb == soc2/core/rob/rob_uop_1_4_is_sfb &&
  soc1/core/rob/rob_uop_1_4_is_sys_pc2epc == soc2/core/rob/rob_uop_1_4_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_4_is_unique == soc2/core/rob/rob_uop_1_4_is_unique &&
  soc1/core/rob/rob_uop_1_4_iw_p1_poisoned == soc2/core/rob/rob_uop_1_4_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_4_iw_p2_poisoned == soc2/core/rob/rob_uop_1_4_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_4_iw_state == soc2/core/rob/rob_uop_1_4_iw_state &&
  soc1/core/rob/rob_uop_1_4_ldq_idx == soc2/core/rob/rob_uop_1_4_ldq_idx &&
  soc1/core/rob/rob_uop_1_4_ldst == soc2/core/rob/rob_uop_1_4_ldst &&
  soc1/core/rob/rob_uop_1_4_ldst_val == soc2/core/rob/rob_uop_1_4_ldst_val &&
  soc1/core/rob/rob_uop_1_4_lrs1 == soc2/core/rob/rob_uop_1_4_lrs1 &&
  soc1/core/rob/rob_uop_1_4_lrs1_rtype == soc2/core/rob/rob_uop_1_4_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_4_lrs2 == soc2/core/rob/rob_uop_1_4_lrs2 &&
  soc1/core/rob/rob_uop_1_4_lrs2_rtype == soc2/core/rob/rob_uop_1_4_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_4_lrs3 == soc2/core/rob/rob_uop_1_4_lrs3 &&
  soc1/core/rob/rob_uop_1_4_mem_cmd == soc2/core/rob/rob_uop_1_4_mem_cmd &&
  soc1/core/rob/rob_uop_1_4_mem_signed == soc2/core/rob/rob_uop_1_4_mem_signed &&
  soc1/core/rob/rob_uop_1_4_mem_size == soc2/core/rob/rob_uop_1_4_mem_size &&
  soc1/core/rob/rob_uop_1_4_pc_lob == soc2/core/rob/rob_uop_1_4_pc_lob &&
  soc1/core/rob/rob_uop_1_4_pdst == soc2/core/rob/rob_uop_1_4_pdst &&
  soc1/core/rob/rob_uop_1_4_prs1 == soc2/core/rob/rob_uop_1_4_prs1 &&
  soc1/core/rob/rob_uop_1_4_prs1_busy == soc2/core/rob/rob_uop_1_4_prs1_busy &&
  soc1/core/rob/rob_uop_1_4_prs2 == soc2/core/rob/rob_uop_1_4_prs2 &&
  soc1/core/rob/rob_uop_1_4_prs2_busy == soc2/core/rob/rob_uop_1_4_prs2_busy &&
  soc1/core/rob/rob_uop_1_4_prs3 == soc2/core/rob/rob_uop_1_4_prs3 &&
  soc1/core/rob/rob_uop_1_4_prs3_busy == soc2/core/rob/rob_uop_1_4_prs3_busy &&
  soc1/core/rob/rob_uop_1_4_rob_idx == soc2/core/rob/rob_uop_1_4_rob_idx &&
  soc1/core/rob/rob_uop_1_4_rxq_idx == soc2/core/rob/rob_uop_1_4_rxq_idx &&
  soc1/core/rob/rob_uop_1_4_stale_pdst == soc2/core/rob/rob_uop_1_4_stale_pdst &&
  soc1/core/rob/rob_uop_1_4_stq_idx == soc2/core/rob/rob_uop_1_4_stq_idx &&
  soc1/core/rob/rob_uop_1_4_taken == soc2/core/rob/rob_uop_1_4_taken &&
  soc1/core/rob/rob_uop_1_4_uopc == soc2/core/rob/rob_uop_1_4_uopc &&
  soc1/core/rob/rob_uop_1_4_uses_ldq == soc2/core/rob/rob_uop_1_4_uses_ldq &&
  soc1/core/rob/rob_uop_1_4_uses_stq == soc2/core/rob/rob_uop_1_4_uses_stq &&
  soc1/core/rob/rob_uop_1_4_xcpt_ae_if == soc2/core/rob/rob_uop_1_4_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_4_xcpt_ma_if == soc2/core/rob/rob_uop_1_4_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_4_xcpt_pf_if == soc2/core/rob/rob_uop_1_4_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_5_bp_debug_if == soc2/core/rob/rob_uop_1_5_bp_debug_if &&
  soc1/core/rob/rob_uop_1_5_bp_xcpt_if == soc2/core/rob/rob_uop_1_5_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_5_br_mask == soc2/core/rob/rob_uop_1_5_br_mask &&
  soc1/core/rob/rob_uop_1_5_br_tag == soc2/core/rob/rob_uop_1_5_br_tag &&
  soc1/core/rob/rob_uop_1_5_bypassable == soc2/core/rob/rob_uop_1_5_bypassable &&
  soc1/core/rob/rob_uop_1_5_csr_addr == soc2/core/rob/rob_uop_1_5_csr_addr &&
  soc1/core/rob/rob_uop_1_5_ctrl_br_type == soc2/core/rob/rob_uop_1_5_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_5_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_5_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_5_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_5_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_5_ctrl_imm_sel == soc2/core/rob/rob_uop_1_5_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_5_ctrl_is_load == soc2/core/rob/rob_uop_1_5_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_5_ctrl_is_sta == soc2/core/rob/rob_uop_1_5_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_5_ctrl_is_std == soc2/core/rob/rob_uop_1_5_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_5_ctrl_op1_sel == soc2/core/rob/rob_uop_1_5_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_5_ctrl_op2_sel == soc2/core/rob/rob_uop_1_5_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_5_ctrl_op_fcn == soc2/core/rob/rob_uop_1_5_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_5_debug_fsrc == soc2/core/rob/rob_uop_1_5_debug_fsrc &&
  soc1/core/rob/rob_uop_1_5_debug_inst == soc2/core/rob/rob_uop_1_5_debug_inst &&
  soc1/core/rob/rob_uop_1_5_debug_pc == soc2/core/rob/rob_uop_1_5_debug_pc &&
  soc1/core/rob/rob_uop_1_5_debug_tsrc == soc2/core/rob/rob_uop_1_5_debug_tsrc &&
  soc1/core/rob/rob_uop_1_5_dst_rtype == soc2/core/rob/rob_uop_1_5_dst_rtype &&
  soc1/core/rob/rob_uop_1_5_edge_inst == soc2/core/rob/rob_uop_1_5_edge_inst &&
  soc1/core/rob/rob_uop_1_5_exc_cause == soc2/core/rob/rob_uop_1_5_exc_cause &&
  soc1/core/rob/rob_uop_1_5_exception == soc2/core/rob/rob_uop_1_5_exception &&
  soc1/core/rob/rob_uop_1_5_flush_on_commit == soc2/core/rob/rob_uop_1_5_flush_on_commit &&
  soc1/core/rob/rob_uop_1_5_fp_single == soc2/core/rob/rob_uop_1_5_fp_single &&
  soc1/core/rob/rob_uop_1_5_fp_val == soc2/core/rob/rob_uop_1_5_fp_val &&
  soc1/core/rob/rob_uop_1_5_frs3_en == soc2/core/rob/rob_uop_1_5_frs3_en &&
  soc1/core/rob/rob_uop_1_5_ftq_idx == soc2/core/rob/rob_uop_1_5_ftq_idx &&
  soc1/core/rob/rob_uop_1_5_fu_code == soc2/core/rob/rob_uop_1_5_fu_code &&
  soc1/core/rob/rob_uop_1_5_imm_packed == soc2/core/rob/rob_uop_1_5_imm_packed &&
  soc1/core/rob/rob_uop_1_5_inst == soc2/core/rob/rob_uop_1_5_inst &&
  soc1/core/rob/rob_uop_1_5_iq_type == soc2/core/rob/rob_uop_1_5_iq_type &&
  soc1/core/rob/rob_uop_1_5_is_amo == soc2/core/rob/rob_uop_1_5_is_amo &&
  soc1/core/rob/rob_uop_1_5_is_br == soc2/core/rob/rob_uop_1_5_is_br &&
  soc1/core/rob/rob_uop_1_5_is_fence == soc2/core/rob/rob_uop_1_5_is_fence &&
  soc1/core/rob/rob_uop_1_5_is_fencei == soc2/core/rob/rob_uop_1_5_is_fencei &&
  soc1/core/rob/rob_uop_1_5_is_jal == soc2/core/rob/rob_uop_1_5_is_jal &&
  soc1/core/rob/rob_uop_1_5_is_jalr == soc2/core/rob/rob_uop_1_5_is_jalr &&
  soc1/core/rob/rob_uop_1_5_is_rvc == soc2/core/rob/rob_uop_1_5_is_rvc &&
  soc1/core/rob/rob_uop_1_5_is_sfb == soc2/core/rob/rob_uop_1_5_is_sfb &&
  soc1/core/rob/rob_uop_1_5_is_sys_pc2epc == soc2/core/rob/rob_uop_1_5_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_5_is_unique == soc2/core/rob/rob_uop_1_5_is_unique &&
  soc1/core/rob/rob_uop_1_5_iw_p1_poisoned == soc2/core/rob/rob_uop_1_5_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_5_iw_p2_poisoned == soc2/core/rob/rob_uop_1_5_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_5_iw_state == soc2/core/rob/rob_uop_1_5_iw_state &&
  soc1/core/rob/rob_uop_1_5_ldq_idx == soc2/core/rob/rob_uop_1_5_ldq_idx &&
  soc1/core/rob/rob_uop_1_5_ldst == soc2/core/rob/rob_uop_1_5_ldst &&
  soc1/core/rob/rob_uop_1_5_ldst_val == soc2/core/rob/rob_uop_1_5_ldst_val &&
  soc1/core/rob/rob_uop_1_5_lrs1 == soc2/core/rob/rob_uop_1_5_lrs1 &&
  soc1/core/rob/rob_uop_1_5_lrs1_rtype == soc2/core/rob/rob_uop_1_5_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_5_lrs2 == soc2/core/rob/rob_uop_1_5_lrs2 &&
  soc1/core/rob/rob_uop_1_5_lrs2_rtype == soc2/core/rob/rob_uop_1_5_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_5_lrs3 == soc2/core/rob/rob_uop_1_5_lrs3 &&
  soc1/core/rob/rob_uop_1_5_mem_cmd == soc2/core/rob/rob_uop_1_5_mem_cmd &&
  soc1/core/rob/rob_uop_1_5_mem_signed == soc2/core/rob/rob_uop_1_5_mem_signed &&
  soc1/core/rob/rob_uop_1_5_mem_size == soc2/core/rob/rob_uop_1_5_mem_size &&
  soc1/core/rob/rob_uop_1_5_pc_lob == soc2/core/rob/rob_uop_1_5_pc_lob &&
  soc1/core/rob/rob_uop_1_5_pdst == soc2/core/rob/rob_uop_1_5_pdst &&
  soc1/core/rob/rob_uop_1_5_prs1 == soc2/core/rob/rob_uop_1_5_prs1 &&
  soc1/core/rob/rob_uop_1_5_prs1_busy == soc2/core/rob/rob_uop_1_5_prs1_busy &&
  soc1/core/rob/rob_uop_1_5_prs2 == soc2/core/rob/rob_uop_1_5_prs2 &&
  soc1/core/rob/rob_uop_1_5_prs2_busy == soc2/core/rob/rob_uop_1_5_prs2_busy &&
  soc1/core/rob/rob_uop_1_5_prs3 == soc2/core/rob/rob_uop_1_5_prs3 &&
  soc1/core/rob/rob_uop_1_5_prs3_busy == soc2/core/rob/rob_uop_1_5_prs3_busy &&
  soc1/core/rob/rob_uop_1_5_rob_idx == soc2/core/rob/rob_uop_1_5_rob_idx &&
  soc1/core/rob/rob_uop_1_5_rxq_idx == soc2/core/rob/rob_uop_1_5_rxq_idx &&
  soc1/core/rob/rob_uop_1_5_stale_pdst == soc2/core/rob/rob_uop_1_5_stale_pdst &&
  soc1/core/rob/rob_uop_1_5_stq_idx == soc2/core/rob/rob_uop_1_5_stq_idx &&
  soc1/core/rob/rob_uop_1_5_taken == soc2/core/rob/rob_uop_1_5_taken &&
  soc1/core/rob/rob_uop_1_5_uopc == soc2/core/rob/rob_uop_1_5_uopc &&
  soc1/core/rob/rob_uop_1_5_uses_ldq == soc2/core/rob/rob_uop_1_5_uses_ldq &&
  soc1/core/rob/rob_uop_1_5_uses_stq == soc2/core/rob/rob_uop_1_5_uses_stq &&
  soc1/core/rob/rob_uop_1_5_xcpt_ae_if == soc2/core/rob/rob_uop_1_5_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_5_xcpt_ma_if == soc2/core/rob/rob_uop_1_5_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_5_xcpt_pf_if == soc2/core/rob/rob_uop_1_5_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_6_bp_debug_if == soc2/core/rob/rob_uop_1_6_bp_debug_if &&
  soc1/core/rob/rob_uop_1_6_bp_xcpt_if == soc2/core/rob/rob_uop_1_6_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_6_br_mask == soc2/core/rob/rob_uop_1_6_br_mask &&
  soc1/core/rob/rob_uop_1_6_br_tag == soc2/core/rob/rob_uop_1_6_br_tag &&
  soc1/core/rob/rob_uop_1_6_bypassable == soc2/core/rob/rob_uop_1_6_bypassable &&
  soc1/core/rob/rob_uop_1_6_csr_addr == soc2/core/rob/rob_uop_1_6_csr_addr &&
  soc1/core/rob/rob_uop_1_6_ctrl_br_type == soc2/core/rob/rob_uop_1_6_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_6_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_6_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_6_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_6_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_6_ctrl_imm_sel == soc2/core/rob/rob_uop_1_6_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_6_ctrl_is_load == soc2/core/rob/rob_uop_1_6_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_6_ctrl_is_sta == soc2/core/rob/rob_uop_1_6_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_6_ctrl_is_std == soc2/core/rob/rob_uop_1_6_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_6_ctrl_op1_sel == soc2/core/rob/rob_uop_1_6_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_6_ctrl_op2_sel == soc2/core/rob/rob_uop_1_6_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_6_ctrl_op_fcn == soc2/core/rob/rob_uop_1_6_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_6_debug_fsrc == soc2/core/rob/rob_uop_1_6_debug_fsrc &&
  soc1/core/rob/rob_uop_1_6_debug_inst == soc2/core/rob/rob_uop_1_6_debug_inst &&
  soc1/core/rob/rob_uop_1_6_debug_pc == soc2/core/rob/rob_uop_1_6_debug_pc &&
  soc1/core/rob/rob_uop_1_6_debug_tsrc == soc2/core/rob/rob_uop_1_6_debug_tsrc &&
  soc1/core/rob/rob_uop_1_6_dst_rtype == soc2/core/rob/rob_uop_1_6_dst_rtype &&
  soc1/core/rob/rob_uop_1_6_edge_inst == soc2/core/rob/rob_uop_1_6_edge_inst &&
  soc1/core/rob/rob_uop_1_6_exc_cause == soc2/core/rob/rob_uop_1_6_exc_cause &&
  soc1/core/rob/rob_uop_1_6_exception == soc2/core/rob/rob_uop_1_6_exception &&
  soc1/core/rob/rob_uop_1_6_flush_on_commit == soc2/core/rob/rob_uop_1_6_flush_on_commit &&
  soc1/core/rob/rob_uop_1_6_fp_single == soc2/core/rob/rob_uop_1_6_fp_single &&
  soc1/core/rob/rob_uop_1_6_fp_val == soc2/core/rob/rob_uop_1_6_fp_val &&
  soc1/core/rob/rob_uop_1_6_frs3_en == soc2/core/rob/rob_uop_1_6_frs3_en &&
  soc1/core/rob/rob_uop_1_6_ftq_idx == soc2/core/rob/rob_uop_1_6_ftq_idx &&
  soc1/core/rob/rob_uop_1_6_fu_code == soc2/core/rob/rob_uop_1_6_fu_code &&
  soc1/core/rob/rob_uop_1_6_imm_packed == soc2/core/rob/rob_uop_1_6_imm_packed &&
  soc1/core/rob/rob_uop_1_6_inst == soc2/core/rob/rob_uop_1_6_inst &&
  soc1/core/rob/rob_uop_1_6_iq_type == soc2/core/rob/rob_uop_1_6_iq_type &&
  soc1/core/rob/rob_uop_1_6_is_amo == soc2/core/rob/rob_uop_1_6_is_amo &&
  soc1/core/rob/rob_uop_1_6_is_br == soc2/core/rob/rob_uop_1_6_is_br &&
  soc1/core/rob/rob_uop_1_6_is_fence == soc2/core/rob/rob_uop_1_6_is_fence &&
  soc1/core/rob/rob_uop_1_6_is_fencei == soc2/core/rob/rob_uop_1_6_is_fencei &&
  soc1/core/rob/rob_uop_1_6_is_jal == soc2/core/rob/rob_uop_1_6_is_jal &&
  soc1/core/rob/rob_uop_1_6_is_jalr == soc2/core/rob/rob_uop_1_6_is_jalr &&
  soc1/core/rob/rob_uop_1_6_is_rvc == soc2/core/rob/rob_uop_1_6_is_rvc &&
  soc1/core/rob/rob_uop_1_6_is_sfb == soc2/core/rob/rob_uop_1_6_is_sfb &&
  soc1/core/rob/rob_uop_1_6_is_sys_pc2epc == soc2/core/rob/rob_uop_1_6_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_6_is_unique == soc2/core/rob/rob_uop_1_6_is_unique &&
  soc1/core/rob/rob_uop_1_6_iw_p1_poisoned == soc2/core/rob/rob_uop_1_6_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_6_iw_p2_poisoned == soc2/core/rob/rob_uop_1_6_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_6_iw_state == soc2/core/rob/rob_uop_1_6_iw_state &&
  soc1/core/rob/rob_uop_1_6_ldq_idx == soc2/core/rob/rob_uop_1_6_ldq_idx &&
  soc1/core/rob/rob_uop_1_6_ldst == soc2/core/rob/rob_uop_1_6_ldst &&
  soc1/core/rob/rob_uop_1_6_ldst_val == soc2/core/rob/rob_uop_1_6_ldst_val &&
  soc1/core/rob/rob_uop_1_6_lrs1 == soc2/core/rob/rob_uop_1_6_lrs1 &&
  soc1/core/rob/rob_uop_1_6_lrs1_rtype == soc2/core/rob/rob_uop_1_6_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_6_lrs2 == soc2/core/rob/rob_uop_1_6_lrs2 &&
  soc1/core/rob/rob_uop_1_6_lrs2_rtype == soc2/core/rob/rob_uop_1_6_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_6_lrs3 == soc2/core/rob/rob_uop_1_6_lrs3 &&
  soc1/core/rob/rob_uop_1_6_mem_cmd == soc2/core/rob/rob_uop_1_6_mem_cmd &&
  soc1/core/rob/rob_uop_1_6_mem_signed == soc2/core/rob/rob_uop_1_6_mem_signed &&
  soc1/core/rob/rob_uop_1_6_mem_size == soc2/core/rob/rob_uop_1_6_mem_size &&
  soc1/core/rob/rob_uop_1_6_pc_lob == soc2/core/rob/rob_uop_1_6_pc_lob &&
  soc1/core/rob/rob_uop_1_6_pdst == soc2/core/rob/rob_uop_1_6_pdst &&
  soc1/core/rob/rob_uop_1_6_prs1 == soc2/core/rob/rob_uop_1_6_prs1 &&
  soc1/core/rob/rob_uop_1_6_prs1_busy == soc2/core/rob/rob_uop_1_6_prs1_busy &&
  soc1/core/rob/rob_uop_1_6_prs2 == soc2/core/rob/rob_uop_1_6_prs2 &&
  soc1/core/rob/rob_uop_1_6_prs2_busy == soc2/core/rob/rob_uop_1_6_prs2_busy &&
  soc1/core/rob/rob_uop_1_6_prs3 == soc2/core/rob/rob_uop_1_6_prs3 &&
  soc1/core/rob/rob_uop_1_6_prs3_busy == soc2/core/rob/rob_uop_1_6_prs3_busy &&
  soc1/core/rob/rob_uop_1_6_rob_idx == soc2/core/rob/rob_uop_1_6_rob_idx &&
  soc1/core/rob/rob_uop_1_6_rxq_idx == soc2/core/rob/rob_uop_1_6_rxq_idx &&
  soc1/core/rob/rob_uop_1_6_stale_pdst == soc2/core/rob/rob_uop_1_6_stale_pdst &&
  soc1/core/rob/rob_uop_1_6_stq_idx == soc2/core/rob/rob_uop_1_6_stq_idx &&
  soc1/core/rob/rob_uop_1_6_taken == soc2/core/rob/rob_uop_1_6_taken &&
  soc1/core/rob/rob_uop_1_6_uopc == soc2/core/rob/rob_uop_1_6_uopc &&
  soc1/core/rob/rob_uop_1_6_uses_ldq == soc2/core/rob/rob_uop_1_6_uses_ldq &&
  soc1/core/rob/rob_uop_1_6_uses_stq == soc2/core/rob/rob_uop_1_6_uses_stq &&
  soc1/core/rob/rob_uop_1_6_xcpt_ae_if == soc2/core/rob/rob_uop_1_6_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_6_xcpt_ma_if == soc2/core/rob/rob_uop_1_6_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_6_xcpt_pf_if == soc2/core/rob/rob_uop_1_6_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_7_bp_debug_if == soc2/core/rob/rob_uop_1_7_bp_debug_if &&
  soc1/core/rob/rob_uop_1_7_bp_xcpt_if == soc2/core/rob/rob_uop_1_7_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_7_br_mask == soc2/core/rob/rob_uop_1_7_br_mask &&
  soc1/core/rob/rob_uop_1_7_br_tag == soc2/core/rob/rob_uop_1_7_br_tag &&
  soc1/core/rob/rob_uop_1_7_bypassable == soc2/core/rob/rob_uop_1_7_bypassable &&
  soc1/core/rob/rob_uop_1_7_csr_addr == soc2/core/rob/rob_uop_1_7_csr_addr &&
  soc1/core/rob/rob_uop_1_7_ctrl_br_type == soc2/core/rob/rob_uop_1_7_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_7_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_7_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_7_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_7_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_7_ctrl_imm_sel == soc2/core/rob/rob_uop_1_7_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_7_ctrl_is_load == soc2/core/rob/rob_uop_1_7_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_7_ctrl_is_sta == soc2/core/rob/rob_uop_1_7_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_7_ctrl_is_std == soc2/core/rob/rob_uop_1_7_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_7_ctrl_op1_sel == soc2/core/rob/rob_uop_1_7_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_7_ctrl_op2_sel == soc2/core/rob/rob_uop_1_7_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_7_ctrl_op_fcn == soc2/core/rob/rob_uop_1_7_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_7_debug_fsrc == soc2/core/rob/rob_uop_1_7_debug_fsrc &&
  soc1/core/rob/rob_uop_1_7_debug_inst == soc2/core/rob/rob_uop_1_7_debug_inst &&
  soc1/core/rob/rob_uop_1_7_debug_pc == soc2/core/rob/rob_uop_1_7_debug_pc &&
  soc1/core/rob/rob_uop_1_7_debug_tsrc == soc2/core/rob/rob_uop_1_7_debug_tsrc &&
  soc1/core/rob/rob_uop_1_7_dst_rtype == soc2/core/rob/rob_uop_1_7_dst_rtype &&
  soc1/core/rob/rob_uop_1_7_edge_inst == soc2/core/rob/rob_uop_1_7_edge_inst &&
  soc1/core/rob/rob_uop_1_7_exc_cause == soc2/core/rob/rob_uop_1_7_exc_cause &&
  soc1/core/rob/rob_uop_1_7_exception == soc2/core/rob/rob_uop_1_7_exception &&
  soc1/core/rob/rob_uop_1_7_flush_on_commit == soc2/core/rob/rob_uop_1_7_flush_on_commit &&
  soc1/core/rob/rob_uop_1_7_fp_single == soc2/core/rob/rob_uop_1_7_fp_single &&
  soc1/core/rob/rob_uop_1_7_fp_val == soc2/core/rob/rob_uop_1_7_fp_val &&
  soc1/core/rob/rob_uop_1_7_frs3_en == soc2/core/rob/rob_uop_1_7_frs3_en &&
  soc1/core/rob/rob_uop_1_7_ftq_idx == soc2/core/rob/rob_uop_1_7_ftq_idx &&
  soc1/core/rob/rob_uop_1_7_fu_code == soc2/core/rob/rob_uop_1_7_fu_code &&
  soc1/core/rob/rob_uop_1_7_imm_packed == soc2/core/rob/rob_uop_1_7_imm_packed &&
  soc1/core/rob/rob_uop_1_7_inst == soc2/core/rob/rob_uop_1_7_inst &&
  soc1/core/rob/rob_uop_1_7_iq_type == soc2/core/rob/rob_uop_1_7_iq_type &&
  soc1/core/rob/rob_uop_1_7_is_amo == soc2/core/rob/rob_uop_1_7_is_amo &&
  soc1/core/rob/rob_uop_1_7_is_br == soc2/core/rob/rob_uop_1_7_is_br &&
  soc1/core/rob/rob_uop_1_7_is_fence == soc2/core/rob/rob_uop_1_7_is_fence &&
  soc1/core/rob/rob_uop_1_7_is_fencei == soc2/core/rob/rob_uop_1_7_is_fencei &&
  soc1/core/rob/rob_uop_1_7_is_jal == soc2/core/rob/rob_uop_1_7_is_jal &&
  soc1/core/rob/rob_uop_1_7_is_jalr == soc2/core/rob/rob_uop_1_7_is_jalr &&
  soc1/core/rob/rob_uop_1_7_is_rvc == soc2/core/rob/rob_uop_1_7_is_rvc &&
  soc1/core/rob/rob_uop_1_7_is_sfb == soc2/core/rob/rob_uop_1_7_is_sfb &&
  soc1/core/rob/rob_uop_1_7_is_sys_pc2epc == soc2/core/rob/rob_uop_1_7_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_7_is_unique == soc2/core/rob/rob_uop_1_7_is_unique &&
  soc1/core/rob/rob_uop_1_7_iw_p1_poisoned == soc2/core/rob/rob_uop_1_7_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_7_iw_p2_poisoned == soc2/core/rob/rob_uop_1_7_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_7_iw_state == soc2/core/rob/rob_uop_1_7_iw_state &&
  soc1/core/rob/rob_uop_1_7_ldq_idx == soc2/core/rob/rob_uop_1_7_ldq_idx &&
  soc1/core/rob/rob_uop_1_7_ldst == soc2/core/rob/rob_uop_1_7_ldst &&
  soc1/core/rob/rob_uop_1_7_ldst_val == soc2/core/rob/rob_uop_1_7_ldst_val &&
  soc1/core/rob/rob_uop_1_7_lrs1 == soc2/core/rob/rob_uop_1_7_lrs1 &&
  soc1/core/rob/rob_uop_1_7_lrs1_rtype == soc2/core/rob/rob_uop_1_7_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_7_lrs2 == soc2/core/rob/rob_uop_1_7_lrs2 &&
  soc1/core/rob/rob_uop_1_7_lrs2_rtype == soc2/core/rob/rob_uop_1_7_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_7_lrs3 == soc2/core/rob/rob_uop_1_7_lrs3 &&
  soc1/core/rob/rob_uop_1_7_mem_cmd == soc2/core/rob/rob_uop_1_7_mem_cmd &&
  soc1/core/rob/rob_uop_1_7_mem_signed == soc2/core/rob/rob_uop_1_7_mem_signed &&
  soc1/core/rob/rob_uop_1_7_mem_size == soc2/core/rob/rob_uop_1_7_mem_size &&
  soc1/core/rob/rob_uop_1_7_pc_lob == soc2/core/rob/rob_uop_1_7_pc_lob &&
  soc1/core/rob/rob_uop_1_7_pdst == soc2/core/rob/rob_uop_1_7_pdst &&
  soc1/core/rob/rob_uop_1_7_prs1 == soc2/core/rob/rob_uop_1_7_prs1 &&
  soc1/core/rob/rob_uop_1_7_prs1_busy == soc2/core/rob/rob_uop_1_7_prs1_busy &&
  soc1/core/rob/rob_uop_1_7_prs2 == soc2/core/rob/rob_uop_1_7_prs2 &&
  soc1/core/rob/rob_uop_1_7_prs2_busy == soc2/core/rob/rob_uop_1_7_prs2_busy &&
  soc1/core/rob/rob_uop_1_7_prs3 == soc2/core/rob/rob_uop_1_7_prs3 &&
  soc1/core/rob/rob_uop_1_7_prs3_busy == soc2/core/rob/rob_uop_1_7_prs3_busy &&
  soc1/core/rob/rob_uop_1_7_rob_idx == soc2/core/rob/rob_uop_1_7_rob_idx &&
  soc1/core/rob/rob_uop_1_7_rxq_idx == soc2/core/rob/rob_uop_1_7_rxq_idx &&
  soc1/core/rob/rob_uop_1_7_stale_pdst == soc2/core/rob/rob_uop_1_7_stale_pdst &&
  soc1/core/rob/rob_uop_1_7_stq_idx == soc2/core/rob/rob_uop_1_7_stq_idx &&
  soc1/core/rob/rob_uop_1_7_taken == soc2/core/rob/rob_uop_1_7_taken &&
  soc1/core/rob/rob_uop_1_7_uopc == soc2/core/rob/rob_uop_1_7_uopc &&
  soc1/core/rob/rob_uop_1_7_uses_ldq == soc2/core/rob/rob_uop_1_7_uses_ldq &&
  soc1/core/rob/rob_uop_1_7_uses_stq == soc2/core/rob/rob_uop_1_7_uses_stq &&
  soc1/core/rob/rob_uop_1_7_xcpt_ae_if == soc2/core/rob/rob_uop_1_7_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_7_xcpt_ma_if == soc2/core/rob/rob_uop_1_7_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_7_xcpt_pf_if == soc2/core/rob/rob_uop_1_7_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_8_bp_debug_if == soc2/core/rob/rob_uop_1_8_bp_debug_if &&
  soc1/core/rob/rob_uop_1_8_bp_xcpt_if == soc2/core/rob/rob_uop_1_8_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_8_br_mask == soc2/core/rob/rob_uop_1_8_br_mask &&
  soc1/core/rob/rob_uop_1_8_br_tag == soc2/core/rob/rob_uop_1_8_br_tag &&
  soc1/core/rob/rob_uop_1_8_bypassable == soc2/core/rob/rob_uop_1_8_bypassable &&
  soc1/core/rob/rob_uop_1_8_csr_addr == soc2/core/rob/rob_uop_1_8_csr_addr &&
  soc1/core/rob/rob_uop_1_8_ctrl_br_type == soc2/core/rob/rob_uop_1_8_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_8_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_8_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_8_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_8_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_8_ctrl_imm_sel == soc2/core/rob/rob_uop_1_8_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_8_ctrl_is_load == soc2/core/rob/rob_uop_1_8_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_8_ctrl_is_sta == soc2/core/rob/rob_uop_1_8_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_8_ctrl_is_std == soc2/core/rob/rob_uop_1_8_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_8_ctrl_op1_sel == soc2/core/rob/rob_uop_1_8_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_8_ctrl_op2_sel == soc2/core/rob/rob_uop_1_8_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_8_ctrl_op_fcn == soc2/core/rob/rob_uop_1_8_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_8_debug_fsrc == soc2/core/rob/rob_uop_1_8_debug_fsrc &&
  soc1/core/rob/rob_uop_1_8_debug_inst == soc2/core/rob/rob_uop_1_8_debug_inst &&
  soc1/core/rob/rob_uop_1_8_debug_pc == soc2/core/rob/rob_uop_1_8_debug_pc &&
  soc1/core/rob/rob_uop_1_8_debug_tsrc == soc2/core/rob/rob_uop_1_8_debug_tsrc &&
  soc1/core/rob/rob_uop_1_8_dst_rtype == soc2/core/rob/rob_uop_1_8_dst_rtype &&
  soc1/core/rob/rob_uop_1_8_edge_inst == soc2/core/rob/rob_uop_1_8_edge_inst &&
  soc1/core/rob/rob_uop_1_8_exc_cause == soc2/core/rob/rob_uop_1_8_exc_cause &&
  soc1/core/rob/rob_uop_1_8_exception == soc2/core/rob/rob_uop_1_8_exception &&
  soc1/core/rob/rob_uop_1_8_flush_on_commit == soc2/core/rob/rob_uop_1_8_flush_on_commit &&
  soc1/core/rob/rob_uop_1_8_fp_single == soc2/core/rob/rob_uop_1_8_fp_single &&
  soc1/core/rob/rob_uop_1_8_fp_val == soc2/core/rob/rob_uop_1_8_fp_val &&
  soc1/core/rob/rob_uop_1_8_frs3_en == soc2/core/rob/rob_uop_1_8_frs3_en &&
  soc1/core/rob/rob_uop_1_8_ftq_idx == soc2/core/rob/rob_uop_1_8_ftq_idx &&
  soc1/core/rob/rob_uop_1_8_fu_code == soc2/core/rob/rob_uop_1_8_fu_code &&
  soc1/core/rob/rob_uop_1_8_imm_packed == soc2/core/rob/rob_uop_1_8_imm_packed &&
  soc1/core/rob/rob_uop_1_8_inst == soc2/core/rob/rob_uop_1_8_inst &&
  soc1/core/rob/rob_uop_1_8_iq_type == soc2/core/rob/rob_uop_1_8_iq_type &&
  soc1/core/rob/rob_uop_1_8_is_amo == soc2/core/rob/rob_uop_1_8_is_amo &&
  soc1/core/rob/rob_uop_1_8_is_br == soc2/core/rob/rob_uop_1_8_is_br &&
  soc1/core/rob/rob_uop_1_8_is_fence == soc2/core/rob/rob_uop_1_8_is_fence &&
  soc1/core/rob/rob_uop_1_8_is_fencei == soc2/core/rob/rob_uop_1_8_is_fencei &&
  soc1/core/rob/rob_uop_1_8_is_jal == soc2/core/rob/rob_uop_1_8_is_jal &&
  soc1/core/rob/rob_uop_1_8_is_jalr == soc2/core/rob/rob_uop_1_8_is_jalr &&
  soc1/core/rob/rob_uop_1_8_is_rvc == soc2/core/rob/rob_uop_1_8_is_rvc &&
  soc1/core/rob/rob_uop_1_8_is_sfb == soc2/core/rob/rob_uop_1_8_is_sfb &&
  soc1/core/rob/rob_uop_1_8_is_sys_pc2epc == soc2/core/rob/rob_uop_1_8_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_8_is_unique == soc2/core/rob/rob_uop_1_8_is_unique &&
  soc1/core/rob/rob_uop_1_8_iw_p1_poisoned == soc2/core/rob/rob_uop_1_8_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_8_iw_p2_poisoned == soc2/core/rob/rob_uop_1_8_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_8_iw_state == soc2/core/rob/rob_uop_1_8_iw_state &&
  soc1/core/rob/rob_uop_1_8_ldq_idx == soc2/core/rob/rob_uop_1_8_ldq_idx &&
  soc1/core/rob/rob_uop_1_8_ldst == soc2/core/rob/rob_uop_1_8_ldst &&
  soc1/core/rob/rob_uop_1_8_ldst_val == soc2/core/rob/rob_uop_1_8_ldst_val &&
  soc1/core/rob/rob_uop_1_8_lrs1 == soc2/core/rob/rob_uop_1_8_lrs1 &&
  soc1/core/rob/rob_uop_1_8_lrs1_rtype == soc2/core/rob/rob_uop_1_8_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_8_lrs2 == soc2/core/rob/rob_uop_1_8_lrs2 &&
  soc1/core/rob/rob_uop_1_8_lrs2_rtype == soc2/core/rob/rob_uop_1_8_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_8_lrs3 == soc2/core/rob/rob_uop_1_8_lrs3 &&
  soc1/core/rob/rob_uop_1_8_mem_cmd == soc2/core/rob/rob_uop_1_8_mem_cmd &&
  soc1/core/rob/rob_uop_1_8_mem_signed == soc2/core/rob/rob_uop_1_8_mem_signed &&
  soc1/core/rob/rob_uop_1_8_mem_size == soc2/core/rob/rob_uop_1_8_mem_size &&
  soc1/core/rob/rob_uop_1_8_pc_lob == soc2/core/rob/rob_uop_1_8_pc_lob &&
  soc1/core/rob/rob_uop_1_8_pdst == soc2/core/rob/rob_uop_1_8_pdst &&
  soc1/core/rob/rob_uop_1_8_prs1 == soc2/core/rob/rob_uop_1_8_prs1 &&
  soc1/core/rob/rob_uop_1_8_prs1_busy == soc2/core/rob/rob_uop_1_8_prs1_busy &&
  soc1/core/rob/rob_uop_1_8_prs2 == soc2/core/rob/rob_uop_1_8_prs2 &&
  soc1/core/rob/rob_uop_1_8_prs2_busy == soc2/core/rob/rob_uop_1_8_prs2_busy &&
  soc1/core/rob/rob_uop_1_8_prs3 == soc2/core/rob/rob_uop_1_8_prs3 &&
  soc1/core/rob/rob_uop_1_8_prs3_busy == soc2/core/rob/rob_uop_1_8_prs3_busy &&
  soc1/core/rob/rob_uop_1_8_rob_idx == soc2/core/rob/rob_uop_1_8_rob_idx &&
  soc1/core/rob/rob_uop_1_8_rxq_idx == soc2/core/rob/rob_uop_1_8_rxq_idx &&
  soc1/core/rob/rob_uop_1_8_stale_pdst == soc2/core/rob/rob_uop_1_8_stale_pdst &&
  soc1/core/rob/rob_uop_1_8_stq_idx == soc2/core/rob/rob_uop_1_8_stq_idx &&
  soc1/core/rob/rob_uop_1_8_taken == soc2/core/rob/rob_uop_1_8_taken &&
  soc1/core/rob/rob_uop_1_8_uopc == soc2/core/rob/rob_uop_1_8_uopc &&
  soc1/core/rob/rob_uop_1_8_uses_ldq == soc2/core/rob/rob_uop_1_8_uses_ldq &&
  soc1/core/rob/rob_uop_1_8_uses_stq == soc2/core/rob/rob_uop_1_8_uses_stq &&
  soc1/core/rob/rob_uop_1_8_xcpt_ae_if == soc2/core/rob/rob_uop_1_8_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_8_xcpt_ma_if == soc2/core/rob/rob_uop_1_8_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_8_xcpt_pf_if == soc2/core/rob/rob_uop_1_8_xcpt_pf_if &&
  soc1/core/rob/rob_uop_1_9_bp_debug_if == soc2/core/rob/rob_uop_1_9_bp_debug_if &&
  soc1/core/rob/rob_uop_1_9_bp_xcpt_if == soc2/core/rob/rob_uop_1_9_bp_xcpt_if &&
  soc1/core/rob/rob_uop_1_9_br_mask == soc2/core/rob/rob_uop_1_9_br_mask &&
  soc1/core/rob/rob_uop_1_9_br_tag == soc2/core/rob/rob_uop_1_9_br_tag &&
  soc1/core/rob/rob_uop_1_9_bypassable == soc2/core/rob/rob_uop_1_9_bypassable &&
  soc1/core/rob/rob_uop_1_9_csr_addr == soc2/core/rob/rob_uop_1_9_csr_addr &&
  soc1/core/rob/rob_uop_1_9_ctrl_br_type == soc2/core/rob/rob_uop_1_9_ctrl_br_type &&
  soc1/core/rob/rob_uop_1_9_ctrl_csr_cmd == soc2/core/rob/rob_uop_1_9_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop_1_9_ctrl_fcn_dw == soc2/core/rob/rob_uop_1_9_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop_1_9_ctrl_imm_sel == soc2/core/rob/rob_uop_1_9_ctrl_imm_sel &&
  soc1/core/rob/rob_uop_1_9_ctrl_is_load == soc2/core/rob/rob_uop_1_9_ctrl_is_load &&
  soc1/core/rob/rob_uop_1_9_ctrl_is_sta == soc2/core/rob/rob_uop_1_9_ctrl_is_sta &&
  soc1/core/rob/rob_uop_1_9_ctrl_is_std == soc2/core/rob/rob_uop_1_9_ctrl_is_std &&
  soc1/core/rob/rob_uop_1_9_ctrl_op1_sel == soc2/core/rob/rob_uop_1_9_ctrl_op1_sel &&
  soc1/core/rob/rob_uop_1_9_ctrl_op2_sel == soc2/core/rob/rob_uop_1_9_ctrl_op2_sel &&
  soc1/core/rob/rob_uop_1_9_ctrl_op_fcn == soc2/core/rob/rob_uop_1_9_ctrl_op_fcn &&
  soc1/core/rob/rob_uop_1_9_debug_fsrc == soc2/core/rob/rob_uop_1_9_debug_fsrc &&
  soc1/core/rob/rob_uop_1_9_debug_inst == soc2/core/rob/rob_uop_1_9_debug_inst &&
  soc1/core/rob/rob_uop_1_9_debug_pc == soc2/core/rob/rob_uop_1_9_debug_pc &&
  soc1/core/rob/rob_uop_1_9_debug_tsrc == soc2/core/rob/rob_uop_1_9_debug_tsrc &&
  soc1/core/rob/rob_uop_1_9_dst_rtype == soc2/core/rob/rob_uop_1_9_dst_rtype &&
  soc1/core/rob/rob_uop_1_9_edge_inst == soc2/core/rob/rob_uop_1_9_edge_inst &&
  soc1/core/rob/rob_uop_1_9_exc_cause == soc2/core/rob/rob_uop_1_9_exc_cause &&
  soc1/core/rob/rob_uop_1_9_exception == soc2/core/rob/rob_uop_1_9_exception &&
  soc1/core/rob/rob_uop_1_9_flush_on_commit == soc2/core/rob/rob_uop_1_9_flush_on_commit &&
  soc1/core/rob/rob_uop_1_9_fp_single == soc2/core/rob/rob_uop_1_9_fp_single &&
  soc1/core/rob/rob_uop_1_9_fp_val == soc2/core/rob/rob_uop_1_9_fp_val &&
  soc1/core/rob/rob_uop_1_9_frs3_en == soc2/core/rob/rob_uop_1_9_frs3_en &&
  soc1/core/rob/rob_uop_1_9_ftq_idx == soc2/core/rob/rob_uop_1_9_ftq_idx &&
  soc1/core/rob/rob_uop_1_9_fu_code == soc2/core/rob/rob_uop_1_9_fu_code &&
  soc1/core/rob/rob_uop_1_9_imm_packed == soc2/core/rob/rob_uop_1_9_imm_packed &&
  soc1/core/rob/rob_uop_1_9_inst == soc2/core/rob/rob_uop_1_9_inst &&
  soc1/core/rob/rob_uop_1_9_iq_type == soc2/core/rob/rob_uop_1_9_iq_type &&
  soc1/core/rob/rob_uop_1_9_is_amo == soc2/core/rob/rob_uop_1_9_is_amo &&
  soc1/core/rob/rob_uop_1_9_is_br == soc2/core/rob/rob_uop_1_9_is_br &&
  soc1/core/rob/rob_uop_1_9_is_fence == soc2/core/rob/rob_uop_1_9_is_fence &&
  soc1/core/rob/rob_uop_1_9_is_fencei == soc2/core/rob/rob_uop_1_9_is_fencei &&
  soc1/core/rob/rob_uop_1_9_is_jal == soc2/core/rob/rob_uop_1_9_is_jal &&
  soc1/core/rob/rob_uop_1_9_is_jalr == soc2/core/rob/rob_uop_1_9_is_jalr &&
  soc1/core/rob/rob_uop_1_9_is_rvc == soc2/core/rob/rob_uop_1_9_is_rvc &&
  soc1/core/rob/rob_uop_1_9_is_sfb == soc2/core/rob/rob_uop_1_9_is_sfb &&
  soc1/core/rob/rob_uop_1_9_is_sys_pc2epc == soc2/core/rob/rob_uop_1_9_is_sys_pc2epc &&
  soc1/core/rob/rob_uop_1_9_is_unique == soc2/core/rob/rob_uop_1_9_is_unique &&
  soc1/core/rob/rob_uop_1_9_iw_p1_poisoned == soc2/core/rob/rob_uop_1_9_iw_p1_poisoned &&
  soc1/core/rob/rob_uop_1_9_iw_p2_poisoned == soc2/core/rob/rob_uop_1_9_iw_p2_poisoned &&
  soc1/core/rob/rob_uop_1_9_iw_state == soc2/core/rob/rob_uop_1_9_iw_state &&
  soc1/core/rob/rob_uop_1_9_ldq_idx == soc2/core/rob/rob_uop_1_9_ldq_idx &&
  soc1/core/rob/rob_uop_1_9_ldst == soc2/core/rob/rob_uop_1_9_ldst &&
  soc1/core/rob/rob_uop_1_9_ldst_val == soc2/core/rob/rob_uop_1_9_ldst_val &&
  soc1/core/rob/rob_uop_1_9_lrs1 == soc2/core/rob/rob_uop_1_9_lrs1 &&
  soc1/core/rob/rob_uop_1_9_lrs1_rtype == soc2/core/rob/rob_uop_1_9_lrs1_rtype &&
  soc1/core/rob/rob_uop_1_9_lrs2 == soc2/core/rob/rob_uop_1_9_lrs2 &&
  soc1/core/rob/rob_uop_1_9_lrs2_rtype == soc2/core/rob/rob_uop_1_9_lrs2_rtype &&
  soc1/core/rob/rob_uop_1_9_lrs3 == soc2/core/rob/rob_uop_1_9_lrs3 &&
  soc1/core/rob/rob_uop_1_9_mem_cmd == soc2/core/rob/rob_uop_1_9_mem_cmd &&
  soc1/core/rob/rob_uop_1_9_mem_signed == soc2/core/rob/rob_uop_1_9_mem_signed &&
  soc1/core/rob/rob_uop_1_9_mem_size == soc2/core/rob/rob_uop_1_9_mem_size &&
  soc1/core/rob/rob_uop_1_9_pc_lob == soc2/core/rob/rob_uop_1_9_pc_lob &&
  soc1/core/rob/rob_uop_1_9_pdst == soc2/core/rob/rob_uop_1_9_pdst &&
  soc1/core/rob/rob_uop_1_9_prs1 == soc2/core/rob/rob_uop_1_9_prs1 &&
  soc1/core/rob/rob_uop_1_9_prs1_busy == soc2/core/rob/rob_uop_1_9_prs1_busy &&
  soc1/core/rob/rob_uop_1_9_prs2 == soc2/core/rob/rob_uop_1_9_prs2 &&
  soc1/core/rob/rob_uop_1_9_prs2_busy == soc2/core/rob/rob_uop_1_9_prs2_busy &&
  soc1/core/rob/rob_uop_1_9_prs3 == soc2/core/rob/rob_uop_1_9_prs3 &&
  soc1/core/rob/rob_uop_1_9_prs3_busy == soc2/core/rob/rob_uop_1_9_prs3_busy &&
  soc1/core/rob/rob_uop_1_9_rob_idx == soc2/core/rob/rob_uop_1_9_rob_idx &&
  soc1/core/rob/rob_uop_1_9_rxq_idx == soc2/core/rob/rob_uop_1_9_rxq_idx &&
  soc1/core/rob/rob_uop_1_9_stale_pdst == soc2/core/rob/rob_uop_1_9_stale_pdst &&
  soc1/core/rob/rob_uop_1_9_stq_idx == soc2/core/rob/rob_uop_1_9_stq_idx &&
  soc1/core/rob/rob_uop_1_9_taken == soc2/core/rob/rob_uop_1_9_taken &&
  soc1/core/rob/rob_uop_1_9_uopc == soc2/core/rob/rob_uop_1_9_uopc &&
  soc1/core/rob/rob_uop_1_9_uses_ldq == soc2/core/rob/rob_uop_1_9_uses_ldq &&
  soc1/core/rob/rob_uop_1_9_uses_stq == soc2/core/rob/rob_uop_1_9_uses_stq &&
  soc1/core/rob/rob_uop_1_9_xcpt_ae_if == soc2/core/rob/rob_uop_1_9_xcpt_ae_if &&
  soc1/core/rob/rob_uop_1_9_xcpt_ma_if == soc2/core/rob/rob_uop_1_9_xcpt_ma_if &&
  soc1/core/rob/rob_uop_1_9_xcpt_pf_if == soc2/core/rob/rob_uop_1_9_xcpt_pf_if &&
  soc1/core/rob/rob_uop__0_bp_debug_if == soc2/core/rob/rob_uop__0_bp_debug_if &&
  soc1/core/rob/rob_uop__0_bp_xcpt_if == soc2/core/rob/rob_uop__0_bp_xcpt_if &&
  soc1/core/rob/rob_uop__0_br_mask == soc2/core/rob/rob_uop__0_br_mask &&
  soc1/core/rob/rob_uop__0_br_tag == soc2/core/rob/rob_uop__0_br_tag &&
  soc1/core/rob/rob_uop__0_bypassable == soc2/core/rob/rob_uop__0_bypassable &&
  soc1/core/rob/rob_uop__0_csr_addr == soc2/core/rob/rob_uop__0_csr_addr &&
  soc1/core/rob/rob_uop__0_ctrl_br_type == soc2/core/rob/rob_uop__0_ctrl_br_type &&
  soc1/core/rob/rob_uop__0_ctrl_csr_cmd == soc2/core/rob/rob_uop__0_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__0_ctrl_fcn_dw == soc2/core/rob/rob_uop__0_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__0_ctrl_imm_sel == soc2/core/rob/rob_uop__0_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__0_ctrl_is_load == soc2/core/rob/rob_uop__0_ctrl_is_load &&
  soc1/core/rob/rob_uop__0_ctrl_is_sta == soc2/core/rob/rob_uop__0_ctrl_is_sta &&
  soc1/core/rob/rob_uop__0_ctrl_is_std == soc2/core/rob/rob_uop__0_ctrl_is_std &&
  soc1/core/rob/rob_uop__0_ctrl_op1_sel == soc2/core/rob/rob_uop__0_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__0_ctrl_op2_sel == soc2/core/rob/rob_uop__0_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__0_ctrl_op_fcn == soc2/core/rob/rob_uop__0_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__0_debug_fsrc == soc2/core/rob/rob_uop__0_debug_fsrc &&
  soc1/core/rob/rob_uop__0_debug_inst == soc2/core/rob/rob_uop__0_debug_inst &&
  soc1/core/rob/rob_uop__0_debug_pc == soc2/core/rob/rob_uop__0_debug_pc &&
  soc1/core/rob/rob_uop__0_debug_tsrc == soc2/core/rob/rob_uop__0_debug_tsrc &&
  soc1/core/rob/rob_uop__0_dst_rtype == soc2/core/rob/rob_uop__0_dst_rtype &&
  soc1/core/rob/rob_uop__0_edge_inst == soc2/core/rob/rob_uop__0_edge_inst &&
  soc1/core/rob/rob_uop__0_exc_cause == soc2/core/rob/rob_uop__0_exc_cause &&
  soc1/core/rob/rob_uop__0_exception == soc2/core/rob/rob_uop__0_exception &&
  soc1/core/rob/rob_uop__0_flush_on_commit == soc2/core/rob/rob_uop__0_flush_on_commit &&
  soc1/core/rob/rob_uop__0_fp_single == soc2/core/rob/rob_uop__0_fp_single &&
  soc1/core/rob/rob_uop__0_fp_val == soc2/core/rob/rob_uop__0_fp_val &&
  soc1/core/rob/rob_uop__0_frs3_en == soc2/core/rob/rob_uop__0_frs3_en &&
  soc1/core/rob/rob_uop__0_ftq_idx == soc2/core/rob/rob_uop__0_ftq_idx &&
  soc1/core/rob/rob_uop__0_fu_code == soc2/core/rob/rob_uop__0_fu_code &&
  soc1/core/rob/rob_uop__0_imm_packed == soc2/core/rob/rob_uop__0_imm_packed &&
  soc1/core/rob/rob_uop__0_inst == soc2/core/rob/rob_uop__0_inst &&
  soc1/core/rob/rob_uop__0_iq_type == soc2/core/rob/rob_uop__0_iq_type &&
  soc1/core/rob/rob_uop__0_is_amo == soc2/core/rob/rob_uop__0_is_amo &&
  soc1/core/rob/rob_uop__0_is_br == soc2/core/rob/rob_uop__0_is_br &&
  soc1/core/rob/rob_uop__0_is_fence == soc2/core/rob/rob_uop__0_is_fence &&
  soc1/core/rob/rob_uop__0_is_fencei == soc2/core/rob/rob_uop__0_is_fencei &&
  soc1/core/rob/rob_uop__0_is_jal == soc2/core/rob/rob_uop__0_is_jal &&
  soc1/core/rob/rob_uop__0_is_jalr == soc2/core/rob/rob_uop__0_is_jalr &&
  soc1/core/rob/rob_uop__0_is_rvc == soc2/core/rob/rob_uop__0_is_rvc &&
  soc1/core/rob/rob_uop__0_is_sfb == soc2/core/rob/rob_uop__0_is_sfb &&
  soc1/core/rob/rob_uop__0_is_sys_pc2epc == soc2/core/rob/rob_uop__0_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__0_is_unique == soc2/core/rob/rob_uop__0_is_unique &&
  soc1/core/rob/rob_uop__0_iw_p1_poisoned == soc2/core/rob/rob_uop__0_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__0_iw_p2_poisoned == soc2/core/rob/rob_uop__0_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__0_iw_state == soc2/core/rob/rob_uop__0_iw_state &&
  soc1/core/rob/rob_uop__0_ldq_idx == soc2/core/rob/rob_uop__0_ldq_idx &&
  soc1/core/rob/rob_uop__0_ldst == soc2/core/rob/rob_uop__0_ldst &&
  soc1/core/rob/rob_uop__0_ldst_val == soc2/core/rob/rob_uop__0_ldst_val &&
  soc1/core/rob/rob_uop__0_lrs1 == soc2/core/rob/rob_uop__0_lrs1 &&
  soc1/core/rob/rob_uop__0_lrs1_rtype == soc2/core/rob/rob_uop__0_lrs1_rtype &&
  soc1/core/rob/rob_uop__0_lrs2 == soc2/core/rob/rob_uop__0_lrs2 &&
  soc1/core/rob/rob_uop__0_lrs2_rtype == soc2/core/rob/rob_uop__0_lrs2_rtype &&
  soc1/core/rob/rob_uop__0_lrs3 == soc2/core/rob/rob_uop__0_lrs3 &&
  soc1/core/rob/rob_uop__0_mem_cmd == soc2/core/rob/rob_uop__0_mem_cmd &&
  soc1/core/rob/rob_uop__0_mem_signed == soc2/core/rob/rob_uop__0_mem_signed &&
  soc1/core/rob/rob_uop__0_mem_size == soc2/core/rob/rob_uop__0_mem_size &&
  soc1/core/rob/rob_uop__0_pc_lob == soc2/core/rob/rob_uop__0_pc_lob &&
  soc1/core/rob/rob_uop__0_pdst == soc2/core/rob/rob_uop__0_pdst &&
  soc1/core/rob/rob_uop__0_prs1 == soc2/core/rob/rob_uop__0_prs1 &&
  soc1/core/rob/rob_uop__0_prs1_busy == soc2/core/rob/rob_uop__0_prs1_busy &&
  soc1/core/rob/rob_uop__0_prs2 == soc2/core/rob/rob_uop__0_prs2 &&
  soc1/core/rob/rob_uop__0_prs2_busy == soc2/core/rob/rob_uop__0_prs2_busy &&
  soc1/core/rob/rob_uop__0_prs3 == soc2/core/rob/rob_uop__0_prs3 &&
  soc1/core/rob/rob_uop__0_prs3_busy == soc2/core/rob/rob_uop__0_prs3_busy &&
  soc1/core/rob/rob_uop__0_rob_idx == soc2/core/rob/rob_uop__0_rob_idx &&
  soc1/core/rob/rob_uop__0_rxq_idx == soc2/core/rob/rob_uop__0_rxq_idx &&
  soc1/core/rob/rob_uop__0_stale_pdst == soc2/core/rob/rob_uop__0_stale_pdst &&
  soc1/core/rob/rob_uop__0_stq_idx == soc2/core/rob/rob_uop__0_stq_idx &&
  soc1/core/rob/rob_uop__0_taken == soc2/core/rob/rob_uop__0_taken &&
  soc1/core/rob/rob_uop__0_uopc == soc2/core/rob/rob_uop__0_uopc &&
  soc1/core/rob/rob_uop__0_uses_ldq == soc2/core/rob/rob_uop__0_uses_ldq &&
  soc1/core/rob/rob_uop__0_uses_stq == soc2/core/rob/rob_uop__0_uses_stq &&
  soc1/core/rob/rob_uop__0_xcpt_ae_if == soc2/core/rob/rob_uop__0_xcpt_ae_if &&
  soc1/core/rob/rob_uop__0_xcpt_ma_if == soc2/core/rob/rob_uop__0_xcpt_ma_if &&
  soc1/core/rob/rob_uop__0_xcpt_pf_if == soc2/core/rob/rob_uop__0_xcpt_pf_if &&
  soc1/core/rob/rob_uop__10_bp_debug_if == soc2/core/rob/rob_uop__10_bp_debug_if &&
  soc1/core/rob/rob_uop__10_bp_xcpt_if == soc2/core/rob/rob_uop__10_bp_xcpt_if &&
  soc1/core/rob/rob_uop__10_br_mask == soc2/core/rob/rob_uop__10_br_mask &&
  soc1/core/rob/rob_uop__10_br_tag == soc2/core/rob/rob_uop__10_br_tag &&
  soc1/core/rob/rob_uop__10_bypassable == soc2/core/rob/rob_uop__10_bypassable &&
  soc1/core/rob/rob_uop__10_csr_addr == soc2/core/rob/rob_uop__10_csr_addr &&
  soc1/core/rob/rob_uop__10_ctrl_br_type == soc2/core/rob/rob_uop__10_ctrl_br_type &&
  soc1/core/rob/rob_uop__10_ctrl_csr_cmd == soc2/core/rob/rob_uop__10_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__10_ctrl_fcn_dw == soc2/core/rob/rob_uop__10_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__10_ctrl_imm_sel == soc2/core/rob/rob_uop__10_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__10_ctrl_is_load == soc2/core/rob/rob_uop__10_ctrl_is_load &&
  soc1/core/rob/rob_uop__10_ctrl_is_sta == soc2/core/rob/rob_uop__10_ctrl_is_sta &&
  soc1/core/rob/rob_uop__10_ctrl_is_std == soc2/core/rob/rob_uop__10_ctrl_is_std &&
  soc1/core/rob/rob_uop__10_ctrl_op1_sel == soc2/core/rob/rob_uop__10_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__10_ctrl_op2_sel == soc2/core/rob/rob_uop__10_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__10_ctrl_op_fcn == soc2/core/rob/rob_uop__10_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__10_debug_fsrc == soc2/core/rob/rob_uop__10_debug_fsrc &&
  soc1/core/rob/rob_uop__10_debug_inst == soc2/core/rob/rob_uop__10_debug_inst &&
  soc1/core/rob/rob_uop__10_debug_pc == soc2/core/rob/rob_uop__10_debug_pc &&
  soc1/core/rob/rob_uop__10_debug_tsrc == soc2/core/rob/rob_uop__10_debug_tsrc &&
  soc1/core/rob/rob_uop__10_dst_rtype == soc2/core/rob/rob_uop__10_dst_rtype &&
  soc1/core/rob/rob_uop__10_edge_inst == soc2/core/rob/rob_uop__10_edge_inst &&
  soc1/core/rob/rob_uop__10_exc_cause == soc2/core/rob/rob_uop__10_exc_cause &&
  soc1/core/rob/rob_uop__10_exception == soc2/core/rob/rob_uop__10_exception &&
  soc1/core/rob/rob_uop__10_flush_on_commit == soc2/core/rob/rob_uop__10_flush_on_commit &&
  soc1/core/rob/rob_uop__10_fp_single == soc2/core/rob/rob_uop__10_fp_single &&
  soc1/core/rob/rob_uop__10_fp_val == soc2/core/rob/rob_uop__10_fp_val &&
  soc1/core/rob/rob_uop__10_frs3_en == soc2/core/rob/rob_uop__10_frs3_en &&
  soc1/core/rob/rob_uop__10_ftq_idx == soc2/core/rob/rob_uop__10_ftq_idx &&
  soc1/core/rob/rob_uop__10_fu_code == soc2/core/rob/rob_uop__10_fu_code &&
  soc1/core/rob/rob_uop__10_imm_packed == soc2/core/rob/rob_uop__10_imm_packed &&
  soc1/core/rob/rob_uop__10_inst == soc2/core/rob/rob_uop__10_inst &&
  soc1/core/rob/rob_uop__10_iq_type == soc2/core/rob/rob_uop__10_iq_type &&
  soc1/core/rob/rob_uop__10_is_amo == soc2/core/rob/rob_uop__10_is_amo &&
  soc1/core/rob/rob_uop__10_is_br == soc2/core/rob/rob_uop__10_is_br &&
  soc1/core/rob/rob_uop__10_is_fence == soc2/core/rob/rob_uop__10_is_fence &&
  soc1/core/rob/rob_uop__10_is_fencei == soc2/core/rob/rob_uop__10_is_fencei &&
  soc1/core/rob/rob_uop__10_is_jal == soc2/core/rob/rob_uop__10_is_jal &&
  soc1/core/rob/rob_uop__10_is_jalr == soc2/core/rob/rob_uop__10_is_jalr &&
  soc1/core/rob/rob_uop__10_is_rvc == soc2/core/rob/rob_uop__10_is_rvc &&
  soc1/core/rob/rob_uop__10_is_sfb == soc2/core/rob/rob_uop__10_is_sfb &&
  soc1/core/rob/rob_uop__10_is_sys_pc2epc == soc2/core/rob/rob_uop__10_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__10_is_unique == soc2/core/rob/rob_uop__10_is_unique &&
  soc1/core/rob/rob_uop__10_iw_p1_poisoned == soc2/core/rob/rob_uop__10_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__10_iw_p2_poisoned == soc2/core/rob/rob_uop__10_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__10_iw_state == soc2/core/rob/rob_uop__10_iw_state &&
  soc1/core/rob/rob_uop__10_ldq_idx == soc2/core/rob/rob_uop__10_ldq_idx &&
  soc1/core/rob/rob_uop__10_ldst == soc2/core/rob/rob_uop__10_ldst &&
  soc1/core/rob/rob_uop__10_ldst_val == soc2/core/rob/rob_uop__10_ldst_val &&
  soc1/core/rob/rob_uop__10_lrs1 == soc2/core/rob/rob_uop__10_lrs1 &&
  soc1/core/rob/rob_uop__10_lrs1_rtype == soc2/core/rob/rob_uop__10_lrs1_rtype &&
  soc1/core/rob/rob_uop__10_lrs2 == soc2/core/rob/rob_uop__10_lrs2 &&
  soc1/core/rob/rob_uop__10_lrs2_rtype == soc2/core/rob/rob_uop__10_lrs2_rtype &&
  soc1/core/rob/rob_uop__10_lrs3 == soc2/core/rob/rob_uop__10_lrs3 &&
  soc1/core/rob/rob_uop__10_mem_cmd == soc2/core/rob/rob_uop__10_mem_cmd &&
  soc1/core/rob/rob_uop__10_mem_signed == soc2/core/rob/rob_uop__10_mem_signed &&
  soc1/core/rob/rob_uop__10_mem_size == soc2/core/rob/rob_uop__10_mem_size &&
  soc1/core/rob/rob_uop__10_pc_lob == soc2/core/rob/rob_uop__10_pc_lob &&
  soc1/core/rob/rob_uop__10_pdst == soc2/core/rob/rob_uop__10_pdst &&
  soc1/core/rob/rob_uop__10_prs1 == soc2/core/rob/rob_uop__10_prs1 &&
  soc1/core/rob/rob_uop__10_prs1_busy == soc2/core/rob/rob_uop__10_prs1_busy &&
  soc1/core/rob/rob_uop__10_prs2 == soc2/core/rob/rob_uop__10_prs2 &&
  soc1/core/rob/rob_uop__10_prs2_busy == soc2/core/rob/rob_uop__10_prs2_busy &&
  soc1/core/rob/rob_uop__10_prs3 == soc2/core/rob/rob_uop__10_prs3 &&
  soc1/core/rob/rob_uop__10_prs3_busy == soc2/core/rob/rob_uop__10_prs3_busy &&
  soc1/core/rob/rob_uop__10_rob_idx == soc2/core/rob/rob_uop__10_rob_idx &&
  soc1/core/rob/rob_uop__10_rxq_idx == soc2/core/rob/rob_uop__10_rxq_idx &&
  soc1/core/rob/rob_uop__10_stale_pdst == soc2/core/rob/rob_uop__10_stale_pdst &&
  soc1/core/rob/rob_uop__10_stq_idx == soc2/core/rob/rob_uop__10_stq_idx &&
  soc1/core/rob/rob_uop__10_taken == soc2/core/rob/rob_uop__10_taken &&
  soc1/core/rob/rob_uop__10_uopc == soc2/core/rob/rob_uop__10_uopc &&
  soc1/core/rob/rob_uop__10_uses_ldq == soc2/core/rob/rob_uop__10_uses_ldq &&
  soc1/core/rob/rob_uop__10_uses_stq == soc2/core/rob/rob_uop__10_uses_stq &&
  soc1/core/rob/rob_uop__10_xcpt_ae_if == soc2/core/rob/rob_uop__10_xcpt_ae_if &&
  soc1/core/rob/rob_uop__10_xcpt_ma_if == soc2/core/rob/rob_uop__10_xcpt_ma_if &&
  soc1/core/rob/rob_uop__10_xcpt_pf_if == soc2/core/rob/rob_uop__10_xcpt_pf_if &&
  soc1/core/rob/rob_uop__11_bp_debug_if == soc2/core/rob/rob_uop__11_bp_debug_if &&
  soc1/core/rob/rob_uop__11_bp_xcpt_if == soc2/core/rob/rob_uop__11_bp_xcpt_if &&
  soc1/core/rob/rob_uop__11_br_mask == soc2/core/rob/rob_uop__11_br_mask &&
  soc1/core/rob/rob_uop__11_br_tag == soc2/core/rob/rob_uop__11_br_tag &&
  soc1/core/rob/rob_uop__11_bypassable == soc2/core/rob/rob_uop__11_bypassable &&
  soc1/core/rob/rob_uop__11_csr_addr == soc2/core/rob/rob_uop__11_csr_addr &&
  soc1/core/rob/rob_uop__11_ctrl_br_type == soc2/core/rob/rob_uop__11_ctrl_br_type &&
  soc1/core/rob/rob_uop__11_ctrl_csr_cmd == soc2/core/rob/rob_uop__11_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__11_ctrl_fcn_dw == soc2/core/rob/rob_uop__11_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__11_ctrl_imm_sel == soc2/core/rob/rob_uop__11_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__11_ctrl_is_load == soc2/core/rob/rob_uop__11_ctrl_is_load &&
  soc1/core/rob/rob_uop__11_ctrl_is_sta == soc2/core/rob/rob_uop__11_ctrl_is_sta &&
  soc1/core/rob/rob_uop__11_ctrl_is_std == soc2/core/rob/rob_uop__11_ctrl_is_std &&
  soc1/core/rob/rob_uop__11_ctrl_op1_sel == soc2/core/rob/rob_uop__11_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__11_ctrl_op2_sel == soc2/core/rob/rob_uop__11_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__11_ctrl_op_fcn == soc2/core/rob/rob_uop__11_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__11_debug_fsrc == soc2/core/rob/rob_uop__11_debug_fsrc &&
  soc1/core/rob/rob_uop__11_debug_inst == soc2/core/rob/rob_uop__11_debug_inst &&
  soc1/core/rob/rob_uop__11_debug_pc == soc2/core/rob/rob_uop__11_debug_pc &&
  soc1/core/rob/rob_uop__11_debug_tsrc == soc2/core/rob/rob_uop__11_debug_tsrc &&
  soc1/core/rob/rob_uop__11_dst_rtype == soc2/core/rob/rob_uop__11_dst_rtype &&
  soc1/core/rob/rob_uop__11_edge_inst == soc2/core/rob/rob_uop__11_edge_inst &&
  soc1/core/rob/rob_uop__11_exc_cause == soc2/core/rob/rob_uop__11_exc_cause &&
  soc1/core/rob/rob_uop__11_exception == soc2/core/rob/rob_uop__11_exception &&
  soc1/core/rob/rob_uop__11_flush_on_commit == soc2/core/rob/rob_uop__11_flush_on_commit &&
  soc1/core/rob/rob_uop__11_fp_single == soc2/core/rob/rob_uop__11_fp_single &&
  soc1/core/rob/rob_uop__11_fp_val == soc2/core/rob/rob_uop__11_fp_val &&
  soc1/core/rob/rob_uop__11_frs3_en == soc2/core/rob/rob_uop__11_frs3_en &&
  soc1/core/rob/rob_uop__11_ftq_idx == soc2/core/rob/rob_uop__11_ftq_idx &&
  soc1/core/rob/rob_uop__11_fu_code == soc2/core/rob/rob_uop__11_fu_code &&
  soc1/core/rob/rob_uop__11_imm_packed == soc2/core/rob/rob_uop__11_imm_packed &&
  soc1/core/rob/rob_uop__11_inst == soc2/core/rob/rob_uop__11_inst &&
  soc1/core/rob/rob_uop__11_iq_type == soc2/core/rob/rob_uop__11_iq_type &&
  soc1/core/rob/rob_uop__11_is_amo == soc2/core/rob/rob_uop__11_is_amo &&
  soc1/core/rob/rob_uop__11_is_br == soc2/core/rob/rob_uop__11_is_br &&
  soc1/core/rob/rob_uop__11_is_fence == soc2/core/rob/rob_uop__11_is_fence &&
  soc1/core/rob/rob_uop__11_is_fencei == soc2/core/rob/rob_uop__11_is_fencei &&
  soc1/core/rob/rob_uop__11_is_jal == soc2/core/rob/rob_uop__11_is_jal &&
  soc1/core/rob/rob_uop__11_is_jalr == soc2/core/rob/rob_uop__11_is_jalr &&
  soc1/core/rob/rob_uop__11_is_rvc == soc2/core/rob/rob_uop__11_is_rvc &&
  soc1/core/rob/rob_uop__11_is_sfb == soc2/core/rob/rob_uop__11_is_sfb &&
  soc1/core/rob/rob_uop__11_is_sys_pc2epc == soc2/core/rob/rob_uop__11_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__11_is_unique == soc2/core/rob/rob_uop__11_is_unique &&
  soc1/core/rob/rob_uop__11_iw_p1_poisoned == soc2/core/rob/rob_uop__11_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__11_iw_p2_poisoned == soc2/core/rob/rob_uop__11_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__11_iw_state == soc2/core/rob/rob_uop__11_iw_state &&
  soc1/core/rob/rob_uop__11_ldq_idx == soc2/core/rob/rob_uop__11_ldq_idx &&
  soc1/core/rob/rob_uop__11_ldst == soc2/core/rob/rob_uop__11_ldst &&
  soc1/core/rob/rob_uop__11_ldst_val == soc2/core/rob/rob_uop__11_ldst_val &&
  soc1/core/rob/rob_uop__11_lrs1 == soc2/core/rob/rob_uop__11_lrs1 &&
  soc1/core/rob/rob_uop__11_lrs1_rtype == soc2/core/rob/rob_uop__11_lrs1_rtype &&
  soc1/core/rob/rob_uop__11_lrs2 == soc2/core/rob/rob_uop__11_lrs2 &&
  soc1/core/rob/rob_uop__11_lrs2_rtype == soc2/core/rob/rob_uop__11_lrs2_rtype &&
  soc1/core/rob/rob_uop__11_lrs3 == soc2/core/rob/rob_uop__11_lrs3 &&
  soc1/core/rob/rob_uop__11_mem_cmd == soc2/core/rob/rob_uop__11_mem_cmd &&
  soc1/core/rob/rob_uop__11_mem_signed == soc2/core/rob/rob_uop__11_mem_signed &&
  soc1/core/rob/rob_uop__11_mem_size == soc2/core/rob/rob_uop__11_mem_size &&
  soc1/core/rob/rob_uop__11_pc_lob == soc2/core/rob/rob_uop__11_pc_lob &&
  soc1/core/rob/rob_uop__11_pdst == soc2/core/rob/rob_uop__11_pdst &&
  soc1/core/rob/rob_uop__11_prs1 == soc2/core/rob/rob_uop__11_prs1 &&
  soc1/core/rob/rob_uop__11_prs1_busy == soc2/core/rob/rob_uop__11_prs1_busy &&
  soc1/core/rob/rob_uop__11_prs2 == soc2/core/rob/rob_uop__11_prs2 &&
  soc1/core/rob/rob_uop__11_prs2_busy == soc2/core/rob/rob_uop__11_prs2_busy &&
  soc1/core/rob/rob_uop__11_prs3 == soc2/core/rob/rob_uop__11_prs3 &&
  soc1/core/rob/rob_uop__11_prs3_busy == soc2/core/rob/rob_uop__11_prs3_busy &&
  soc1/core/rob/rob_uop__11_rob_idx == soc2/core/rob/rob_uop__11_rob_idx &&
  soc1/core/rob/rob_uop__11_rxq_idx == soc2/core/rob/rob_uop__11_rxq_idx &&
  soc1/core/rob/rob_uop__11_stale_pdst == soc2/core/rob/rob_uop__11_stale_pdst &&
  soc1/core/rob/rob_uop__11_stq_idx == soc2/core/rob/rob_uop__11_stq_idx &&
  soc1/core/rob/rob_uop__11_taken == soc2/core/rob/rob_uop__11_taken &&
  soc1/core/rob/rob_uop__11_uopc == soc2/core/rob/rob_uop__11_uopc &&
  soc1/core/rob/rob_uop__11_uses_ldq == soc2/core/rob/rob_uop__11_uses_ldq &&
  soc1/core/rob/rob_uop__11_uses_stq == soc2/core/rob/rob_uop__11_uses_stq &&
  soc1/core/rob/rob_uop__11_xcpt_ae_if == soc2/core/rob/rob_uop__11_xcpt_ae_if &&
  soc1/core/rob/rob_uop__11_xcpt_ma_if == soc2/core/rob/rob_uop__11_xcpt_ma_if &&
  soc1/core/rob/rob_uop__11_xcpt_pf_if == soc2/core/rob/rob_uop__11_xcpt_pf_if &&
  soc1/core/rob/rob_uop__12_bp_debug_if == soc2/core/rob/rob_uop__12_bp_debug_if &&
  soc1/core/rob/rob_uop__12_bp_xcpt_if == soc2/core/rob/rob_uop__12_bp_xcpt_if &&
  soc1/core/rob/rob_uop__12_br_mask == soc2/core/rob/rob_uop__12_br_mask &&
  soc1/core/rob/rob_uop__12_br_tag == soc2/core/rob/rob_uop__12_br_tag &&
  soc1/core/rob/rob_uop__12_bypassable == soc2/core/rob/rob_uop__12_bypassable &&
  soc1/core/rob/rob_uop__12_csr_addr == soc2/core/rob/rob_uop__12_csr_addr &&
  soc1/core/rob/rob_uop__12_ctrl_br_type == soc2/core/rob/rob_uop__12_ctrl_br_type &&
  soc1/core/rob/rob_uop__12_ctrl_csr_cmd == soc2/core/rob/rob_uop__12_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__12_ctrl_fcn_dw == soc2/core/rob/rob_uop__12_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__12_ctrl_imm_sel == soc2/core/rob/rob_uop__12_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__12_ctrl_is_load == soc2/core/rob/rob_uop__12_ctrl_is_load &&
  soc1/core/rob/rob_uop__12_ctrl_is_sta == soc2/core/rob/rob_uop__12_ctrl_is_sta &&
  soc1/core/rob/rob_uop__12_ctrl_is_std == soc2/core/rob/rob_uop__12_ctrl_is_std &&
  soc1/core/rob/rob_uop__12_ctrl_op1_sel == soc2/core/rob/rob_uop__12_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__12_ctrl_op2_sel == soc2/core/rob/rob_uop__12_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__12_ctrl_op_fcn == soc2/core/rob/rob_uop__12_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__12_debug_fsrc == soc2/core/rob/rob_uop__12_debug_fsrc &&
  soc1/core/rob/rob_uop__12_debug_inst == soc2/core/rob/rob_uop__12_debug_inst &&
  soc1/core/rob/rob_uop__12_debug_pc == soc2/core/rob/rob_uop__12_debug_pc &&
  soc1/core/rob/rob_uop__12_debug_tsrc == soc2/core/rob/rob_uop__12_debug_tsrc &&
  soc1/core/rob/rob_uop__12_dst_rtype == soc2/core/rob/rob_uop__12_dst_rtype &&
  soc1/core/rob/rob_uop__12_edge_inst == soc2/core/rob/rob_uop__12_edge_inst &&
  soc1/core/rob/rob_uop__12_exc_cause == soc2/core/rob/rob_uop__12_exc_cause &&
  soc1/core/rob/rob_uop__12_exception == soc2/core/rob/rob_uop__12_exception &&
  soc1/core/rob/rob_uop__12_flush_on_commit == soc2/core/rob/rob_uop__12_flush_on_commit &&
  soc1/core/rob/rob_uop__12_fp_single == soc2/core/rob/rob_uop__12_fp_single &&
  soc1/core/rob/rob_uop__12_fp_val == soc2/core/rob/rob_uop__12_fp_val &&
  soc1/core/rob/rob_uop__12_frs3_en == soc2/core/rob/rob_uop__12_frs3_en &&
  soc1/core/rob/rob_uop__12_ftq_idx == soc2/core/rob/rob_uop__12_ftq_idx &&
  soc1/core/rob/rob_uop__12_fu_code == soc2/core/rob/rob_uop__12_fu_code &&
  soc1/core/rob/rob_uop__12_imm_packed == soc2/core/rob/rob_uop__12_imm_packed &&
  soc1/core/rob/rob_uop__12_inst == soc2/core/rob/rob_uop__12_inst &&
  soc1/core/rob/rob_uop__12_iq_type == soc2/core/rob/rob_uop__12_iq_type &&
  soc1/core/rob/rob_uop__12_is_amo == soc2/core/rob/rob_uop__12_is_amo &&
  soc1/core/rob/rob_uop__12_is_br == soc2/core/rob/rob_uop__12_is_br &&
  soc1/core/rob/rob_uop__12_is_fence == soc2/core/rob/rob_uop__12_is_fence &&
  soc1/core/rob/rob_uop__12_is_fencei == soc2/core/rob/rob_uop__12_is_fencei &&
  soc1/core/rob/rob_uop__12_is_jal == soc2/core/rob/rob_uop__12_is_jal &&
  soc1/core/rob/rob_uop__12_is_jalr == soc2/core/rob/rob_uop__12_is_jalr &&
  soc1/core/rob/rob_uop__12_is_rvc == soc2/core/rob/rob_uop__12_is_rvc &&
  soc1/core/rob/rob_uop__12_is_sfb == soc2/core/rob/rob_uop__12_is_sfb &&
  soc1/core/rob/rob_uop__12_is_sys_pc2epc == soc2/core/rob/rob_uop__12_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__12_is_unique == soc2/core/rob/rob_uop__12_is_unique &&
  soc1/core/rob/rob_uop__12_iw_p1_poisoned == soc2/core/rob/rob_uop__12_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__12_iw_p2_poisoned == soc2/core/rob/rob_uop__12_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__12_iw_state == soc2/core/rob/rob_uop__12_iw_state &&
  soc1/core/rob/rob_uop__12_ldq_idx == soc2/core/rob/rob_uop__12_ldq_idx &&
  soc1/core/rob/rob_uop__12_ldst == soc2/core/rob/rob_uop__12_ldst &&
  soc1/core/rob/rob_uop__12_ldst_val == soc2/core/rob/rob_uop__12_ldst_val &&
  soc1/core/rob/rob_uop__12_lrs1 == soc2/core/rob/rob_uop__12_lrs1 &&
  soc1/core/rob/rob_uop__12_lrs1_rtype == soc2/core/rob/rob_uop__12_lrs1_rtype &&
  soc1/core/rob/rob_uop__12_lrs2 == soc2/core/rob/rob_uop__12_lrs2 &&
  soc1/core/rob/rob_uop__12_lrs2_rtype == soc2/core/rob/rob_uop__12_lrs2_rtype &&
  soc1/core/rob/rob_uop__12_lrs3 == soc2/core/rob/rob_uop__12_lrs3 &&
  soc1/core/rob/rob_uop__12_mem_cmd == soc2/core/rob/rob_uop__12_mem_cmd &&
  soc1/core/rob/rob_uop__12_mem_signed == soc2/core/rob/rob_uop__12_mem_signed &&
  soc1/core/rob/rob_uop__12_mem_size == soc2/core/rob/rob_uop__12_mem_size &&
  soc1/core/rob/rob_uop__12_pc_lob == soc2/core/rob/rob_uop__12_pc_lob &&
  soc1/core/rob/rob_uop__12_pdst == soc2/core/rob/rob_uop__12_pdst &&
  soc1/core/rob/rob_uop__12_prs1 == soc2/core/rob/rob_uop__12_prs1 &&
  soc1/core/rob/rob_uop__12_prs1_busy == soc2/core/rob/rob_uop__12_prs1_busy &&
  soc1/core/rob/rob_uop__12_prs2 == soc2/core/rob/rob_uop__12_prs2 &&
  soc1/core/rob/rob_uop__12_prs2_busy == soc2/core/rob/rob_uop__12_prs2_busy &&
  soc1/core/rob/rob_uop__12_prs3 == soc2/core/rob/rob_uop__12_prs3 &&
  soc1/core/rob/rob_uop__12_prs3_busy == soc2/core/rob/rob_uop__12_prs3_busy &&
  soc1/core/rob/rob_uop__12_rob_idx == soc2/core/rob/rob_uop__12_rob_idx &&
  soc1/core/rob/rob_uop__12_rxq_idx == soc2/core/rob/rob_uop__12_rxq_idx &&
  soc1/core/rob/rob_uop__12_stale_pdst == soc2/core/rob/rob_uop__12_stale_pdst &&
  soc1/core/rob/rob_uop__12_stq_idx == soc2/core/rob/rob_uop__12_stq_idx &&
  soc1/core/rob/rob_uop__12_taken == soc2/core/rob/rob_uop__12_taken &&
  soc1/core/rob/rob_uop__12_uopc == soc2/core/rob/rob_uop__12_uopc &&
  soc1/core/rob/rob_uop__12_uses_ldq == soc2/core/rob/rob_uop__12_uses_ldq &&
  soc1/core/rob/rob_uop__12_uses_stq == soc2/core/rob/rob_uop__12_uses_stq &&
  soc1/core/rob/rob_uop__12_xcpt_ae_if == soc2/core/rob/rob_uop__12_xcpt_ae_if &&
  soc1/core/rob/rob_uop__12_xcpt_ma_if == soc2/core/rob/rob_uop__12_xcpt_ma_if &&
  soc1/core/rob/rob_uop__12_xcpt_pf_if == soc2/core/rob/rob_uop__12_xcpt_pf_if &&
  soc1/core/rob/rob_uop__13_bp_debug_if == soc2/core/rob/rob_uop__13_bp_debug_if &&
  soc1/core/rob/rob_uop__13_bp_xcpt_if == soc2/core/rob/rob_uop__13_bp_xcpt_if &&
  soc1/core/rob/rob_uop__13_br_mask == soc2/core/rob/rob_uop__13_br_mask &&
  soc1/core/rob/rob_uop__13_br_tag == soc2/core/rob/rob_uop__13_br_tag &&
  soc1/core/rob/rob_uop__13_bypassable == soc2/core/rob/rob_uop__13_bypassable &&
  soc1/core/rob/rob_uop__13_csr_addr == soc2/core/rob/rob_uop__13_csr_addr &&
  soc1/core/rob/rob_uop__13_ctrl_br_type == soc2/core/rob/rob_uop__13_ctrl_br_type &&
  soc1/core/rob/rob_uop__13_ctrl_csr_cmd == soc2/core/rob/rob_uop__13_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__13_ctrl_fcn_dw == soc2/core/rob/rob_uop__13_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__13_ctrl_imm_sel == soc2/core/rob/rob_uop__13_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__13_ctrl_is_load == soc2/core/rob/rob_uop__13_ctrl_is_load &&
  soc1/core/rob/rob_uop__13_ctrl_is_sta == soc2/core/rob/rob_uop__13_ctrl_is_sta &&
  soc1/core/rob/rob_uop__13_ctrl_is_std == soc2/core/rob/rob_uop__13_ctrl_is_std &&
  soc1/core/rob/rob_uop__13_ctrl_op1_sel == soc2/core/rob/rob_uop__13_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__13_ctrl_op2_sel == soc2/core/rob/rob_uop__13_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__13_ctrl_op_fcn == soc2/core/rob/rob_uop__13_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__13_debug_fsrc == soc2/core/rob/rob_uop__13_debug_fsrc &&
  soc1/core/rob/rob_uop__13_debug_inst == soc2/core/rob/rob_uop__13_debug_inst &&
  soc1/core/rob/rob_uop__13_debug_pc == soc2/core/rob/rob_uop__13_debug_pc &&
  soc1/core/rob/rob_uop__13_debug_tsrc == soc2/core/rob/rob_uop__13_debug_tsrc &&
  soc1/core/rob/rob_uop__13_dst_rtype == soc2/core/rob/rob_uop__13_dst_rtype &&
  soc1/core/rob/rob_uop__13_edge_inst == soc2/core/rob/rob_uop__13_edge_inst &&
  soc1/core/rob/rob_uop__13_exc_cause == soc2/core/rob/rob_uop__13_exc_cause &&
  soc1/core/rob/rob_uop__13_exception == soc2/core/rob/rob_uop__13_exception &&
  soc1/core/rob/rob_uop__13_flush_on_commit == soc2/core/rob/rob_uop__13_flush_on_commit &&
  soc1/core/rob/rob_uop__13_fp_single == soc2/core/rob/rob_uop__13_fp_single &&
  soc1/core/rob/rob_uop__13_fp_val == soc2/core/rob/rob_uop__13_fp_val &&
  soc1/core/rob/rob_uop__13_frs3_en == soc2/core/rob/rob_uop__13_frs3_en &&
  soc1/core/rob/rob_uop__13_ftq_idx == soc2/core/rob/rob_uop__13_ftq_idx &&
  soc1/core/rob/rob_uop__13_fu_code == soc2/core/rob/rob_uop__13_fu_code &&
  soc1/core/rob/rob_uop__13_imm_packed == soc2/core/rob/rob_uop__13_imm_packed &&
  soc1/core/rob/rob_uop__13_inst == soc2/core/rob/rob_uop__13_inst &&
  soc1/core/rob/rob_uop__13_iq_type == soc2/core/rob/rob_uop__13_iq_type &&
  soc1/core/rob/rob_uop__13_is_amo == soc2/core/rob/rob_uop__13_is_amo &&
  soc1/core/rob/rob_uop__13_is_br == soc2/core/rob/rob_uop__13_is_br &&
  soc1/core/rob/rob_uop__13_is_fence == soc2/core/rob/rob_uop__13_is_fence &&
  soc1/core/rob/rob_uop__13_is_fencei == soc2/core/rob/rob_uop__13_is_fencei &&
  soc1/core/rob/rob_uop__13_is_jal == soc2/core/rob/rob_uop__13_is_jal &&
  soc1/core/rob/rob_uop__13_is_jalr == soc2/core/rob/rob_uop__13_is_jalr &&
  soc1/core/rob/rob_uop__13_is_rvc == soc2/core/rob/rob_uop__13_is_rvc &&
  soc1/core/rob/rob_uop__13_is_sfb == soc2/core/rob/rob_uop__13_is_sfb &&
  soc1/core/rob/rob_uop__13_is_sys_pc2epc == soc2/core/rob/rob_uop__13_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__13_is_unique == soc2/core/rob/rob_uop__13_is_unique &&
  soc1/core/rob/rob_uop__13_iw_p1_poisoned == soc2/core/rob/rob_uop__13_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__13_iw_p2_poisoned == soc2/core/rob/rob_uop__13_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__13_iw_state == soc2/core/rob/rob_uop__13_iw_state &&
  soc1/core/rob/rob_uop__13_ldq_idx == soc2/core/rob/rob_uop__13_ldq_idx &&
  soc1/core/rob/rob_uop__13_ldst == soc2/core/rob/rob_uop__13_ldst &&
  soc1/core/rob/rob_uop__13_ldst_val == soc2/core/rob/rob_uop__13_ldst_val &&
  soc1/core/rob/rob_uop__13_lrs1 == soc2/core/rob/rob_uop__13_lrs1 &&
  soc1/core/rob/rob_uop__13_lrs1_rtype == soc2/core/rob/rob_uop__13_lrs1_rtype &&
  soc1/core/rob/rob_uop__13_lrs2 == soc2/core/rob/rob_uop__13_lrs2 &&
  soc1/core/rob/rob_uop__13_lrs2_rtype == soc2/core/rob/rob_uop__13_lrs2_rtype &&
  soc1/core/rob/rob_uop__13_lrs3 == soc2/core/rob/rob_uop__13_lrs3 &&
  soc1/core/rob/rob_uop__13_mem_cmd == soc2/core/rob/rob_uop__13_mem_cmd &&
  soc1/core/rob/rob_uop__13_mem_signed == soc2/core/rob/rob_uop__13_mem_signed &&
  soc1/core/rob/rob_uop__13_mem_size == soc2/core/rob/rob_uop__13_mem_size &&
  soc1/core/rob/rob_uop__13_pc_lob == soc2/core/rob/rob_uop__13_pc_lob &&
  soc1/core/rob/rob_uop__13_pdst == soc2/core/rob/rob_uop__13_pdst &&
  soc1/core/rob/rob_uop__13_prs1 == soc2/core/rob/rob_uop__13_prs1 &&
  soc1/core/rob/rob_uop__13_prs1_busy == soc2/core/rob/rob_uop__13_prs1_busy &&
  soc1/core/rob/rob_uop__13_prs2 == soc2/core/rob/rob_uop__13_prs2 &&
  soc1/core/rob/rob_uop__13_prs2_busy == soc2/core/rob/rob_uop__13_prs2_busy &&
  soc1/core/rob/rob_uop__13_prs3 == soc2/core/rob/rob_uop__13_prs3 &&
  soc1/core/rob/rob_uop__13_prs3_busy == soc2/core/rob/rob_uop__13_prs3_busy &&
  soc1/core/rob/rob_uop__13_rob_idx == soc2/core/rob/rob_uop__13_rob_idx &&
  soc1/core/rob/rob_uop__13_rxq_idx == soc2/core/rob/rob_uop__13_rxq_idx &&
  soc1/core/rob/rob_uop__13_stale_pdst == soc2/core/rob/rob_uop__13_stale_pdst &&
  soc1/core/rob/rob_uop__13_stq_idx == soc2/core/rob/rob_uop__13_stq_idx &&
  soc1/core/rob/rob_uop__13_taken == soc2/core/rob/rob_uop__13_taken &&
  soc1/core/rob/rob_uop__13_uopc == soc2/core/rob/rob_uop__13_uopc &&
  soc1/core/rob/rob_uop__13_uses_ldq == soc2/core/rob/rob_uop__13_uses_ldq &&
  soc1/core/rob/rob_uop__13_uses_stq == soc2/core/rob/rob_uop__13_uses_stq &&
  soc1/core/rob/rob_uop__13_xcpt_ae_if == soc2/core/rob/rob_uop__13_xcpt_ae_if &&
  soc1/core/rob/rob_uop__13_xcpt_ma_if == soc2/core/rob/rob_uop__13_xcpt_ma_if &&
  soc1/core/rob/rob_uop__13_xcpt_pf_if == soc2/core/rob/rob_uop__13_xcpt_pf_if &&
  soc1/core/rob/rob_uop__14_bp_debug_if == soc2/core/rob/rob_uop__14_bp_debug_if &&
  soc1/core/rob/rob_uop__14_bp_xcpt_if == soc2/core/rob/rob_uop__14_bp_xcpt_if &&
  soc1/core/rob/rob_uop__14_br_mask == soc2/core/rob/rob_uop__14_br_mask &&
  soc1/core/rob/rob_uop__14_br_tag == soc2/core/rob/rob_uop__14_br_tag &&
  soc1/core/rob/rob_uop__14_bypassable == soc2/core/rob/rob_uop__14_bypassable &&
  soc1/core/rob/rob_uop__14_csr_addr == soc2/core/rob/rob_uop__14_csr_addr &&
  soc1/core/rob/rob_uop__14_ctrl_br_type == soc2/core/rob/rob_uop__14_ctrl_br_type &&
  soc1/core/rob/rob_uop__14_ctrl_csr_cmd == soc2/core/rob/rob_uop__14_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__14_ctrl_fcn_dw == soc2/core/rob/rob_uop__14_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__14_ctrl_imm_sel == soc2/core/rob/rob_uop__14_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__14_ctrl_is_load == soc2/core/rob/rob_uop__14_ctrl_is_load &&
  soc1/core/rob/rob_uop__14_ctrl_is_sta == soc2/core/rob/rob_uop__14_ctrl_is_sta &&
  soc1/core/rob/rob_uop__14_ctrl_is_std == soc2/core/rob/rob_uop__14_ctrl_is_std &&
  soc1/core/rob/rob_uop__14_ctrl_op1_sel == soc2/core/rob/rob_uop__14_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__14_ctrl_op2_sel == soc2/core/rob/rob_uop__14_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__14_ctrl_op_fcn == soc2/core/rob/rob_uop__14_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__14_debug_fsrc == soc2/core/rob/rob_uop__14_debug_fsrc &&
  soc1/core/rob/rob_uop__14_debug_inst == soc2/core/rob/rob_uop__14_debug_inst &&
  soc1/core/rob/rob_uop__14_debug_pc == soc2/core/rob/rob_uop__14_debug_pc &&
  soc1/core/rob/rob_uop__14_debug_tsrc == soc2/core/rob/rob_uop__14_debug_tsrc &&
  soc1/core/rob/rob_uop__14_dst_rtype == soc2/core/rob/rob_uop__14_dst_rtype &&
  soc1/core/rob/rob_uop__14_edge_inst == soc2/core/rob/rob_uop__14_edge_inst &&
  soc1/core/rob/rob_uop__14_exc_cause == soc2/core/rob/rob_uop__14_exc_cause &&
  soc1/core/rob/rob_uop__14_exception == soc2/core/rob/rob_uop__14_exception &&
  soc1/core/rob/rob_uop__14_flush_on_commit == soc2/core/rob/rob_uop__14_flush_on_commit &&
  soc1/core/rob/rob_uop__14_fp_single == soc2/core/rob/rob_uop__14_fp_single &&
  soc1/core/rob/rob_uop__14_fp_val == soc2/core/rob/rob_uop__14_fp_val &&
  soc1/core/rob/rob_uop__14_frs3_en == soc2/core/rob/rob_uop__14_frs3_en &&
  soc1/core/rob/rob_uop__14_ftq_idx == soc2/core/rob/rob_uop__14_ftq_idx &&
  soc1/core/rob/rob_uop__14_fu_code == soc2/core/rob/rob_uop__14_fu_code &&
  soc1/core/rob/rob_uop__14_imm_packed == soc2/core/rob/rob_uop__14_imm_packed &&
  soc1/core/rob/rob_uop__14_inst == soc2/core/rob/rob_uop__14_inst &&
  soc1/core/rob/rob_uop__14_iq_type == soc2/core/rob/rob_uop__14_iq_type &&
  soc1/core/rob/rob_uop__14_is_amo == soc2/core/rob/rob_uop__14_is_amo &&
  soc1/core/rob/rob_uop__14_is_br == soc2/core/rob/rob_uop__14_is_br &&
  soc1/core/rob/rob_uop__14_is_fence == soc2/core/rob/rob_uop__14_is_fence &&
  soc1/core/rob/rob_uop__14_is_fencei == soc2/core/rob/rob_uop__14_is_fencei &&
  soc1/core/rob/rob_uop__14_is_jal == soc2/core/rob/rob_uop__14_is_jal &&
  soc1/core/rob/rob_uop__14_is_jalr == soc2/core/rob/rob_uop__14_is_jalr &&
  soc1/core/rob/rob_uop__14_is_rvc == soc2/core/rob/rob_uop__14_is_rvc &&
  soc1/core/rob/rob_uop__14_is_sfb == soc2/core/rob/rob_uop__14_is_sfb &&
  soc1/core/rob/rob_uop__14_is_sys_pc2epc == soc2/core/rob/rob_uop__14_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__14_is_unique == soc2/core/rob/rob_uop__14_is_unique &&
  soc1/core/rob/rob_uop__14_iw_p1_poisoned == soc2/core/rob/rob_uop__14_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__14_iw_p2_poisoned == soc2/core/rob/rob_uop__14_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__14_iw_state == soc2/core/rob/rob_uop__14_iw_state &&
  soc1/core/rob/rob_uop__14_ldq_idx == soc2/core/rob/rob_uop__14_ldq_idx &&
  soc1/core/rob/rob_uop__14_ldst == soc2/core/rob/rob_uop__14_ldst &&
  soc1/core/rob/rob_uop__14_ldst_val == soc2/core/rob/rob_uop__14_ldst_val &&
  soc1/core/rob/rob_uop__14_lrs1 == soc2/core/rob/rob_uop__14_lrs1 &&
  soc1/core/rob/rob_uop__14_lrs1_rtype == soc2/core/rob/rob_uop__14_lrs1_rtype &&
  soc1/core/rob/rob_uop__14_lrs2 == soc2/core/rob/rob_uop__14_lrs2 &&
  soc1/core/rob/rob_uop__14_lrs2_rtype == soc2/core/rob/rob_uop__14_lrs2_rtype &&
  soc1/core/rob/rob_uop__14_lrs3 == soc2/core/rob/rob_uop__14_lrs3 &&
  soc1/core/rob/rob_uop__14_mem_cmd == soc2/core/rob/rob_uop__14_mem_cmd &&
  soc1/core/rob/rob_uop__14_mem_signed == soc2/core/rob/rob_uop__14_mem_signed &&
  soc1/core/rob/rob_uop__14_mem_size == soc2/core/rob/rob_uop__14_mem_size &&
  soc1/core/rob/rob_uop__14_pc_lob == soc2/core/rob/rob_uop__14_pc_lob &&
  soc1/core/rob/rob_uop__14_pdst == soc2/core/rob/rob_uop__14_pdst &&
  soc1/core/rob/rob_uop__14_prs1 == soc2/core/rob/rob_uop__14_prs1 &&
  soc1/core/rob/rob_uop__14_prs1_busy == soc2/core/rob/rob_uop__14_prs1_busy &&
  soc1/core/rob/rob_uop__14_prs2 == soc2/core/rob/rob_uop__14_prs2 &&
  soc1/core/rob/rob_uop__14_prs2_busy == soc2/core/rob/rob_uop__14_prs2_busy &&
  soc1/core/rob/rob_uop__14_prs3 == soc2/core/rob/rob_uop__14_prs3 &&
  soc1/core/rob/rob_uop__14_prs3_busy == soc2/core/rob/rob_uop__14_prs3_busy &&
  soc1/core/rob/rob_uop__14_rob_idx == soc2/core/rob/rob_uop__14_rob_idx &&
  soc1/core/rob/rob_uop__14_rxq_idx == soc2/core/rob/rob_uop__14_rxq_idx &&
  soc1/core/rob/rob_uop__14_stale_pdst == soc2/core/rob/rob_uop__14_stale_pdst &&
  soc1/core/rob/rob_uop__14_stq_idx == soc2/core/rob/rob_uop__14_stq_idx &&
  soc1/core/rob/rob_uop__14_taken == soc2/core/rob/rob_uop__14_taken &&
  soc1/core/rob/rob_uop__14_uopc == soc2/core/rob/rob_uop__14_uopc &&
  soc1/core/rob/rob_uop__14_uses_ldq == soc2/core/rob/rob_uop__14_uses_ldq &&
  soc1/core/rob/rob_uop__14_uses_stq == soc2/core/rob/rob_uop__14_uses_stq &&
  soc1/core/rob/rob_uop__14_xcpt_ae_if == soc2/core/rob/rob_uop__14_xcpt_ae_if &&
  soc1/core/rob/rob_uop__14_xcpt_ma_if == soc2/core/rob/rob_uop__14_xcpt_ma_if &&
  soc1/core/rob/rob_uop__14_xcpt_pf_if == soc2/core/rob/rob_uop__14_xcpt_pf_if &&
  soc1/core/rob/rob_uop__15_bp_debug_if == soc2/core/rob/rob_uop__15_bp_debug_if &&
  soc1/core/rob/rob_uop__15_bp_xcpt_if == soc2/core/rob/rob_uop__15_bp_xcpt_if &&
  soc1/core/rob/rob_uop__15_br_mask == soc2/core/rob/rob_uop__15_br_mask &&
  soc1/core/rob/rob_uop__15_br_tag == soc2/core/rob/rob_uop__15_br_tag &&
  soc1/core/rob/rob_uop__15_bypassable == soc2/core/rob/rob_uop__15_bypassable &&
  soc1/core/rob/rob_uop__15_csr_addr == soc2/core/rob/rob_uop__15_csr_addr &&
  soc1/core/rob/rob_uop__15_ctrl_br_type == soc2/core/rob/rob_uop__15_ctrl_br_type &&
  soc1/core/rob/rob_uop__15_ctrl_csr_cmd == soc2/core/rob/rob_uop__15_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__15_ctrl_fcn_dw == soc2/core/rob/rob_uop__15_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__15_ctrl_imm_sel == soc2/core/rob/rob_uop__15_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__15_ctrl_is_load == soc2/core/rob/rob_uop__15_ctrl_is_load &&
  soc1/core/rob/rob_uop__15_ctrl_is_sta == soc2/core/rob/rob_uop__15_ctrl_is_sta &&
  soc1/core/rob/rob_uop__15_ctrl_is_std == soc2/core/rob/rob_uop__15_ctrl_is_std &&
  soc1/core/rob/rob_uop__15_ctrl_op1_sel == soc2/core/rob/rob_uop__15_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__15_ctrl_op2_sel == soc2/core/rob/rob_uop__15_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__15_ctrl_op_fcn == soc2/core/rob/rob_uop__15_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__15_debug_fsrc == soc2/core/rob/rob_uop__15_debug_fsrc &&
  soc1/core/rob/rob_uop__15_debug_inst == soc2/core/rob/rob_uop__15_debug_inst &&
  soc1/core/rob/rob_uop__15_debug_pc == soc2/core/rob/rob_uop__15_debug_pc &&
  soc1/core/rob/rob_uop__15_debug_tsrc == soc2/core/rob/rob_uop__15_debug_tsrc &&
  soc1/core/rob/rob_uop__15_dst_rtype == soc2/core/rob/rob_uop__15_dst_rtype &&
  soc1/core/rob/rob_uop__15_edge_inst == soc2/core/rob/rob_uop__15_edge_inst &&
  soc1/core/rob/rob_uop__15_exc_cause == soc2/core/rob/rob_uop__15_exc_cause &&
  soc1/core/rob/rob_uop__15_exception == soc2/core/rob/rob_uop__15_exception &&
  soc1/core/rob/rob_uop__15_flush_on_commit == soc2/core/rob/rob_uop__15_flush_on_commit &&
  soc1/core/rob/rob_uop__15_fp_single == soc2/core/rob/rob_uop__15_fp_single &&
  soc1/core/rob/rob_uop__15_fp_val == soc2/core/rob/rob_uop__15_fp_val &&
  soc1/core/rob/rob_uop__15_frs3_en == soc2/core/rob/rob_uop__15_frs3_en &&
  soc1/core/rob/rob_uop__15_ftq_idx == soc2/core/rob/rob_uop__15_ftq_idx &&
  soc1/core/rob/rob_uop__15_fu_code == soc2/core/rob/rob_uop__15_fu_code &&
  soc1/core/rob/rob_uop__15_imm_packed == soc2/core/rob/rob_uop__15_imm_packed &&
  soc1/core/rob/rob_uop__15_inst == soc2/core/rob/rob_uop__15_inst &&
  soc1/core/rob/rob_uop__15_iq_type == soc2/core/rob/rob_uop__15_iq_type &&
  soc1/core/rob/rob_uop__15_is_amo == soc2/core/rob/rob_uop__15_is_amo &&
  soc1/core/rob/rob_uop__15_is_br == soc2/core/rob/rob_uop__15_is_br &&
  soc1/core/rob/rob_uop__15_is_fence == soc2/core/rob/rob_uop__15_is_fence &&
  soc1/core/rob/rob_uop__15_is_fencei == soc2/core/rob/rob_uop__15_is_fencei &&
  soc1/core/rob/rob_uop__15_is_jal == soc2/core/rob/rob_uop__15_is_jal &&
  soc1/core/rob/rob_uop__15_is_jalr == soc2/core/rob/rob_uop__15_is_jalr &&
  soc1/core/rob/rob_uop__15_is_rvc == soc2/core/rob/rob_uop__15_is_rvc &&
  soc1/core/rob/rob_uop__15_is_sfb == soc2/core/rob/rob_uop__15_is_sfb &&
  soc1/core/rob/rob_uop__15_is_sys_pc2epc == soc2/core/rob/rob_uop__15_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__15_is_unique == soc2/core/rob/rob_uop__15_is_unique &&
  soc1/core/rob/rob_uop__15_iw_p1_poisoned == soc2/core/rob/rob_uop__15_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__15_iw_p2_poisoned == soc2/core/rob/rob_uop__15_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__15_iw_state == soc2/core/rob/rob_uop__15_iw_state &&
  soc1/core/rob/rob_uop__15_ldq_idx == soc2/core/rob/rob_uop__15_ldq_idx &&
  soc1/core/rob/rob_uop__15_ldst == soc2/core/rob/rob_uop__15_ldst &&
  soc1/core/rob/rob_uop__15_ldst_val == soc2/core/rob/rob_uop__15_ldst_val &&
  soc1/core/rob/rob_uop__15_lrs1 == soc2/core/rob/rob_uop__15_lrs1 &&
  soc1/core/rob/rob_uop__15_lrs1_rtype == soc2/core/rob/rob_uop__15_lrs1_rtype &&
  soc1/core/rob/rob_uop__15_lrs2 == soc2/core/rob/rob_uop__15_lrs2 &&
  soc1/core/rob/rob_uop__15_lrs2_rtype == soc2/core/rob/rob_uop__15_lrs2_rtype &&
  soc1/core/rob/rob_uop__15_lrs3 == soc2/core/rob/rob_uop__15_lrs3 &&
  soc1/core/rob/rob_uop__15_mem_cmd == soc2/core/rob/rob_uop__15_mem_cmd &&
  soc1/core/rob/rob_uop__15_mem_signed == soc2/core/rob/rob_uop__15_mem_signed &&
  soc1/core/rob/rob_uop__15_mem_size == soc2/core/rob/rob_uop__15_mem_size &&
  soc1/core/rob/rob_uop__15_pc_lob == soc2/core/rob/rob_uop__15_pc_lob &&
  soc1/core/rob/rob_uop__15_pdst == soc2/core/rob/rob_uop__15_pdst &&
  soc1/core/rob/rob_uop__15_prs1 == soc2/core/rob/rob_uop__15_prs1 &&
  soc1/core/rob/rob_uop__15_prs1_busy == soc2/core/rob/rob_uop__15_prs1_busy &&
  soc1/core/rob/rob_uop__15_prs2 == soc2/core/rob/rob_uop__15_prs2 &&
  soc1/core/rob/rob_uop__15_prs2_busy == soc2/core/rob/rob_uop__15_prs2_busy &&
  soc1/core/rob/rob_uop__15_prs3 == soc2/core/rob/rob_uop__15_prs3 &&
  soc1/core/rob/rob_uop__15_prs3_busy == soc2/core/rob/rob_uop__15_prs3_busy &&
  soc1/core/rob/rob_uop__15_rob_idx == soc2/core/rob/rob_uop__15_rob_idx &&
  soc1/core/rob/rob_uop__15_rxq_idx == soc2/core/rob/rob_uop__15_rxq_idx &&
  soc1/core/rob/rob_uop__15_stale_pdst == soc2/core/rob/rob_uop__15_stale_pdst &&
  soc1/core/rob/rob_uop__15_stq_idx == soc2/core/rob/rob_uop__15_stq_idx &&
  soc1/core/rob/rob_uop__15_taken == soc2/core/rob/rob_uop__15_taken &&
  soc1/core/rob/rob_uop__15_uopc == soc2/core/rob/rob_uop__15_uopc &&
  soc1/core/rob/rob_uop__15_uses_ldq == soc2/core/rob/rob_uop__15_uses_ldq &&
  soc1/core/rob/rob_uop__15_uses_stq == soc2/core/rob/rob_uop__15_uses_stq &&
  soc1/core/rob/rob_uop__15_xcpt_ae_if == soc2/core/rob/rob_uop__15_xcpt_ae_if &&
  soc1/core/rob/rob_uop__15_xcpt_ma_if == soc2/core/rob/rob_uop__15_xcpt_ma_if &&
  soc1/core/rob/rob_uop__15_xcpt_pf_if == soc2/core/rob/rob_uop__15_xcpt_pf_if &&
  soc1/core/rob/rob_uop__16_bp_debug_if == soc2/core/rob/rob_uop__16_bp_debug_if &&
  soc1/core/rob/rob_uop__16_bp_xcpt_if == soc2/core/rob/rob_uop__16_bp_xcpt_if &&
  soc1/core/rob/rob_uop__16_br_mask == soc2/core/rob/rob_uop__16_br_mask &&
  soc1/core/rob/rob_uop__16_br_tag == soc2/core/rob/rob_uop__16_br_tag &&
  soc1/core/rob/rob_uop__16_bypassable == soc2/core/rob/rob_uop__16_bypassable &&
  soc1/core/rob/rob_uop__16_csr_addr == soc2/core/rob/rob_uop__16_csr_addr &&
  soc1/core/rob/rob_uop__16_ctrl_br_type == soc2/core/rob/rob_uop__16_ctrl_br_type &&
  soc1/core/rob/rob_uop__16_ctrl_csr_cmd == soc2/core/rob/rob_uop__16_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__16_ctrl_fcn_dw == soc2/core/rob/rob_uop__16_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__16_ctrl_imm_sel == soc2/core/rob/rob_uop__16_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__16_ctrl_is_load == soc2/core/rob/rob_uop__16_ctrl_is_load &&
  soc1/core/rob/rob_uop__16_ctrl_is_sta == soc2/core/rob/rob_uop__16_ctrl_is_sta &&
  soc1/core/rob/rob_uop__16_ctrl_is_std == soc2/core/rob/rob_uop__16_ctrl_is_std &&
  soc1/core/rob/rob_uop__16_ctrl_op1_sel == soc2/core/rob/rob_uop__16_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__16_ctrl_op2_sel == soc2/core/rob/rob_uop__16_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__16_ctrl_op_fcn == soc2/core/rob/rob_uop__16_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__16_debug_fsrc == soc2/core/rob/rob_uop__16_debug_fsrc &&
  soc1/core/rob/rob_uop__16_debug_inst == soc2/core/rob/rob_uop__16_debug_inst &&
  soc1/core/rob/rob_uop__16_debug_pc == soc2/core/rob/rob_uop__16_debug_pc &&
  soc1/core/rob/rob_uop__16_debug_tsrc == soc2/core/rob/rob_uop__16_debug_tsrc &&
  soc1/core/rob/rob_uop__16_dst_rtype == soc2/core/rob/rob_uop__16_dst_rtype &&
  soc1/core/rob/rob_uop__16_edge_inst == soc2/core/rob/rob_uop__16_edge_inst &&
  soc1/core/rob/rob_uop__16_exc_cause == soc2/core/rob/rob_uop__16_exc_cause &&
  soc1/core/rob/rob_uop__16_exception == soc2/core/rob/rob_uop__16_exception &&
  soc1/core/rob/rob_uop__16_flush_on_commit == soc2/core/rob/rob_uop__16_flush_on_commit &&
  soc1/core/rob/rob_uop__16_fp_single == soc2/core/rob/rob_uop__16_fp_single &&
  soc1/core/rob/rob_uop__16_fp_val == soc2/core/rob/rob_uop__16_fp_val &&
  soc1/core/rob/rob_uop__16_frs3_en == soc2/core/rob/rob_uop__16_frs3_en &&
  soc1/core/rob/rob_uop__16_ftq_idx == soc2/core/rob/rob_uop__16_ftq_idx &&
  soc1/core/rob/rob_uop__16_fu_code == soc2/core/rob/rob_uop__16_fu_code &&
  soc1/core/rob/rob_uop__16_imm_packed == soc2/core/rob/rob_uop__16_imm_packed &&
  soc1/core/rob/rob_uop__16_inst == soc2/core/rob/rob_uop__16_inst &&
  soc1/core/rob/rob_uop__16_iq_type == soc2/core/rob/rob_uop__16_iq_type &&
  soc1/core/rob/rob_uop__16_is_amo == soc2/core/rob/rob_uop__16_is_amo &&
  soc1/core/rob/rob_uop__16_is_br == soc2/core/rob/rob_uop__16_is_br &&
  soc1/core/rob/rob_uop__16_is_fence == soc2/core/rob/rob_uop__16_is_fence &&
  soc1/core/rob/rob_uop__16_is_fencei == soc2/core/rob/rob_uop__16_is_fencei &&
  soc1/core/rob/rob_uop__16_is_jal == soc2/core/rob/rob_uop__16_is_jal &&
  soc1/core/rob/rob_uop__16_is_jalr == soc2/core/rob/rob_uop__16_is_jalr &&
  soc1/core/rob/rob_uop__16_is_rvc == soc2/core/rob/rob_uop__16_is_rvc &&
  soc1/core/rob/rob_uop__16_is_sfb == soc2/core/rob/rob_uop__16_is_sfb &&
  soc1/core/rob/rob_uop__16_is_sys_pc2epc == soc2/core/rob/rob_uop__16_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__16_is_unique == soc2/core/rob/rob_uop__16_is_unique &&
  soc1/core/rob/rob_uop__16_iw_p1_poisoned == soc2/core/rob/rob_uop__16_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__16_iw_p2_poisoned == soc2/core/rob/rob_uop__16_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__16_iw_state == soc2/core/rob/rob_uop__16_iw_state &&
  soc1/core/rob/rob_uop__16_ldq_idx == soc2/core/rob/rob_uop__16_ldq_idx &&
  soc1/core/rob/rob_uop__16_ldst == soc2/core/rob/rob_uop__16_ldst &&
  soc1/core/rob/rob_uop__16_ldst_val == soc2/core/rob/rob_uop__16_ldst_val &&
  soc1/core/rob/rob_uop__16_lrs1 == soc2/core/rob/rob_uop__16_lrs1 &&
  soc1/core/rob/rob_uop__16_lrs1_rtype == soc2/core/rob/rob_uop__16_lrs1_rtype &&
  soc1/core/rob/rob_uop__16_lrs2 == soc2/core/rob/rob_uop__16_lrs2 &&
  soc1/core/rob/rob_uop__16_lrs2_rtype == soc2/core/rob/rob_uop__16_lrs2_rtype &&
  soc1/core/rob/rob_uop__16_lrs3 == soc2/core/rob/rob_uop__16_lrs3 &&
  soc1/core/rob/rob_uop__16_mem_cmd == soc2/core/rob/rob_uop__16_mem_cmd &&
  soc1/core/rob/rob_uop__16_mem_signed == soc2/core/rob/rob_uop__16_mem_signed &&
  soc1/core/rob/rob_uop__16_mem_size == soc2/core/rob/rob_uop__16_mem_size &&
  soc1/core/rob/rob_uop__16_pc_lob == soc2/core/rob/rob_uop__16_pc_lob &&
  soc1/core/rob/rob_uop__16_pdst == soc2/core/rob/rob_uop__16_pdst &&
  soc1/core/rob/rob_uop__16_prs1 == soc2/core/rob/rob_uop__16_prs1 &&
  soc1/core/rob/rob_uop__16_prs1_busy == soc2/core/rob/rob_uop__16_prs1_busy &&
  soc1/core/rob/rob_uop__16_prs2 == soc2/core/rob/rob_uop__16_prs2 &&
  soc1/core/rob/rob_uop__16_prs2_busy == soc2/core/rob/rob_uop__16_prs2_busy &&
  soc1/core/rob/rob_uop__16_prs3 == soc2/core/rob/rob_uop__16_prs3 &&
  soc1/core/rob/rob_uop__16_prs3_busy == soc2/core/rob/rob_uop__16_prs3_busy &&
  soc1/core/rob/rob_uop__16_rob_idx == soc2/core/rob/rob_uop__16_rob_idx &&
  soc1/core/rob/rob_uop__16_rxq_idx == soc2/core/rob/rob_uop__16_rxq_idx &&
  soc1/core/rob/rob_uop__16_stale_pdst == soc2/core/rob/rob_uop__16_stale_pdst &&
  soc1/core/rob/rob_uop__16_stq_idx == soc2/core/rob/rob_uop__16_stq_idx &&
  soc1/core/rob/rob_uop__16_taken == soc2/core/rob/rob_uop__16_taken &&
  soc1/core/rob/rob_uop__16_uopc == soc2/core/rob/rob_uop__16_uopc &&
  soc1/core/rob/rob_uop__16_uses_ldq == soc2/core/rob/rob_uop__16_uses_ldq &&
  soc1/core/rob/rob_uop__16_uses_stq == soc2/core/rob/rob_uop__16_uses_stq &&
  soc1/core/rob/rob_uop__16_xcpt_ae_if == soc2/core/rob/rob_uop__16_xcpt_ae_if &&
  soc1/core/rob/rob_uop__16_xcpt_ma_if == soc2/core/rob/rob_uop__16_xcpt_ma_if &&
  soc1/core/rob/rob_uop__16_xcpt_pf_if == soc2/core/rob/rob_uop__16_xcpt_pf_if &&
  soc1/core/rob/rob_uop__17_bp_debug_if == soc2/core/rob/rob_uop__17_bp_debug_if &&
  soc1/core/rob/rob_uop__17_bp_xcpt_if == soc2/core/rob/rob_uop__17_bp_xcpt_if &&
  soc1/core/rob/rob_uop__17_br_mask == soc2/core/rob/rob_uop__17_br_mask &&
  soc1/core/rob/rob_uop__17_br_tag == soc2/core/rob/rob_uop__17_br_tag &&
  soc1/core/rob/rob_uop__17_bypassable == soc2/core/rob/rob_uop__17_bypassable &&
  soc1/core/rob/rob_uop__17_csr_addr == soc2/core/rob/rob_uop__17_csr_addr &&
  soc1/core/rob/rob_uop__17_ctrl_br_type == soc2/core/rob/rob_uop__17_ctrl_br_type &&
  soc1/core/rob/rob_uop__17_ctrl_csr_cmd == soc2/core/rob/rob_uop__17_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__17_ctrl_fcn_dw == soc2/core/rob/rob_uop__17_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__17_ctrl_imm_sel == soc2/core/rob/rob_uop__17_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__17_ctrl_is_load == soc2/core/rob/rob_uop__17_ctrl_is_load &&
  soc1/core/rob/rob_uop__17_ctrl_is_sta == soc2/core/rob/rob_uop__17_ctrl_is_sta &&
  soc1/core/rob/rob_uop__17_ctrl_is_std == soc2/core/rob/rob_uop__17_ctrl_is_std &&
  soc1/core/rob/rob_uop__17_ctrl_op1_sel == soc2/core/rob/rob_uop__17_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__17_ctrl_op2_sel == soc2/core/rob/rob_uop__17_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__17_ctrl_op_fcn == soc2/core/rob/rob_uop__17_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__17_debug_fsrc == soc2/core/rob/rob_uop__17_debug_fsrc &&
  soc1/core/rob/rob_uop__17_debug_inst == soc2/core/rob/rob_uop__17_debug_inst &&
  soc1/core/rob/rob_uop__17_debug_pc == soc2/core/rob/rob_uop__17_debug_pc &&
  soc1/core/rob/rob_uop__17_debug_tsrc == soc2/core/rob/rob_uop__17_debug_tsrc &&
  soc1/core/rob/rob_uop__17_dst_rtype == soc2/core/rob/rob_uop__17_dst_rtype &&
  soc1/core/rob/rob_uop__17_edge_inst == soc2/core/rob/rob_uop__17_edge_inst &&
  soc1/core/rob/rob_uop__17_exc_cause == soc2/core/rob/rob_uop__17_exc_cause &&
  soc1/core/rob/rob_uop__17_exception == soc2/core/rob/rob_uop__17_exception &&
  soc1/core/rob/rob_uop__17_flush_on_commit == soc2/core/rob/rob_uop__17_flush_on_commit &&
  soc1/core/rob/rob_uop__17_fp_single == soc2/core/rob/rob_uop__17_fp_single &&
  soc1/core/rob/rob_uop__17_fp_val == soc2/core/rob/rob_uop__17_fp_val &&
  soc1/core/rob/rob_uop__17_frs3_en == soc2/core/rob/rob_uop__17_frs3_en &&
  soc1/core/rob/rob_uop__17_ftq_idx == soc2/core/rob/rob_uop__17_ftq_idx &&
  soc1/core/rob/rob_uop__17_fu_code == soc2/core/rob/rob_uop__17_fu_code &&
  soc1/core/rob/rob_uop__17_imm_packed == soc2/core/rob/rob_uop__17_imm_packed &&
  soc1/core/rob/rob_uop__17_inst == soc2/core/rob/rob_uop__17_inst &&
  soc1/core/rob/rob_uop__17_iq_type == soc2/core/rob/rob_uop__17_iq_type &&
  soc1/core/rob/rob_uop__17_is_amo == soc2/core/rob/rob_uop__17_is_amo &&
  soc1/core/rob/rob_uop__17_is_br == soc2/core/rob/rob_uop__17_is_br &&
  soc1/core/rob/rob_uop__17_is_fence == soc2/core/rob/rob_uop__17_is_fence &&
  soc1/core/rob/rob_uop__17_is_fencei == soc2/core/rob/rob_uop__17_is_fencei &&
  soc1/core/rob/rob_uop__17_is_jal == soc2/core/rob/rob_uop__17_is_jal &&
  soc1/core/rob/rob_uop__17_is_jalr == soc2/core/rob/rob_uop__17_is_jalr &&
  soc1/core/rob/rob_uop__17_is_rvc == soc2/core/rob/rob_uop__17_is_rvc &&
  soc1/core/rob/rob_uop__17_is_sfb == soc2/core/rob/rob_uop__17_is_sfb &&
  soc1/core/rob/rob_uop__17_is_sys_pc2epc == soc2/core/rob/rob_uop__17_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__17_is_unique == soc2/core/rob/rob_uop__17_is_unique &&
  soc1/core/rob/rob_uop__17_iw_p1_poisoned == soc2/core/rob/rob_uop__17_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__17_iw_p2_poisoned == soc2/core/rob/rob_uop__17_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__17_iw_state == soc2/core/rob/rob_uop__17_iw_state &&
  soc1/core/rob/rob_uop__17_ldq_idx == soc2/core/rob/rob_uop__17_ldq_idx &&
  soc1/core/rob/rob_uop__17_ldst == soc2/core/rob/rob_uop__17_ldst &&
  soc1/core/rob/rob_uop__17_ldst_val == soc2/core/rob/rob_uop__17_ldst_val &&
  soc1/core/rob/rob_uop__17_lrs1 == soc2/core/rob/rob_uop__17_lrs1 &&
  soc1/core/rob/rob_uop__17_lrs1_rtype == soc2/core/rob/rob_uop__17_lrs1_rtype &&
  soc1/core/rob/rob_uop__17_lrs2 == soc2/core/rob/rob_uop__17_lrs2 &&
  soc1/core/rob/rob_uop__17_lrs2_rtype == soc2/core/rob/rob_uop__17_lrs2_rtype &&
  soc1/core/rob/rob_uop__17_lrs3 == soc2/core/rob/rob_uop__17_lrs3 &&
  soc1/core/rob/rob_uop__17_mem_cmd == soc2/core/rob/rob_uop__17_mem_cmd &&
  soc1/core/rob/rob_uop__17_mem_signed == soc2/core/rob/rob_uop__17_mem_signed &&
  soc1/core/rob/rob_uop__17_mem_size == soc2/core/rob/rob_uop__17_mem_size &&
  soc1/core/rob/rob_uop__17_pc_lob == soc2/core/rob/rob_uop__17_pc_lob &&
  soc1/core/rob/rob_uop__17_pdst == soc2/core/rob/rob_uop__17_pdst &&
  soc1/core/rob/rob_uop__17_prs1 == soc2/core/rob/rob_uop__17_prs1 &&
  soc1/core/rob/rob_uop__17_prs1_busy == soc2/core/rob/rob_uop__17_prs1_busy &&
  soc1/core/rob/rob_uop__17_prs2 == soc2/core/rob/rob_uop__17_prs2 &&
  soc1/core/rob/rob_uop__17_prs2_busy == soc2/core/rob/rob_uop__17_prs2_busy &&
  soc1/core/rob/rob_uop__17_prs3 == soc2/core/rob/rob_uop__17_prs3 &&
  soc1/core/rob/rob_uop__17_prs3_busy == soc2/core/rob/rob_uop__17_prs3_busy &&
  soc1/core/rob/rob_uop__17_rob_idx == soc2/core/rob/rob_uop__17_rob_idx &&
  soc1/core/rob/rob_uop__17_rxq_idx == soc2/core/rob/rob_uop__17_rxq_idx &&
  soc1/core/rob/rob_uop__17_stale_pdst == soc2/core/rob/rob_uop__17_stale_pdst &&
  soc1/core/rob/rob_uop__17_stq_idx == soc2/core/rob/rob_uop__17_stq_idx &&
  soc1/core/rob/rob_uop__17_taken == soc2/core/rob/rob_uop__17_taken &&
  soc1/core/rob/rob_uop__17_uopc == soc2/core/rob/rob_uop__17_uopc &&
  soc1/core/rob/rob_uop__17_uses_ldq == soc2/core/rob/rob_uop__17_uses_ldq &&
  soc1/core/rob/rob_uop__17_uses_stq == soc2/core/rob/rob_uop__17_uses_stq &&
  soc1/core/rob/rob_uop__17_xcpt_ae_if == soc2/core/rob/rob_uop__17_xcpt_ae_if &&
  soc1/core/rob/rob_uop__17_xcpt_ma_if == soc2/core/rob/rob_uop__17_xcpt_ma_if &&
  soc1/core/rob/rob_uop__17_xcpt_pf_if == soc2/core/rob/rob_uop__17_xcpt_pf_if &&
  soc1/core/rob/rob_uop__18_bp_debug_if == soc2/core/rob/rob_uop__18_bp_debug_if &&
  soc1/core/rob/rob_uop__18_bp_xcpt_if == soc2/core/rob/rob_uop__18_bp_xcpt_if &&
  soc1/core/rob/rob_uop__18_br_mask == soc2/core/rob/rob_uop__18_br_mask &&
  soc1/core/rob/rob_uop__18_br_tag == soc2/core/rob/rob_uop__18_br_tag &&
  soc1/core/rob/rob_uop__18_bypassable == soc2/core/rob/rob_uop__18_bypassable &&
  soc1/core/rob/rob_uop__18_csr_addr == soc2/core/rob/rob_uop__18_csr_addr &&
  soc1/core/rob/rob_uop__18_ctrl_br_type == soc2/core/rob/rob_uop__18_ctrl_br_type &&
  soc1/core/rob/rob_uop__18_ctrl_csr_cmd == soc2/core/rob/rob_uop__18_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__18_ctrl_fcn_dw == soc2/core/rob/rob_uop__18_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__18_ctrl_imm_sel == soc2/core/rob/rob_uop__18_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__18_ctrl_is_load == soc2/core/rob/rob_uop__18_ctrl_is_load &&
  soc1/core/rob/rob_uop__18_ctrl_is_sta == soc2/core/rob/rob_uop__18_ctrl_is_sta &&
  soc1/core/rob/rob_uop__18_ctrl_is_std == soc2/core/rob/rob_uop__18_ctrl_is_std &&
  soc1/core/rob/rob_uop__18_ctrl_op1_sel == soc2/core/rob/rob_uop__18_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__18_ctrl_op2_sel == soc2/core/rob/rob_uop__18_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__18_ctrl_op_fcn == soc2/core/rob/rob_uop__18_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__18_debug_fsrc == soc2/core/rob/rob_uop__18_debug_fsrc &&
  soc1/core/rob/rob_uop__18_debug_inst == soc2/core/rob/rob_uop__18_debug_inst &&
  soc1/core/rob/rob_uop__18_debug_pc == soc2/core/rob/rob_uop__18_debug_pc &&
  soc1/core/rob/rob_uop__18_debug_tsrc == soc2/core/rob/rob_uop__18_debug_tsrc &&
  soc1/core/rob/rob_uop__18_dst_rtype == soc2/core/rob/rob_uop__18_dst_rtype &&
  soc1/core/rob/rob_uop__18_edge_inst == soc2/core/rob/rob_uop__18_edge_inst &&
  soc1/core/rob/rob_uop__18_exc_cause == soc2/core/rob/rob_uop__18_exc_cause &&
  soc1/core/rob/rob_uop__18_exception == soc2/core/rob/rob_uop__18_exception &&
  soc1/core/rob/rob_uop__18_flush_on_commit == soc2/core/rob/rob_uop__18_flush_on_commit &&
  soc1/core/rob/rob_uop__18_fp_single == soc2/core/rob/rob_uop__18_fp_single &&
  soc1/core/rob/rob_uop__18_fp_val == soc2/core/rob/rob_uop__18_fp_val &&
  soc1/core/rob/rob_uop__18_frs3_en == soc2/core/rob/rob_uop__18_frs3_en &&
  soc1/core/rob/rob_uop__18_ftq_idx == soc2/core/rob/rob_uop__18_ftq_idx &&
  soc1/core/rob/rob_uop__18_fu_code == soc2/core/rob/rob_uop__18_fu_code &&
  soc1/core/rob/rob_uop__18_imm_packed == soc2/core/rob/rob_uop__18_imm_packed &&
  soc1/core/rob/rob_uop__18_inst == soc2/core/rob/rob_uop__18_inst &&
  soc1/core/rob/rob_uop__18_iq_type == soc2/core/rob/rob_uop__18_iq_type &&
  soc1/core/rob/rob_uop__18_is_amo == soc2/core/rob/rob_uop__18_is_amo &&
  soc1/core/rob/rob_uop__18_is_br == soc2/core/rob/rob_uop__18_is_br &&
  soc1/core/rob/rob_uop__18_is_fence == soc2/core/rob/rob_uop__18_is_fence &&
  soc1/core/rob/rob_uop__18_is_fencei == soc2/core/rob/rob_uop__18_is_fencei &&
  soc1/core/rob/rob_uop__18_is_jal == soc2/core/rob/rob_uop__18_is_jal &&
  soc1/core/rob/rob_uop__18_is_jalr == soc2/core/rob/rob_uop__18_is_jalr &&
  soc1/core/rob/rob_uop__18_is_rvc == soc2/core/rob/rob_uop__18_is_rvc &&
  soc1/core/rob/rob_uop__18_is_sfb == soc2/core/rob/rob_uop__18_is_sfb &&
  soc1/core/rob/rob_uop__18_is_sys_pc2epc == soc2/core/rob/rob_uop__18_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__18_is_unique == soc2/core/rob/rob_uop__18_is_unique &&
  soc1/core/rob/rob_uop__18_iw_p1_poisoned == soc2/core/rob/rob_uop__18_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__18_iw_p2_poisoned == soc2/core/rob/rob_uop__18_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__18_iw_state == soc2/core/rob/rob_uop__18_iw_state &&
  soc1/core/rob/rob_uop__18_ldq_idx == soc2/core/rob/rob_uop__18_ldq_idx &&
  soc1/core/rob/rob_uop__18_ldst == soc2/core/rob/rob_uop__18_ldst &&
  soc1/core/rob/rob_uop__18_ldst_val == soc2/core/rob/rob_uop__18_ldst_val &&
  soc1/core/rob/rob_uop__18_lrs1 == soc2/core/rob/rob_uop__18_lrs1 &&
  soc1/core/rob/rob_uop__18_lrs1_rtype == soc2/core/rob/rob_uop__18_lrs1_rtype &&
  soc1/core/rob/rob_uop__18_lrs2 == soc2/core/rob/rob_uop__18_lrs2 &&
  soc1/core/rob/rob_uop__18_lrs2_rtype == soc2/core/rob/rob_uop__18_lrs2_rtype &&
  soc1/core/rob/rob_uop__18_lrs3 == soc2/core/rob/rob_uop__18_lrs3 &&
  soc1/core/rob/rob_uop__18_mem_cmd == soc2/core/rob/rob_uop__18_mem_cmd &&
  soc1/core/rob/rob_uop__18_mem_signed == soc2/core/rob/rob_uop__18_mem_signed &&
  soc1/core/rob/rob_uop__18_mem_size == soc2/core/rob/rob_uop__18_mem_size &&
  soc1/core/rob/rob_uop__18_pc_lob == soc2/core/rob/rob_uop__18_pc_lob &&
  soc1/core/rob/rob_uop__18_pdst == soc2/core/rob/rob_uop__18_pdst &&
  soc1/core/rob/rob_uop__18_prs1 == soc2/core/rob/rob_uop__18_prs1 &&
  soc1/core/rob/rob_uop__18_prs1_busy == soc2/core/rob/rob_uop__18_prs1_busy &&
  soc1/core/rob/rob_uop__18_prs2 == soc2/core/rob/rob_uop__18_prs2 &&
  soc1/core/rob/rob_uop__18_prs2_busy == soc2/core/rob/rob_uop__18_prs2_busy &&
  soc1/core/rob/rob_uop__18_prs3 == soc2/core/rob/rob_uop__18_prs3 &&
  soc1/core/rob/rob_uop__18_prs3_busy == soc2/core/rob/rob_uop__18_prs3_busy &&
  soc1/core/rob/rob_uop__18_rob_idx == soc2/core/rob/rob_uop__18_rob_idx &&
  soc1/core/rob/rob_uop__18_rxq_idx == soc2/core/rob/rob_uop__18_rxq_idx &&
  soc1/core/rob/rob_uop__18_stale_pdst == soc2/core/rob/rob_uop__18_stale_pdst &&
  soc1/core/rob/rob_uop__18_stq_idx == soc2/core/rob/rob_uop__18_stq_idx &&
  soc1/core/rob/rob_uop__18_taken == soc2/core/rob/rob_uop__18_taken &&
  soc1/core/rob/rob_uop__18_uopc == soc2/core/rob/rob_uop__18_uopc &&
  soc1/core/rob/rob_uop__18_uses_ldq == soc2/core/rob/rob_uop__18_uses_ldq &&
  soc1/core/rob/rob_uop__18_uses_stq == soc2/core/rob/rob_uop__18_uses_stq &&
  soc1/core/rob/rob_uop__18_xcpt_ae_if == soc2/core/rob/rob_uop__18_xcpt_ae_if &&
  soc1/core/rob/rob_uop__18_xcpt_ma_if == soc2/core/rob/rob_uop__18_xcpt_ma_if &&
  soc1/core/rob/rob_uop__18_xcpt_pf_if == soc2/core/rob/rob_uop__18_xcpt_pf_if &&
  soc1/core/rob/rob_uop__19_bp_debug_if == soc2/core/rob/rob_uop__19_bp_debug_if &&
  soc1/core/rob/rob_uop__19_bp_xcpt_if == soc2/core/rob/rob_uop__19_bp_xcpt_if &&
  soc1/core/rob/rob_uop__19_br_mask == soc2/core/rob/rob_uop__19_br_mask &&
  soc1/core/rob/rob_uop__19_br_tag == soc2/core/rob/rob_uop__19_br_tag &&
  soc1/core/rob/rob_uop__19_bypassable == soc2/core/rob/rob_uop__19_bypassable &&
  soc1/core/rob/rob_uop__19_csr_addr == soc2/core/rob/rob_uop__19_csr_addr &&
  soc1/core/rob/rob_uop__19_ctrl_br_type == soc2/core/rob/rob_uop__19_ctrl_br_type &&
  soc1/core/rob/rob_uop__19_ctrl_csr_cmd == soc2/core/rob/rob_uop__19_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__19_ctrl_fcn_dw == soc2/core/rob/rob_uop__19_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__19_ctrl_imm_sel == soc2/core/rob/rob_uop__19_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__19_ctrl_is_load == soc2/core/rob/rob_uop__19_ctrl_is_load &&
  soc1/core/rob/rob_uop__19_ctrl_is_sta == soc2/core/rob/rob_uop__19_ctrl_is_sta &&
  soc1/core/rob/rob_uop__19_ctrl_is_std == soc2/core/rob/rob_uop__19_ctrl_is_std &&
  soc1/core/rob/rob_uop__19_ctrl_op1_sel == soc2/core/rob/rob_uop__19_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__19_ctrl_op2_sel == soc2/core/rob/rob_uop__19_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__19_ctrl_op_fcn == soc2/core/rob/rob_uop__19_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__19_debug_fsrc == soc2/core/rob/rob_uop__19_debug_fsrc &&
  soc1/core/rob/rob_uop__19_debug_inst == soc2/core/rob/rob_uop__19_debug_inst &&
  soc1/core/rob/rob_uop__19_debug_pc == soc2/core/rob/rob_uop__19_debug_pc &&
  soc1/core/rob/rob_uop__19_debug_tsrc == soc2/core/rob/rob_uop__19_debug_tsrc &&
  soc1/core/rob/rob_uop__19_dst_rtype == soc2/core/rob/rob_uop__19_dst_rtype &&
  soc1/core/rob/rob_uop__19_edge_inst == soc2/core/rob/rob_uop__19_edge_inst &&
  soc1/core/rob/rob_uop__19_exc_cause == soc2/core/rob/rob_uop__19_exc_cause &&
  soc1/core/rob/rob_uop__19_exception == soc2/core/rob/rob_uop__19_exception &&
  soc1/core/rob/rob_uop__19_flush_on_commit == soc2/core/rob/rob_uop__19_flush_on_commit &&
  soc1/core/rob/rob_uop__19_fp_single == soc2/core/rob/rob_uop__19_fp_single &&
  soc1/core/rob/rob_uop__19_fp_val == soc2/core/rob/rob_uop__19_fp_val &&
  soc1/core/rob/rob_uop__19_frs3_en == soc2/core/rob/rob_uop__19_frs3_en &&
  soc1/core/rob/rob_uop__19_ftq_idx == soc2/core/rob/rob_uop__19_ftq_idx &&
  soc1/core/rob/rob_uop__19_fu_code == soc2/core/rob/rob_uop__19_fu_code &&
  soc1/core/rob/rob_uop__19_imm_packed == soc2/core/rob/rob_uop__19_imm_packed &&
  soc1/core/rob/rob_uop__19_inst == soc2/core/rob/rob_uop__19_inst &&
  soc1/core/rob/rob_uop__19_iq_type == soc2/core/rob/rob_uop__19_iq_type &&
  soc1/core/rob/rob_uop__19_is_amo == soc2/core/rob/rob_uop__19_is_amo &&
  soc1/core/rob/rob_uop__19_is_br == soc2/core/rob/rob_uop__19_is_br &&
  soc1/core/rob/rob_uop__19_is_fence == soc2/core/rob/rob_uop__19_is_fence &&
  soc1/core/rob/rob_uop__19_is_fencei == soc2/core/rob/rob_uop__19_is_fencei &&
  soc1/core/rob/rob_uop__19_is_jal == soc2/core/rob/rob_uop__19_is_jal &&
  soc1/core/rob/rob_uop__19_is_jalr == soc2/core/rob/rob_uop__19_is_jalr &&
  soc1/core/rob/rob_uop__19_is_rvc == soc2/core/rob/rob_uop__19_is_rvc &&
  soc1/core/rob/rob_uop__19_is_sfb == soc2/core/rob/rob_uop__19_is_sfb &&
  soc1/core/rob/rob_uop__19_is_sys_pc2epc == soc2/core/rob/rob_uop__19_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__19_is_unique == soc2/core/rob/rob_uop__19_is_unique &&
  soc1/core/rob/rob_uop__19_iw_p1_poisoned == soc2/core/rob/rob_uop__19_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__19_iw_p2_poisoned == soc2/core/rob/rob_uop__19_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__19_iw_state == soc2/core/rob/rob_uop__19_iw_state &&
  soc1/core/rob/rob_uop__19_ldq_idx == soc2/core/rob/rob_uop__19_ldq_idx &&
  soc1/core/rob/rob_uop__19_ldst == soc2/core/rob/rob_uop__19_ldst &&
  soc1/core/rob/rob_uop__19_ldst_val == soc2/core/rob/rob_uop__19_ldst_val &&
  soc1/core/rob/rob_uop__19_lrs1 == soc2/core/rob/rob_uop__19_lrs1 &&
  soc1/core/rob/rob_uop__19_lrs1_rtype == soc2/core/rob/rob_uop__19_lrs1_rtype &&
  soc1/core/rob/rob_uop__19_lrs2 == soc2/core/rob/rob_uop__19_lrs2 &&
  soc1/core/rob/rob_uop__19_lrs2_rtype == soc2/core/rob/rob_uop__19_lrs2_rtype &&
  soc1/core/rob/rob_uop__19_lrs3 == soc2/core/rob/rob_uop__19_lrs3 &&
  soc1/core/rob/rob_uop__19_mem_cmd == soc2/core/rob/rob_uop__19_mem_cmd &&
  soc1/core/rob/rob_uop__19_mem_signed == soc2/core/rob/rob_uop__19_mem_signed &&
  soc1/core/rob/rob_uop__19_mem_size == soc2/core/rob/rob_uop__19_mem_size &&
  soc1/core/rob/rob_uop__19_pc_lob == soc2/core/rob/rob_uop__19_pc_lob &&
  soc1/core/rob/rob_uop__19_pdst == soc2/core/rob/rob_uop__19_pdst &&
  soc1/core/rob/rob_uop__19_prs1 == soc2/core/rob/rob_uop__19_prs1 &&
  soc1/core/rob/rob_uop__19_prs1_busy == soc2/core/rob/rob_uop__19_prs1_busy &&
  soc1/core/rob/rob_uop__19_prs2 == soc2/core/rob/rob_uop__19_prs2 &&
  soc1/core/rob/rob_uop__19_prs2_busy == soc2/core/rob/rob_uop__19_prs2_busy &&
  soc1/core/rob/rob_uop__19_prs3 == soc2/core/rob/rob_uop__19_prs3 &&
  soc1/core/rob/rob_uop__19_prs3_busy == soc2/core/rob/rob_uop__19_prs3_busy &&
  soc1/core/rob/rob_uop__19_rob_idx == soc2/core/rob/rob_uop__19_rob_idx &&
  soc1/core/rob/rob_uop__19_rxq_idx == soc2/core/rob/rob_uop__19_rxq_idx &&
  soc1/core/rob/rob_uop__19_stale_pdst == soc2/core/rob/rob_uop__19_stale_pdst &&
  soc1/core/rob/rob_uop__19_stq_idx == soc2/core/rob/rob_uop__19_stq_idx &&
  soc1/core/rob/rob_uop__19_taken == soc2/core/rob/rob_uop__19_taken &&
  soc1/core/rob/rob_uop__19_uopc == soc2/core/rob/rob_uop__19_uopc &&
  soc1/core/rob/rob_uop__19_uses_ldq == soc2/core/rob/rob_uop__19_uses_ldq &&
  soc1/core/rob/rob_uop__19_uses_stq == soc2/core/rob/rob_uop__19_uses_stq &&
  soc1/core/rob/rob_uop__19_xcpt_ae_if == soc2/core/rob/rob_uop__19_xcpt_ae_if &&
  soc1/core/rob/rob_uop__19_xcpt_ma_if == soc2/core/rob/rob_uop__19_xcpt_ma_if &&
  soc1/core/rob/rob_uop__19_xcpt_pf_if == soc2/core/rob/rob_uop__19_xcpt_pf_if &&
  soc1/core/rob/rob_uop__1_bp_debug_if == soc2/core/rob/rob_uop__1_bp_debug_if &&
  soc1/core/rob/rob_uop__1_bp_xcpt_if == soc2/core/rob/rob_uop__1_bp_xcpt_if &&
  soc1/core/rob/rob_uop__1_br_mask == soc2/core/rob/rob_uop__1_br_mask &&
  soc1/core/rob/rob_uop__1_br_tag == soc2/core/rob/rob_uop__1_br_tag &&
  soc1/core/rob/rob_uop__1_bypassable == soc2/core/rob/rob_uop__1_bypassable &&
  soc1/core/rob/rob_uop__1_csr_addr == soc2/core/rob/rob_uop__1_csr_addr &&
  soc1/core/rob/rob_uop__1_ctrl_br_type == soc2/core/rob/rob_uop__1_ctrl_br_type &&
  soc1/core/rob/rob_uop__1_ctrl_csr_cmd == soc2/core/rob/rob_uop__1_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__1_ctrl_fcn_dw == soc2/core/rob/rob_uop__1_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__1_ctrl_imm_sel == soc2/core/rob/rob_uop__1_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__1_ctrl_is_load == soc2/core/rob/rob_uop__1_ctrl_is_load &&
  soc1/core/rob/rob_uop__1_ctrl_is_sta == soc2/core/rob/rob_uop__1_ctrl_is_sta &&
  soc1/core/rob/rob_uop__1_ctrl_is_std == soc2/core/rob/rob_uop__1_ctrl_is_std &&
  soc1/core/rob/rob_uop__1_ctrl_op1_sel == soc2/core/rob/rob_uop__1_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__1_ctrl_op2_sel == soc2/core/rob/rob_uop__1_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__1_ctrl_op_fcn == soc2/core/rob/rob_uop__1_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__1_debug_fsrc == soc2/core/rob/rob_uop__1_debug_fsrc &&
  soc1/core/rob/rob_uop__1_debug_inst == soc2/core/rob/rob_uop__1_debug_inst &&
  soc1/core/rob/rob_uop__1_debug_pc == soc2/core/rob/rob_uop__1_debug_pc &&
  soc1/core/rob/rob_uop__1_debug_tsrc == soc2/core/rob/rob_uop__1_debug_tsrc &&
  soc1/core/rob/rob_uop__1_dst_rtype == soc2/core/rob/rob_uop__1_dst_rtype &&
  soc1/core/rob/rob_uop__1_edge_inst == soc2/core/rob/rob_uop__1_edge_inst &&
  soc1/core/rob/rob_uop__1_exc_cause == soc2/core/rob/rob_uop__1_exc_cause &&
  soc1/core/rob/rob_uop__1_exception == soc2/core/rob/rob_uop__1_exception &&
  soc1/core/rob/rob_uop__1_flush_on_commit == soc2/core/rob/rob_uop__1_flush_on_commit &&
  soc1/core/rob/rob_uop__1_fp_single == soc2/core/rob/rob_uop__1_fp_single &&
  soc1/core/rob/rob_uop__1_fp_val == soc2/core/rob/rob_uop__1_fp_val &&
  soc1/core/rob/rob_uop__1_frs3_en == soc2/core/rob/rob_uop__1_frs3_en &&
  soc1/core/rob/rob_uop__1_ftq_idx == soc2/core/rob/rob_uop__1_ftq_idx &&
  soc1/core/rob/rob_uop__1_fu_code == soc2/core/rob/rob_uop__1_fu_code &&
  soc1/core/rob/rob_uop__1_imm_packed == soc2/core/rob/rob_uop__1_imm_packed &&
  soc1/core/rob/rob_uop__1_inst == soc2/core/rob/rob_uop__1_inst &&
  soc1/core/rob/rob_uop__1_iq_type == soc2/core/rob/rob_uop__1_iq_type &&
  soc1/core/rob/rob_uop__1_is_amo == soc2/core/rob/rob_uop__1_is_amo &&
  soc1/core/rob/rob_uop__1_is_br == soc2/core/rob/rob_uop__1_is_br &&
  soc1/core/rob/rob_uop__1_is_fence == soc2/core/rob/rob_uop__1_is_fence &&
  soc1/core/rob/rob_uop__1_is_fencei == soc2/core/rob/rob_uop__1_is_fencei &&
  soc1/core/rob/rob_uop__1_is_jal == soc2/core/rob/rob_uop__1_is_jal &&
  soc1/core/rob/rob_uop__1_is_jalr == soc2/core/rob/rob_uop__1_is_jalr &&
  soc1/core/rob/rob_uop__1_is_rvc == soc2/core/rob/rob_uop__1_is_rvc &&
  soc1/core/rob/rob_uop__1_is_sfb == soc2/core/rob/rob_uop__1_is_sfb &&
  soc1/core/rob/rob_uop__1_is_sys_pc2epc == soc2/core/rob/rob_uop__1_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__1_is_unique == soc2/core/rob/rob_uop__1_is_unique &&
  soc1/core/rob/rob_uop__1_iw_p1_poisoned == soc2/core/rob/rob_uop__1_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__1_iw_p2_poisoned == soc2/core/rob/rob_uop__1_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__1_iw_state == soc2/core/rob/rob_uop__1_iw_state &&
  soc1/core/rob/rob_uop__1_ldq_idx == soc2/core/rob/rob_uop__1_ldq_idx &&
  soc1/core/rob/rob_uop__1_ldst == soc2/core/rob/rob_uop__1_ldst &&
  soc1/core/rob/rob_uop__1_ldst_val == soc2/core/rob/rob_uop__1_ldst_val &&
  soc1/core/rob/rob_uop__1_lrs1 == soc2/core/rob/rob_uop__1_lrs1 &&
  soc1/core/rob/rob_uop__1_lrs1_rtype == soc2/core/rob/rob_uop__1_lrs1_rtype &&
  soc1/core/rob/rob_uop__1_lrs2 == soc2/core/rob/rob_uop__1_lrs2 &&
  soc1/core/rob/rob_uop__1_lrs2_rtype == soc2/core/rob/rob_uop__1_lrs2_rtype &&
  soc1/core/rob/rob_uop__1_lrs3 == soc2/core/rob/rob_uop__1_lrs3 &&
  soc1/core/rob/rob_uop__1_mem_cmd == soc2/core/rob/rob_uop__1_mem_cmd &&
  soc1/core/rob/rob_uop__1_mem_signed == soc2/core/rob/rob_uop__1_mem_signed &&
  soc1/core/rob/rob_uop__1_mem_size == soc2/core/rob/rob_uop__1_mem_size &&
  soc1/core/rob/rob_uop__1_pc_lob == soc2/core/rob/rob_uop__1_pc_lob &&
  soc1/core/rob/rob_uop__1_pdst == soc2/core/rob/rob_uop__1_pdst &&
  soc1/core/rob/rob_uop__1_prs1 == soc2/core/rob/rob_uop__1_prs1 &&
  soc1/core/rob/rob_uop__1_prs1_busy == soc2/core/rob/rob_uop__1_prs1_busy &&
  soc1/core/rob/rob_uop__1_prs2 == soc2/core/rob/rob_uop__1_prs2 &&
  soc1/core/rob/rob_uop__1_prs2_busy == soc2/core/rob/rob_uop__1_prs2_busy &&
  soc1/core/rob/rob_uop__1_prs3 == soc2/core/rob/rob_uop__1_prs3 &&
  soc1/core/rob/rob_uop__1_prs3_busy == soc2/core/rob/rob_uop__1_prs3_busy &&
  soc1/core/rob/rob_uop__1_rob_idx == soc2/core/rob/rob_uop__1_rob_idx &&
  soc1/core/rob/rob_uop__1_rxq_idx == soc2/core/rob/rob_uop__1_rxq_idx &&
  soc1/core/rob/rob_uop__1_stale_pdst == soc2/core/rob/rob_uop__1_stale_pdst &&
  soc1/core/rob/rob_uop__1_stq_idx == soc2/core/rob/rob_uop__1_stq_idx &&
  soc1/core/rob/rob_uop__1_taken == soc2/core/rob/rob_uop__1_taken &&
  soc1/core/rob/rob_uop__1_uopc == soc2/core/rob/rob_uop__1_uopc &&
  soc1/core/rob/rob_uop__1_uses_ldq == soc2/core/rob/rob_uop__1_uses_ldq &&
  soc1/core/rob/rob_uop__1_uses_stq == soc2/core/rob/rob_uop__1_uses_stq &&
  soc1/core/rob/rob_uop__1_xcpt_ae_if == soc2/core/rob/rob_uop__1_xcpt_ae_if &&
  soc1/core/rob/rob_uop__1_xcpt_ma_if == soc2/core/rob/rob_uop__1_xcpt_ma_if &&
  soc1/core/rob/rob_uop__1_xcpt_pf_if == soc2/core/rob/rob_uop__1_xcpt_pf_if &&
  soc1/core/rob/rob_uop__20_bp_debug_if == soc2/core/rob/rob_uop__20_bp_debug_if &&
  soc1/core/rob/rob_uop__20_bp_xcpt_if == soc2/core/rob/rob_uop__20_bp_xcpt_if &&
  soc1/core/rob/rob_uop__20_br_mask == soc2/core/rob/rob_uop__20_br_mask &&
  soc1/core/rob/rob_uop__20_br_tag == soc2/core/rob/rob_uop__20_br_tag &&
  soc1/core/rob/rob_uop__20_bypassable == soc2/core/rob/rob_uop__20_bypassable &&
  soc1/core/rob/rob_uop__20_csr_addr == soc2/core/rob/rob_uop__20_csr_addr &&
  soc1/core/rob/rob_uop__20_ctrl_br_type == soc2/core/rob/rob_uop__20_ctrl_br_type &&
  soc1/core/rob/rob_uop__20_ctrl_csr_cmd == soc2/core/rob/rob_uop__20_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__20_ctrl_fcn_dw == soc2/core/rob/rob_uop__20_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__20_ctrl_imm_sel == soc2/core/rob/rob_uop__20_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__20_ctrl_is_load == soc2/core/rob/rob_uop__20_ctrl_is_load &&
  soc1/core/rob/rob_uop__20_ctrl_is_sta == soc2/core/rob/rob_uop__20_ctrl_is_sta &&
  soc1/core/rob/rob_uop__20_ctrl_is_std == soc2/core/rob/rob_uop__20_ctrl_is_std &&
  soc1/core/rob/rob_uop__20_ctrl_op1_sel == soc2/core/rob/rob_uop__20_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__20_ctrl_op2_sel == soc2/core/rob/rob_uop__20_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__20_ctrl_op_fcn == soc2/core/rob/rob_uop__20_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__20_debug_fsrc == soc2/core/rob/rob_uop__20_debug_fsrc &&
  soc1/core/rob/rob_uop__20_debug_inst == soc2/core/rob/rob_uop__20_debug_inst &&
  soc1/core/rob/rob_uop__20_debug_pc == soc2/core/rob/rob_uop__20_debug_pc &&
  soc1/core/rob/rob_uop__20_debug_tsrc == soc2/core/rob/rob_uop__20_debug_tsrc &&
  soc1/core/rob/rob_uop__20_dst_rtype == soc2/core/rob/rob_uop__20_dst_rtype &&
  soc1/core/rob/rob_uop__20_edge_inst == soc2/core/rob/rob_uop__20_edge_inst &&
  soc1/core/rob/rob_uop__20_exc_cause == soc2/core/rob/rob_uop__20_exc_cause &&
  soc1/core/rob/rob_uop__20_exception == soc2/core/rob/rob_uop__20_exception &&
  soc1/core/rob/rob_uop__20_flush_on_commit == soc2/core/rob/rob_uop__20_flush_on_commit &&
  soc1/core/rob/rob_uop__20_fp_single == soc2/core/rob/rob_uop__20_fp_single &&
  soc1/core/rob/rob_uop__20_fp_val == soc2/core/rob/rob_uop__20_fp_val &&
  soc1/core/rob/rob_uop__20_frs3_en == soc2/core/rob/rob_uop__20_frs3_en &&
  soc1/core/rob/rob_uop__20_ftq_idx == soc2/core/rob/rob_uop__20_ftq_idx &&
  soc1/core/rob/rob_uop__20_fu_code == soc2/core/rob/rob_uop__20_fu_code &&
  soc1/core/rob/rob_uop__20_imm_packed == soc2/core/rob/rob_uop__20_imm_packed &&
  soc1/core/rob/rob_uop__20_inst == soc2/core/rob/rob_uop__20_inst &&
  soc1/core/rob/rob_uop__20_iq_type == soc2/core/rob/rob_uop__20_iq_type &&
  soc1/core/rob/rob_uop__20_is_amo == soc2/core/rob/rob_uop__20_is_amo &&
  soc1/core/rob/rob_uop__20_is_br == soc2/core/rob/rob_uop__20_is_br &&
  soc1/core/rob/rob_uop__20_is_fence == soc2/core/rob/rob_uop__20_is_fence &&
  soc1/core/rob/rob_uop__20_is_fencei == soc2/core/rob/rob_uop__20_is_fencei &&
  soc1/core/rob/rob_uop__20_is_jal == soc2/core/rob/rob_uop__20_is_jal &&
  soc1/core/rob/rob_uop__20_is_jalr == soc2/core/rob/rob_uop__20_is_jalr &&
  soc1/core/rob/rob_uop__20_is_rvc == soc2/core/rob/rob_uop__20_is_rvc &&
  soc1/core/rob/rob_uop__20_is_sfb == soc2/core/rob/rob_uop__20_is_sfb &&
  soc1/core/rob/rob_uop__20_is_sys_pc2epc == soc2/core/rob/rob_uop__20_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__20_is_unique == soc2/core/rob/rob_uop__20_is_unique &&
  soc1/core/rob/rob_uop__20_iw_p1_poisoned == soc2/core/rob/rob_uop__20_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__20_iw_p2_poisoned == soc2/core/rob/rob_uop__20_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__20_iw_state == soc2/core/rob/rob_uop__20_iw_state &&
  soc1/core/rob/rob_uop__20_ldq_idx == soc2/core/rob/rob_uop__20_ldq_idx &&
  soc1/core/rob/rob_uop__20_ldst == soc2/core/rob/rob_uop__20_ldst &&
  soc1/core/rob/rob_uop__20_ldst_val == soc2/core/rob/rob_uop__20_ldst_val &&
  soc1/core/rob/rob_uop__20_lrs1 == soc2/core/rob/rob_uop__20_lrs1 &&
  soc1/core/rob/rob_uop__20_lrs1_rtype == soc2/core/rob/rob_uop__20_lrs1_rtype &&
  soc1/core/rob/rob_uop__20_lrs2 == soc2/core/rob/rob_uop__20_lrs2 &&
  soc1/core/rob/rob_uop__20_lrs2_rtype == soc2/core/rob/rob_uop__20_lrs2_rtype &&
  soc1/core/rob/rob_uop__20_lrs3 == soc2/core/rob/rob_uop__20_lrs3 &&
  soc1/core/rob/rob_uop__20_mem_cmd == soc2/core/rob/rob_uop__20_mem_cmd &&
  soc1/core/rob/rob_uop__20_mem_signed == soc2/core/rob/rob_uop__20_mem_signed &&
  soc1/core/rob/rob_uop__20_mem_size == soc2/core/rob/rob_uop__20_mem_size &&
  soc1/core/rob/rob_uop__20_pc_lob == soc2/core/rob/rob_uop__20_pc_lob &&
  soc1/core/rob/rob_uop__20_pdst == soc2/core/rob/rob_uop__20_pdst &&
  soc1/core/rob/rob_uop__20_prs1 == soc2/core/rob/rob_uop__20_prs1 &&
  soc1/core/rob/rob_uop__20_prs1_busy == soc2/core/rob/rob_uop__20_prs1_busy &&
  soc1/core/rob/rob_uop__20_prs2 == soc2/core/rob/rob_uop__20_prs2 &&
  soc1/core/rob/rob_uop__20_prs2_busy == soc2/core/rob/rob_uop__20_prs2_busy &&
  soc1/core/rob/rob_uop__20_prs3 == soc2/core/rob/rob_uop__20_prs3 &&
  soc1/core/rob/rob_uop__20_prs3_busy == soc2/core/rob/rob_uop__20_prs3_busy &&
  soc1/core/rob/rob_uop__20_rob_idx == soc2/core/rob/rob_uop__20_rob_idx &&
  soc1/core/rob/rob_uop__20_rxq_idx == soc2/core/rob/rob_uop__20_rxq_idx &&
  soc1/core/rob/rob_uop__20_stale_pdst == soc2/core/rob/rob_uop__20_stale_pdst &&
  soc1/core/rob/rob_uop__20_stq_idx == soc2/core/rob/rob_uop__20_stq_idx &&
  soc1/core/rob/rob_uop__20_taken == soc2/core/rob/rob_uop__20_taken &&
  soc1/core/rob/rob_uop__20_uopc == soc2/core/rob/rob_uop__20_uopc &&
  soc1/core/rob/rob_uop__20_uses_ldq == soc2/core/rob/rob_uop__20_uses_ldq &&
  soc1/core/rob/rob_uop__20_uses_stq == soc2/core/rob/rob_uop__20_uses_stq &&
  soc1/core/rob/rob_uop__20_xcpt_ae_if == soc2/core/rob/rob_uop__20_xcpt_ae_if &&
  soc1/core/rob/rob_uop__20_xcpt_ma_if == soc2/core/rob/rob_uop__20_xcpt_ma_if &&
  soc1/core/rob/rob_uop__20_xcpt_pf_if == soc2/core/rob/rob_uop__20_xcpt_pf_if &&
  soc1/core/rob/rob_uop__21_bp_debug_if == soc2/core/rob/rob_uop__21_bp_debug_if &&
  soc1/core/rob/rob_uop__21_bp_xcpt_if == soc2/core/rob/rob_uop__21_bp_xcpt_if &&
  soc1/core/rob/rob_uop__21_br_mask == soc2/core/rob/rob_uop__21_br_mask &&
  soc1/core/rob/rob_uop__21_br_tag == soc2/core/rob/rob_uop__21_br_tag &&
  soc1/core/rob/rob_uop__21_bypassable == soc2/core/rob/rob_uop__21_bypassable &&
  soc1/core/rob/rob_uop__21_csr_addr == soc2/core/rob/rob_uop__21_csr_addr &&
  soc1/core/rob/rob_uop__21_ctrl_br_type == soc2/core/rob/rob_uop__21_ctrl_br_type &&
  soc1/core/rob/rob_uop__21_ctrl_csr_cmd == soc2/core/rob/rob_uop__21_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__21_ctrl_fcn_dw == soc2/core/rob/rob_uop__21_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__21_ctrl_imm_sel == soc2/core/rob/rob_uop__21_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__21_ctrl_is_load == soc2/core/rob/rob_uop__21_ctrl_is_load &&
  soc1/core/rob/rob_uop__21_ctrl_is_sta == soc2/core/rob/rob_uop__21_ctrl_is_sta &&
  soc1/core/rob/rob_uop__21_ctrl_is_std == soc2/core/rob/rob_uop__21_ctrl_is_std &&
  soc1/core/rob/rob_uop__21_ctrl_op1_sel == soc2/core/rob/rob_uop__21_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__21_ctrl_op2_sel == soc2/core/rob/rob_uop__21_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__21_ctrl_op_fcn == soc2/core/rob/rob_uop__21_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__21_debug_fsrc == soc2/core/rob/rob_uop__21_debug_fsrc &&
  soc1/core/rob/rob_uop__21_debug_inst == soc2/core/rob/rob_uop__21_debug_inst &&
  soc1/core/rob/rob_uop__21_debug_pc == soc2/core/rob/rob_uop__21_debug_pc &&
  soc1/core/rob/rob_uop__21_debug_tsrc == soc2/core/rob/rob_uop__21_debug_tsrc &&
  soc1/core/rob/rob_uop__21_dst_rtype == soc2/core/rob/rob_uop__21_dst_rtype &&
  soc1/core/rob/rob_uop__21_edge_inst == soc2/core/rob/rob_uop__21_edge_inst &&
  soc1/core/rob/rob_uop__21_exc_cause == soc2/core/rob/rob_uop__21_exc_cause &&
  soc1/core/rob/rob_uop__21_exception == soc2/core/rob/rob_uop__21_exception &&
  soc1/core/rob/rob_uop__21_flush_on_commit == soc2/core/rob/rob_uop__21_flush_on_commit &&
  soc1/core/rob/rob_uop__21_fp_single == soc2/core/rob/rob_uop__21_fp_single &&
  soc1/core/rob/rob_uop__21_fp_val == soc2/core/rob/rob_uop__21_fp_val &&
  soc1/core/rob/rob_uop__21_frs3_en == soc2/core/rob/rob_uop__21_frs3_en &&
  soc1/core/rob/rob_uop__21_ftq_idx == soc2/core/rob/rob_uop__21_ftq_idx &&
  soc1/core/rob/rob_uop__21_fu_code == soc2/core/rob/rob_uop__21_fu_code &&
  soc1/core/rob/rob_uop__21_imm_packed == soc2/core/rob/rob_uop__21_imm_packed &&
  soc1/core/rob/rob_uop__21_inst == soc2/core/rob/rob_uop__21_inst &&
  soc1/core/rob/rob_uop__21_iq_type == soc2/core/rob/rob_uop__21_iq_type &&
  soc1/core/rob/rob_uop__21_is_amo == soc2/core/rob/rob_uop__21_is_amo &&
  soc1/core/rob/rob_uop__21_is_br == soc2/core/rob/rob_uop__21_is_br &&
  soc1/core/rob/rob_uop__21_is_fence == soc2/core/rob/rob_uop__21_is_fence &&
  soc1/core/rob/rob_uop__21_is_fencei == soc2/core/rob/rob_uop__21_is_fencei &&
  soc1/core/rob/rob_uop__21_is_jal == soc2/core/rob/rob_uop__21_is_jal &&
  soc1/core/rob/rob_uop__21_is_jalr == soc2/core/rob/rob_uop__21_is_jalr &&
  soc1/core/rob/rob_uop__21_is_rvc == soc2/core/rob/rob_uop__21_is_rvc &&
  soc1/core/rob/rob_uop__21_is_sfb == soc2/core/rob/rob_uop__21_is_sfb &&
  soc1/core/rob/rob_uop__21_is_sys_pc2epc == soc2/core/rob/rob_uop__21_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__21_is_unique == soc2/core/rob/rob_uop__21_is_unique &&
  soc1/core/rob/rob_uop__21_iw_p1_poisoned == soc2/core/rob/rob_uop__21_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__21_iw_p2_poisoned == soc2/core/rob/rob_uop__21_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__21_iw_state == soc2/core/rob/rob_uop__21_iw_state &&
  soc1/core/rob/rob_uop__21_ldq_idx == soc2/core/rob/rob_uop__21_ldq_idx &&
  soc1/core/rob/rob_uop__21_ldst == soc2/core/rob/rob_uop__21_ldst &&
  soc1/core/rob/rob_uop__21_ldst_val == soc2/core/rob/rob_uop__21_ldst_val &&
  soc1/core/rob/rob_uop__21_lrs1 == soc2/core/rob/rob_uop__21_lrs1 &&
  soc1/core/rob/rob_uop__21_lrs1_rtype == soc2/core/rob/rob_uop__21_lrs1_rtype &&
  soc1/core/rob/rob_uop__21_lrs2 == soc2/core/rob/rob_uop__21_lrs2 &&
  soc1/core/rob/rob_uop__21_lrs2_rtype == soc2/core/rob/rob_uop__21_lrs2_rtype &&
  soc1/core/rob/rob_uop__21_lrs3 == soc2/core/rob/rob_uop__21_lrs3 &&
  soc1/core/rob/rob_uop__21_mem_cmd == soc2/core/rob/rob_uop__21_mem_cmd &&
  soc1/core/rob/rob_uop__21_mem_signed == soc2/core/rob/rob_uop__21_mem_signed &&
  soc1/core/rob/rob_uop__21_mem_size == soc2/core/rob/rob_uop__21_mem_size &&
  soc1/core/rob/rob_uop__21_pc_lob == soc2/core/rob/rob_uop__21_pc_lob &&
  soc1/core/rob/rob_uop__21_pdst == soc2/core/rob/rob_uop__21_pdst &&
  soc1/core/rob/rob_uop__21_prs1 == soc2/core/rob/rob_uop__21_prs1 &&
  soc1/core/rob/rob_uop__21_prs1_busy == soc2/core/rob/rob_uop__21_prs1_busy &&
  soc1/core/rob/rob_uop__21_prs2 == soc2/core/rob/rob_uop__21_prs2 &&
  soc1/core/rob/rob_uop__21_prs2_busy == soc2/core/rob/rob_uop__21_prs2_busy &&
  soc1/core/rob/rob_uop__21_prs3 == soc2/core/rob/rob_uop__21_prs3 &&
  soc1/core/rob/rob_uop__21_prs3_busy == soc2/core/rob/rob_uop__21_prs3_busy &&
  soc1/core/rob/rob_uop__21_rob_idx == soc2/core/rob/rob_uop__21_rob_idx &&
  soc1/core/rob/rob_uop__21_rxq_idx == soc2/core/rob/rob_uop__21_rxq_idx &&
  soc1/core/rob/rob_uop__21_stale_pdst == soc2/core/rob/rob_uop__21_stale_pdst &&
  soc1/core/rob/rob_uop__21_stq_idx == soc2/core/rob/rob_uop__21_stq_idx &&
  soc1/core/rob/rob_uop__21_taken == soc2/core/rob/rob_uop__21_taken &&
  soc1/core/rob/rob_uop__21_uopc == soc2/core/rob/rob_uop__21_uopc &&
  soc1/core/rob/rob_uop__21_uses_ldq == soc2/core/rob/rob_uop__21_uses_ldq &&
  soc1/core/rob/rob_uop__21_uses_stq == soc2/core/rob/rob_uop__21_uses_stq &&
  soc1/core/rob/rob_uop__21_xcpt_ae_if == soc2/core/rob/rob_uop__21_xcpt_ae_if &&
  soc1/core/rob/rob_uop__21_xcpt_ma_if == soc2/core/rob/rob_uop__21_xcpt_ma_if &&
  soc1/core/rob/rob_uop__21_xcpt_pf_if == soc2/core/rob/rob_uop__21_xcpt_pf_if &&
  soc1/core/rob/rob_uop__22_bp_debug_if == soc2/core/rob/rob_uop__22_bp_debug_if &&
  soc1/core/rob/rob_uop__22_bp_xcpt_if == soc2/core/rob/rob_uop__22_bp_xcpt_if &&
  soc1/core/rob/rob_uop__22_br_mask == soc2/core/rob/rob_uop__22_br_mask &&
  soc1/core/rob/rob_uop__22_br_tag == soc2/core/rob/rob_uop__22_br_tag &&
  soc1/core/rob/rob_uop__22_bypassable == soc2/core/rob/rob_uop__22_bypassable &&
  soc1/core/rob/rob_uop__22_csr_addr == soc2/core/rob/rob_uop__22_csr_addr &&
  soc1/core/rob/rob_uop__22_ctrl_br_type == soc2/core/rob/rob_uop__22_ctrl_br_type &&
  soc1/core/rob/rob_uop__22_ctrl_csr_cmd == soc2/core/rob/rob_uop__22_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__22_ctrl_fcn_dw == soc2/core/rob/rob_uop__22_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__22_ctrl_imm_sel == soc2/core/rob/rob_uop__22_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__22_ctrl_is_load == soc2/core/rob/rob_uop__22_ctrl_is_load &&
  soc1/core/rob/rob_uop__22_ctrl_is_sta == soc2/core/rob/rob_uop__22_ctrl_is_sta &&
  soc1/core/rob/rob_uop__22_ctrl_is_std == soc2/core/rob/rob_uop__22_ctrl_is_std &&
  soc1/core/rob/rob_uop__22_ctrl_op1_sel == soc2/core/rob/rob_uop__22_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__22_ctrl_op2_sel == soc2/core/rob/rob_uop__22_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__22_ctrl_op_fcn == soc2/core/rob/rob_uop__22_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__22_debug_fsrc == soc2/core/rob/rob_uop__22_debug_fsrc &&
  soc1/core/rob/rob_uop__22_debug_inst == soc2/core/rob/rob_uop__22_debug_inst &&
  soc1/core/rob/rob_uop__22_debug_pc == soc2/core/rob/rob_uop__22_debug_pc &&
  soc1/core/rob/rob_uop__22_debug_tsrc == soc2/core/rob/rob_uop__22_debug_tsrc &&
  soc1/core/rob/rob_uop__22_dst_rtype == soc2/core/rob/rob_uop__22_dst_rtype &&
  soc1/core/rob/rob_uop__22_edge_inst == soc2/core/rob/rob_uop__22_edge_inst &&
  soc1/core/rob/rob_uop__22_exc_cause == soc2/core/rob/rob_uop__22_exc_cause &&
  soc1/core/rob/rob_uop__22_exception == soc2/core/rob/rob_uop__22_exception &&
  soc1/core/rob/rob_uop__22_flush_on_commit == soc2/core/rob/rob_uop__22_flush_on_commit &&
  soc1/core/rob/rob_uop__22_fp_single == soc2/core/rob/rob_uop__22_fp_single &&
  soc1/core/rob/rob_uop__22_fp_val == soc2/core/rob/rob_uop__22_fp_val &&
  soc1/core/rob/rob_uop__22_frs3_en == soc2/core/rob/rob_uop__22_frs3_en &&
  soc1/core/rob/rob_uop__22_ftq_idx == soc2/core/rob/rob_uop__22_ftq_idx &&
  soc1/core/rob/rob_uop__22_fu_code == soc2/core/rob/rob_uop__22_fu_code &&
  soc1/core/rob/rob_uop__22_imm_packed == soc2/core/rob/rob_uop__22_imm_packed &&
  soc1/core/rob/rob_uop__22_inst == soc2/core/rob/rob_uop__22_inst &&
  soc1/core/rob/rob_uop__22_iq_type == soc2/core/rob/rob_uop__22_iq_type &&
  soc1/core/rob/rob_uop__22_is_amo == soc2/core/rob/rob_uop__22_is_amo &&
  soc1/core/rob/rob_uop__22_is_br == soc2/core/rob/rob_uop__22_is_br &&
  soc1/core/rob/rob_uop__22_is_fence == soc2/core/rob/rob_uop__22_is_fence &&
  soc1/core/rob/rob_uop__22_is_fencei == soc2/core/rob/rob_uop__22_is_fencei &&
  soc1/core/rob/rob_uop__22_is_jal == soc2/core/rob/rob_uop__22_is_jal &&
  soc1/core/rob/rob_uop__22_is_jalr == soc2/core/rob/rob_uop__22_is_jalr &&
  soc1/core/rob/rob_uop__22_is_rvc == soc2/core/rob/rob_uop__22_is_rvc &&
  soc1/core/rob/rob_uop__22_is_sfb == soc2/core/rob/rob_uop__22_is_sfb &&
  soc1/core/rob/rob_uop__22_is_sys_pc2epc == soc2/core/rob/rob_uop__22_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__22_is_unique == soc2/core/rob/rob_uop__22_is_unique &&
  soc1/core/rob/rob_uop__22_iw_p1_poisoned == soc2/core/rob/rob_uop__22_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__22_iw_p2_poisoned == soc2/core/rob/rob_uop__22_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__22_iw_state == soc2/core/rob/rob_uop__22_iw_state &&
  soc1/core/rob/rob_uop__22_ldq_idx == soc2/core/rob/rob_uop__22_ldq_idx &&
  soc1/core/rob/rob_uop__22_ldst == soc2/core/rob/rob_uop__22_ldst &&
  soc1/core/rob/rob_uop__22_ldst_val == soc2/core/rob/rob_uop__22_ldst_val &&
  soc1/core/rob/rob_uop__22_lrs1 == soc2/core/rob/rob_uop__22_lrs1 &&
  soc1/core/rob/rob_uop__22_lrs1_rtype == soc2/core/rob/rob_uop__22_lrs1_rtype &&
  soc1/core/rob/rob_uop__22_lrs2 == soc2/core/rob/rob_uop__22_lrs2 &&
  soc1/core/rob/rob_uop__22_lrs2_rtype == soc2/core/rob/rob_uop__22_lrs2_rtype &&
  soc1/core/rob/rob_uop__22_lrs3 == soc2/core/rob/rob_uop__22_lrs3 &&
  soc1/core/rob/rob_uop__22_mem_cmd == soc2/core/rob/rob_uop__22_mem_cmd &&
  soc1/core/rob/rob_uop__22_mem_signed == soc2/core/rob/rob_uop__22_mem_signed &&
  soc1/core/rob/rob_uop__22_mem_size == soc2/core/rob/rob_uop__22_mem_size &&
  soc1/core/rob/rob_uop__22_pc_lob == soc2/core/rob/rob_uop__22_pc_lob &&
  soc1/core/rob/rob_uop__22_pdst == soc2/core/rob/rob_uop__22_pdst &&
  soc1/core/rob/rob_uop__22_prs1 == soc2/core/rob/rob_uop__22_prs1 &&
  soc1/core/rob/rob_uop__22_prs1_busy == soc2/core/rob/rob_uop__22_prs1_busy &&
  soc1/core/rob/rob_uop__22_prs2 == soc2/core/rob/rob_uop__22_prs2 &&
  soc1/core/rob/rob_uop__22_prs2_busy == soc2/core/rob/rob_uop__22_prs2_busy &&
  soc1/core/rob/rob_uop__22_prs3 == soc2/core/rob/rob_uop__22_prs3 &&
  soc1/core/rob/rob_uop__22_prs3_busy == soc2/core/rob/rob_uop__22_prs3_busy &&
  soc1/core/rob/rob_uop__22_rob_idx == soc2/core/rob/rob_uop__22_rob_idx &&
  soc1/core/rob/rob_uop__22_rxq_idx == soc2/core/rob/rob_uop__22_rxq_idx &&
  soc1/core/rob/rob_uop__22_stale_pdst == soc2/core/rob/rob_uop__22_stale_pdst &&
  soc1/core/rob/rob_uop__22_stq_idx == soc2/core/rob/rob_uop__22_stq_idx &&
  soc1/core/rob/rob_uop__22_taken == soc2/core/rob/rob_uop__22_taken &&
  soc1/core/rob/rob_uop__22_uopc == soc2/core/rob/rob_uop__22_uopc &&
  soc1/core/rob/rob_uop__22_uses_ldq == soc2/core/rob/rob_uop__22_uses_ldq &&
  soc1/core/rob/rob_uop__22_uses_stq == soc2/core/rob/rob_uop__22_uses_stq &&
  soc1/core/rob/rob_uop__22_xcpt_ae_if == soc2/core/rob/rob_uop__22_xcpt_ae_if &&
  soc1/core/rob/rob_uop__22_xcpt_ma_if == soc2/core/rob/rob_uop__22_xcpt_ma_if &&
  soc1/core/rob/rob_uop__22_xcpt_pf_if == soc2/core/rob/rob_uop__22_xcpt_pf_if &&
  soc1/core/rob/rob_uop__23_bp_debug_if == soc2/core/rob/rob_uop__23_bp_debug_if &&
  soc1/core/rob/rob_uop__23_bp_xcpt_if == soc2/core/rob/rob_uop__23_bp_xcpt_if &&
  soc1/core/rob/rob_uop__23_br_mask == soc2/core/rob/rob_uop__23_br_mask &&
  soc1/core/rob/rob_uop__23_br_tag == soc2/core/rob/rob_uop__23_br_tag &&
  soc1/core/rob/rob_uop__23_bypassable == soc2/core/rob/rob_uop__23_bypassable &&
  soc1/core/rob/rob_uop__23_csr_addr == soc2/core/rob/rob_uop__23_csr_addr &&
  soc1/core/rob/rob_uop__23_ctrl_br_type == soc2/core/rob/rob_uop__23_ctrl_br_type &&
  soc1/core/rob/rob_uop__23_ctrl_csr_cmd == soc2/core/rob/rob_uop__23_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__23_ctrl_fcn_dw == soc2/core/rob/rob_uop__23_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__23_ctrl_imm_sel == soc2/core/rob/rob_uop__23_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__23_ctrl_is_load == soc2/core/rob/rob_uop__23_ctrl_is_load &&
  soc1/core/rob/rob_uop__23_ctrl_is_sta == soc2/core/rob/rob_uop__23_ctrl_is_sta &&
  soc1/core/rob/rob_uop__23_ctrl_is_std == soc2/core/rob/rob_uop__23_ctrl_is_std &&
  soc1/core/rob/rob_uop__23_ctrl_op1_sel == soc2/core/rob/rob_uop__23_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__23_ctrl_op2_sel == soc2/core/rob/rob_uop__23_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__23_ctrl_op_fcn == soc2/core/rob/rob_uop__23_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__23_debug_fsrc == soc2/core/rob/rob_uop__23_debug_fsrc &&
  soc1/core/rob/rob_uop__23_debug_inst == soc2/core/rob/rob_uop__23_debug_inst &&
  soc1/core/rob/rob_uop__23_debug_pc == soc2/core/rob/rob_uop__23_debug_pc &&
  soc1/core/rob/rob_uop__23_debug_tsrc == soc2/core/rob/rob_uop__23_debug_tsrc &&
  soc1/core/rob/rob_uop__23_dst_rtype == soc2/core/rob/rob_uop__23_dst_rtype &&
  soc1/core/rob/rob_uop__23_edge_inst == soc2/core/rob/rob_uop__23_edge_inst &&
  soc1/core/rob/rob_uop__23_exc_cause == soc2/core/rob/rob_uop__23_exc_cause &&
  soc1/core/rob/rob_uop__23_exception == soc2/core/rob/rob_uop__23_exception &&
  soc1/core/rob/rob_uop__23_flush_on_commit == soc2/core/rob/rob_uop__23_flush_on_commit &&
  soc1/core/rob/rob_uop__23_fp_single == soc2/core/rob/rob_uop__23_fp_single &&
  soc1/core/rob/rob_uop__23_fp_val == soc2/core/rob/rob_uop__23_fp_val &&
  soc1/core/rob/rob_uop__23_frs3_en == soc2/core/rob/rob_uop__23_frs3_en &&
  soc1/core/rob/rob_uop__23_ftq_idx == soc2/core/rob/rob_uop__23_ftq_idx &&
  soc1/core/rob/rob_uop__23_fu_code == soc2/core/rob/rob_uop__23_fu_code &&
  soc1/core/rob/rob_uop__23_imm_packed == soc2/core/rob/rob_uop__23_imm_packed &&
  soc1/core/rob/rob_uop__23_inst == soc2/core/rob/rob_uop__23_inst &&
  soc1/core/rob/rob_uop__23_iq_type == soc2/core/rob/rob_uop__23_iq_type &&
  soc1/core/rob/rob_uop__23_is_amo == soc2/core/rob/rob_uop__23_is_amo &&
  soc1/core/rob/rob_uop__23_is_br == soc2/core/rob/rob_uop__23_is_br &&
  soc1/core/rob/rob_uop__23_is_fence == soc2/core/rob/rob_uop__23_is_fence &&
  soc1/core/rob/rob_uop__23_is_fencei == soc2/core/rob/rob_uop__23_is_fencei &&
  soc1/core/rob/rob_uop__23_is_jal == soc2/core/rob/rob_uop__23_is_jal &&
  soc1/core/rob/rob_uop__23_is_jalr == soc2/core/rob/rob_uop__23_is_jalr &&
  soc1/core/rob/rob_uop__23_is_rvc == soc2/core/rob/rob_uop__23_is_rvc &&
  soc1/core/rob/rob_uop__23_is_sfb == soc2/core/rob/rob_uop__23_is_sfb &&
  soc1/core/rob/rob_uop__23_is_sys_pc2epc == soc2/core/rob/rob_uop__23_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__23_is_unique == soc2/core/rob/rob_uop__23_is_unique &&
  soc1/core/rob/rob_uop__23_iw_p1_poisoned == soc2/core/rob/rob_uop__23_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__23_iw_p2_poisoned == soc2/core/rob/rob_uop__23_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__23_iw_state == soc2/core/rob/rob_uop__23_iw_state &&
  soc1/core/rob/rob_uop__23_ldq_idx == soc2/core/rob/rob_uop__23_ldq_idx &&
  soc1/core/rob/rob_uop__23_ldst == soc2/core/rob/rob_uop__23_ldst &&
  soc1/core/rob/rob_uop__23_ldst_val == soc2/core/rob/rob_uop__23_ldst_val &&
  soc1/core/rob/rob_uop__23_lrs1 == soc2/core/rob/rob_uop__23_lrs1 &&
  soc1/core/rob/rob_uop__23_lrs1_rtype == soc2/core/rob/rob_uop__23_lrs1_rtype &&
  soc1/core/rob/rob_uop__23_lrs2 == soc2/core/rob/rob_uop__23_lrs2 &&
  soc1/core/rob/rob_uop__23_lrs2_rtype == soc2/core/rob/rob_uop__23_lrs2_rtype &&
  soc1/core/rob/rob_uop__23_lrs3 == soc2/core/rob/rob_uop__23_lrs3 &&
  soc1/core/rob/rob_uop__23_mem_cmd == soc2/core/rob/rob_uop__23_mem_cmd &&
  soc1/core/rob/rob_uop__23_mem_signed == soc2/core/rob/rob_uop__23_mem_signed &&
  soc1/core/rob/rob_uop__23_mem_size == soc2/core/rob/rob_uop__23_mem_size &&
  soc1/core/rob/rob_uop__23_pc_lob == soc2/core/rob/rob_uop__23_pc_lob &&
  soc1/core/rob/rob_uop__23_pdst == soc2/core/rob/rob_uop__23_pdst &&
  soc1/core/rob/rob_uop__23_prs1 == soc2/core/rob/rob_uop__23_prs1 &&
  soc1/core/rob/rob_uop__23_prs1_busy == soc2/core/rob/rob_uop__23_prs1_busy &&
  soc1/core/rob/rob_uop__23_prs2 == soc2/core/rob/rob_uop__23_prs2 &&
  soc1/core/rob/rob_uop__23_prs2_busy == soc2/core/rob/rob_uop__23_prs2_busy &&
  soc1/core/rob/rob_uop__23_prs3 == soc2/core/rob/rob_uop__23_prs3 &&
  soc1/core/rob/rob_uop__23_prs3_busy == soc2/core/rob/rob_uop__23_prs3_busy &&
  soc1/core/rob/rob_uop__23_rob_idx == soc2/core/rob/rob_uop__23_rob_idx &&
  soc1/core/rob/rob_uop__23_rxq_idx == soc2/core/rob/rob_uop__23_rxq_idx &&
  soc1/core/rob/rob_uop__23_stale_pdst == soc2/core/rob/rob_uop__23_stale_pdst &&
  soc1/core/rob/rob_uop__23_stq_idx == soc2/core/rob/rob_uop__23_stq_idx &&
  soc1/core/rob/rob_uop__23_taken == soc2/core/rob/rob_uop__23_taken &&
  soc1/core/rob/rob_uop__23_uopc == soc2/core/rob/rob_uop__23_uopc &&
  soc1/core/rob/rob_uop__23_uses_ldq == soc2/core/rob/rob_uop__23_uses_ldq &&
  soc1/core/rob/rob_uop__23_uses_stq == soc2/core/rob/rob_uop__23_uses_stq &&
  soc1/core/rob/rob_uop__23_xcpt_ae_if == soc2/core/rob/rob_uop__23_xcpt_ae_if &&
  soc1/core/rob/rob_uop__23_xcpt_ma_if == soc2/core/rob/rob_uop__23_xcpt_ma_if &&
  soc1/core/rob/rob_uop__23_xcpt_pf_if == soc2/core/rob/rob_uop__23_xcpt_pf_if &&
  soc1/core/rob/rob_uop__24_bp_debug_if == soc2/core/rob/rob_uop__24_bp_debug_if &&
  soc1/core/rob/rob_uop__24_bp_xcpt_if == soc2/core/rob/rob_uop__24_bp_xcpt_if &&
  soc1/core/rob/rob_uop__24_br_mask == soc2/core/rob/rob_uop__24_br_mask &&
  soc1/core/rob/rob_uop__24_br_tag == soc2/core/rob/rob_uop__24_br_tag &&
  soc1/core/rob/rob_uop__24_bypassable == soc2/core/rob/rob_uop__24_bypassable &&
  soc1/core/rob/rob_uop__24_csr_addr == soc2/core/rob/rob_uop__24_csr_addr &&
  soc1/core/rob/rob_uop__24_ctrl_br_type == soc2/core/rob/rob_uop__24_ctrl_br_type &&
  soc1/core/rob/rob_uop__24_ctrl_csr_cmd == soc2/core/rob/rob_uop__24_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__24_ctrl_fcn_dw == soc2/core/rob/rob_uop__24_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__24_ctrl_imm_sel == soc2/core/rob/rob_uop__24_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__24_ctrl_is_load == soc2/core/rob/rob_uop__24_ctrl_is_load &&
  soc1/core/rob/rob_uop__24_ctrl_is_sta == soc2/core/rob/rob_uop__24_ctrl_is_sta &&
  soc1/core/rob/rob_uop__24_ctrl_is_std == soc2/core/rob/rob_uop__24_ctrl_is_std &&
  soc1/core/rob/rob_uop__24_ctrl_op1_sel == soc2/core/rob/rob_uop__24_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__24_ctrl_op2_sel == soc2/core/rob/rob_uop__24_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__24_ctrl_op_fcn == soc2/core/rob/rob_uop__24_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__24_debug_fsrc == soc2/core/rob/rob_uop__24_debug_fsrc &&
  soc1/core/rob/rob_uop__24_debug_inst == soc2/core/rob/rob_uop__24_debug_inst &&
  soc1/core/rob/rob_uop__24_debug_pc == soc2/core/rob/rob_uop__24_debug_pc &&
  soc1/core/rob/rob_uop__24_debug_tsrc == soc2/core/rob/rob_uop__24_debug_tsrc &&
  soc1/core/rob/rob_uop__24_dst_rtype == soc2/core/rob/rob_uop__24_dst_rtype &&
  soc1/core/rob/rob_uop__24_edge_inst == soc2/core/rob/rob_uop__24_edge_inst &&
  soc1/core/rob/rob_uop__24_exc_cause == soc2/core/rob/rob_uop__24_exc_cause &&
  soc1/core/rob/rob_uop__24_exception == soc2/core/rob/rob_uop__24_exception &&
  soc1/core/rob/rob_uop__24_flush_on_commit == soc2/core/rob/rob_uop__24_flush_on_commit &&
  soc1/core/rob/rob_uop__24_fp_single == soc2/core/rob/rob_uop__24_fp_single &&
  soc1/core/rob/rob_uop__24_fp_val == soc2/core/rob/rob_uop__24_fp_val &&
  soc1/core/rob/rob_uop__24_frs3_en == soc2/core/rob/rob_uop__24_frs3_en &&
  soc1/core/rob/rob_uop__24_ftq_idx == soc2/core/rob/rob_uop__24_ftq_idx &&
  soc1/core/rob/rob_uop__24_fu_code == soc2/core/rob/rob_uop__24_fu_code &&
  soc1/core/rob/rob_uop__24_imm_packed == soc2/core/rob/rob_uop__24_imm_packed &&
  soc1/core/rob/rob_uop__24_inst == soc2/core/rob/rob_uop__24_inst &&
  soc1/core/rob/rob_uop__24_iq_type == soc2/core/rob/rob_uop__24_iq_type &&
  soc1/core/rob/rob_uop__24_is_amo == soc2/core/rob/rob_uop__24_is_amo &&
  soc1/core/rob/rob_uop__24_is_br == soc2/core/rob/rob_uop__24_is_br &&
  soc1/core/rob/rob_uop__24_is_fence == soc2/core/rob/rob_uop__24_is_fence &&
  soc1/core/rob/rob_uop__24_is_fencei == soc2/core/rob/rob_uop__24_is_fencei &&
  soc1/core/rob/rob_uop__24_is_jal == soc2/core/rob/rob_uop__24_is_jal &&
  soc1/core/rob/rob_uop__24_is_jalr == soc2/core/rob/rob_uop__24_is_jalr &&
  soc1/core/rob/rob_uop__24_is_rvc == soc2/core/rob/rob_uop__24_is_rvc &&
  soc1/core/rob/rob_uop__24_is_sfb == soc2/core/rob/rob_uop__24_is_sfb &&
  soc1/core/rob/rob_uop__24_is_sys_pc2epc == soc2/core/rob/rob_uop__24_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__24_is_unique == soc2/core/rob/rob_uop__24_is_unique &&
  soc1/core/rob/rob_uop__24_iw_p1_poisoned == soc2/core/rob/rob_uop__24_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__24_iw_p2_poisoned == soc2/core/rob/rob_uop__24_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__24_iw_state == soc2/core/rob/rob_uop__24_iw_state &&
  soc1/core/rob/rob_uop__24_ldq_idx == soc2/core/rob/rob_uop__24_ldq_idx &&
  soc1/core/rob/rob_uop__24_ldst == soc2/core/rob/rob_uop__24_ldst &&
  soc1/core/rob/rob_uop__24_ldst_val == soc2/core/rob/rob_uop__24_ldst_val &&
  soc1/core/rob/rob_uop__24_lrs1 == soc2/core/rob/rob_uop__24_lrs1 &&
  soc1/core/rob/rob_uop__24_lrs1_rtype == soc2/core/rob/rob_uop__24_lrs1_rtype &&
  soc1/core/rob/rob_uop__24_lrs2 == soc2/core/rob/rob_uop__24_lrs2 &&
  soc1/core/rob/rob_uop__24_lrs2_rtype == soc2/core/rob/rob_uop__24_lrs2_rtype &&
  soc1/core/rob/rob_uop__24_lrs3 == soc2/core/rob/rob_uop__24_lrs3 &&
  soc1/core/rob/rob_uop__24_mem_cmd == soc2/core/rob/rob_uop__24_mem_cmd &&
  soc1/core/rob/rob_uop__24_mem_signed == soc2/core/rob/rob_uop__24_mem_signed &&
  soc1/core/rob/rob_uop__24_mem_size == soc2/core/rob/rob_uop__24_mem_size &&
  soc1/core/rob/rob_uop__24_pc_lob == soc2/core/rob/rob_uop__24_pc_lob &&
  soc1/core/rob/rob_uop__24_pdst == soc2/core/rob/rob_uop__24_pdst &&
  soc1/core/rob/rob_uop__24_prs1 == soc2/core/rob/rob_uop__24_prs1 &&
  soc1/core/rob/rob_uop__24_prs1_busy == soc2/core/rob/rob_uop__24_prs1_busy &&
  soc1/core/rob/rob_uop__24_prs2 == soc2/core/rob/rob_uop__24_prs2 &&
  soc1/core/rob/rob_uop__24_prs2_busy == soc2/core/rob/rob_uop__24_prs2_busy &&
  soc1/core/rob/rob_uop__24_prs3 == soc2/core/rob/rob_uop__24_prs3 &&
  soc1/core/rob/rob_uop__24_prs3_busy == soc2/core/rob/rob_uop__24_prs3_busy &&
  soc1/core/rob/rob_uop__24_rob_idx == soc2/core/rob/rob_uop__24_rob_idx &&
  soc1/core/rob/rob_uop__24_rxq_idx == soc2/core/rob/rob_uop__24_rxq_idx &&
  soc1/core/rob/rob_uop__24_stale_pdst == soc2/core/rob/rob_uop__24_stale_pdst &&
  soc1/core/rob/rob_uop__24_stq_idx == soc2/core/rob/rob_uop__24_stq_idx &&
  soc1/core/rob/rob_uop__24_taken == soc2/core/rob/rob_uop__24_taken &&
  soc1/core/rob/rob_uop__24_uopc == soc2/core/rob/rob_uop__24_uopc &&
  soc1/core/rob/rob_uop__24_uses_ldq == soc2/core/rob/rob_uop__24_uses_ldq &&
  soc1/core/rob/rob_uop__24_uses_stq == soc2/core/rob/rob_uop__24_uses_stq &&
  soc1/core/rob/rob_uop__24_xcpt_ae_if == soc2/core/rob/rob_uop__24_xcpt_ae_if &&
  soc1/core/rob/rob_uop__24_xcpt_ma_if == soc2/core/rob/rob_uop__24_xcpt_ma_if &&
  soc1/core/rob/rob_uop__24_xcpt_pf_if == soc2/core/rob/rob_uop__24_xcpt_pf_if &&
  soc1/core/rob/rob_uop__25_bp_debug_if == soc2/core/rob/rob_uop__25_bp_debug_if &&
  soc1/core/rob/rob_uop__25_bp_xcpt_if == soc2/core/rob/rob_uop__25_bp_xcpt_if &&
  soc1/core/rob/rob_uop__25_br_mask == soc2/core/rob/rob_uop__25_br_mask &&
  soc1/core/rob/rob_uop__25_br_tag == soc2/core/rob/rob_uop__25_br_tag &&
  soc1/core/rob/rob_uop__25_bypassable == soc2/core/rob/rob_uop__25_bypassable &&
  soc1/core/rob/rob_uop__25_csr_addr == soc2/core/rob/rob_uop__25_csr_addr &&
  soc1/core/rob/rob_uop__25_ctrl_br_type == soc2/core/rob/rob_uop__25_ctrl_br_type &&
  soc1/core/rob/rob_uop__25_ctrl_csr_cmd == soc2/core/rob/rob_uop__25_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__25_ctrl_fcn_dw == soc2/core/rob/rob_uop__25_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__25_ctrl_imm_sel == soc2/core/rob/rob_uop__25_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__25_ctrl_is_load == soc2/core/rob/rob_uop__25_ctrl_is_load &&
  soc1/core/rob/rob_uop__25_ctrl_is_sta == soc2/core/rob/rob_uop__25_ctrl_is_sta &&
  soc1/core/rob/rob_uop__25_ctrl_is_std == soc2/core/rob/rob_uop__25_ctrl_is_std &&
  soc1/core/rob/rob_uop__25_ctrl_op1_sel == soc2/core/rob/rob_uop__25_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__25_ctrl_op2_sel == soc2/core/rob/rob_uop__25_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__25_ctrl_op_fcn == soc2/core/rob/rob_uop__25_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__25_debug_fsrc == soc2/core/rob/rob_uop__25_debug_fsrc &&
  soc1/core/rob/rob_uop__25_debug_inst == soc2/core/rob/rob_uop__25_debug_inst &&
  soc1/core/rob/rob_uop__25_debug_pc == soc2/core/rob/rob_uop__25_debug_pc &&
  soc1/core/rob/rob_uop__25_debug_tsrc == soc2/core/rob/rob_uop__25_debug_tsrc &&
  soc1/core/rob/rob_uop__25_dst_rtype == soc2/core/rob/rob_uop__25_dst_rtype &&
  soc1/core/rob/rob_uop__25_edge_inst == soc2/core/rob/rob_uop__25_edge_inst &&
  soc1/core/rob/rob_uop__25_exc_cause == soc2/core/rob/rob_uop__25_exc_cause &&
  soc1/core/rob/rob_uop__25_exception == soc2/core/rob/rob_uop__25_exception &&
  soc1/core/rob/rob_uop__25_flush_on_commit == soc2/core/rob/rob_uop__25_flush_on_commit &&
  soc1/core/rob/rob_uop__25_fp_single == soc2/core/rob/rob_uop__25_fp_single &&
  soc1/core/rob/rob_uop__25_fp_val == soc2/core/rob/rob_uop__25_fp_val &&
  soc1/core/rob/rob_uop__25_frs3_en == soc2/core/rob/rob_uop__25_frs3_en &&
  soc1/core/rob/rob_uop__25_ftq_idx == soc2/core/rob/rob_uop__25_ftq_idx &&
  soc1/core/rob/rob_uop__25_fu_code == soc2/core/rob/rob_uop__25_fu_code &&
  soc1/core/rob/rob_uop__25_imm_packed == soc2/core/rob/rob_uop__25_imm_packed &&
  soc1/core/rob/rob_uop__25_inst == soc2/core/rob/rob_uop__25_inst &&
  soc1/core/rob/rob_uop__25_iq_type == soc2/core/rob/rob_uop__25_iq_type &&
  soc1/core/rob/rob_uop__25_is_amo == soc2/core/rob/rob_uop__25_is_amo &&
  soc1/core/rob/rob_uop__25_is_br == soc2/core/rob/rob_uop__25_is_br &&
  soc1/core/rob/rob_uop__25_is_fence == soc2/core/rob/rob_uop__25_is_fence &&
  soc1/core/rob/rob_uop__25_is_fencei == soc2/core/rob/rob_uop__25_is_fencei &&
  soc1/core/rob/rob_uop__25_is_jal == soc2/core/rob/rob_uop__25_is_jal &&
  soc1/core/rob/rob_uop__25_is_jalr == soc2/core/rob/rob_uop__25_is_jalr &&
  soc1/core/rob/rob_uop__25_is_rvc == soc2/core/rob/rob_uop__25_is_rvc &&
  soc1/core/rob/rob_uop__25_is_sfb == soc2/core/rob/rob_uop__25_is_sfb &&
  soc1/core/rob/rob_uop__25_is_sys_pc2epc == soc2/core/rob/rob_uop__25_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__25_is_unique == soc2/core/rob/rob_uop__25_is_unique &&
  soc1/core/rob/rob_uop__25_iw_p1_poisoned == soc2/core/rob/rob_uop__25_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__25_iw_p2_poisoned == soc2/core/rob/rob_uop__25_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__25_iw_state == soc2/core/rob/rob_uop__25_iw_state &&
  soc1/core/rob/rob_uop__25_ldq_idx == soc2/core/rob/rob_uop__25_ldq_idx &&
  soc1/core/rob/rob_uop__25_ldst == soc2/core/rob/rob_uop__25_ldst &&
  soc1/core/rob/rob_uop__25_ldst_val == soc2/core/rob/rob_uop__25_ldst_val &&
  soc1/core/rob/rob_uop__25_lrs1 == soc2/core/rob/rob_uop__25_lrs1 &&
  soc1/core/rob/rob_uop__25_lrs1_rtype == soc2/core/rob/rob_uop__25_lrs1_rtype &&
  soc1/core/rob/rob_uop__25_lrs2 == soc2/core/rob/rob_uop__25_lrs2 &&
  soc1/core/rob/rob_uop__25_lrs2_rtype == soc2/core/rob/rob_uop__25_lrs2_rtype &&
  soc1/core/rob/rob_uop__25_lrs3 == soc2/core/rob/rob_uop__25_lrs3 &&
  soc1/core/rob/rob_uop__25_mem_cmd == soc2/core/rob/rob_uop__25_mem_cmd &&
  soc1/core/rob/rob_uop__25_mem_signed == soc2/core/rob/rob_uop__25_mem_signed &&
  soc1/core/rob/rob_uop__25_mem_size == soc2/core/rob/rob_uop__25_mem_size &&
  soc1/core/rob/rob_uop__25_pc_lob == soc2/core/rob/rob_uop__25_pc_lob &&
  soc1/core/rob/rob_uop__25_pdst == soc2/core/rob/rob_uop__25_pdst &&
  soc1/core/rob/rob_uop__25_prs1 == soc2/core/rob/rob_uop__25_prs1 &&
  soc1/core/rob/rob_uop__25_prs1_busy == soc2/core/rob/rob_uop__25_prs1_busy &&
  soc1/core/rob/rob_uop__25_prs2 == soc2/core/rob/rob_uop__25_prs2 &&
  soc1/core/rob/rob_uop__25_prs2_busy == soc2/core/rob/rob_uop__25_prs2_busy &&
  soc1/core/rob/rob_uop__25_prs3 == soc2/core/rob/rob_uop__25_prs3 &&
  soc1/core/rob/rob_uop__25_prs3_busy == soc2/core/rob/rob_uop__25_prs3_busy &&
  soc1/core/rob/rob_uop__25_rob_idx == soc2/core/rob/rob_uop__25_rob_idx &&
  soc1/core/rob/rob_uop__25_rxq_idx == soc2/core/rob/rob_uop__25_rxq_idx &&
  soc1/core/rob/rob_uop__25_stale_pdst == soc2/core/rob/rob_uop__25_stale_pdst &&
  soc1/core/rob/rob_uop__25_stq_idx == soc2/core/rob/rob_uop__25_stq_idx &&
  soc1/core/rob/rob_uop__25_taken == soc2/core/rob/rob_uop__25_taken &&
  soc1/core/rob/rob_uop__25_uopc == soc2/core/rob/rob_uop__25_uopc &&
  soc1/core/rob/rob_uop__25_uses_ldq == soc2/core/rob/rob_uop__25_uses_ldq &&
  soc1/core/rob/rob_uop__25_uses_stq == soc2/core/rob/rob_uop__25_uses_stq &&
  soc1/core/rob/rob_uop__25_xcpt_ae_if == soc2/core/rob/rob_uop__25_xcpt_ae_if &&
  soc1/core/rob/rob_uop__25_xcpt_ma_if == soc2/core/rob/rob_uop__25_xcpt_ma_if &&
  soc1/core/rob/rob_uop__25_xcpt_pf_if == soc2/core/rob/rob_uop__25_xcpt_pf_if &&
  soc1/core/rob/rob_uop__26_bp_debug_if == soc2/core/rob/rob_uop__26_bp_debug_if &&
  soc1/core/rob/rob_uop__26_bp_xcpt_if == soc2/core/rob/rob_uop__26_bp_xcpt_if &&
  soc1/core/rob/rob_uop__26_br_mask == soc2/core/rob/rob_uop__26_br_mask &&
  soc1/core/rob/rob_uop__26_br_tag == soc2/core/rob/rob_uop__26_br_tag &&
  soc1/core/rob/rob_uop__26_bypassable == soc2/core/rob/rob_uop__26_bypassable &&
  soc1/core/rob/rob_uop__26_csr_addr == soc2/core/rob/rob_uop__26_csr_addr &&
  soc1/core/rob/rob_uop__26_ctrl_br_type == soc2/core/rob/rob_uop__26_ctrl_br_type &&
  soc1/core/rob/rob_uop__26_ctrl_csr_cmd == soc2/core/rob/rob_uop__26_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__26_ctrl_fcn_dw == soc2/core/rob/rob_uop__26_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__26_ctrl_imm_sel == soc2/core/rob/rob_uop__26_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__26_ctrl_is_load == soc2/core/rob/rob_uop__26_ctrl_is_load &&
  soc1/core/rob/rob_uop__26_ctrl_is_sta == soc2/core/rob/rob_uop__26_ctrl_is_sta &&
  soc1/core/rob/rob_uop__26_ctrl_is_std == soc2/core/rob/rob_uop__26_ctrl_is_std &&
  soc1/core/rob/rob_uop__26_ctrl_op1_sel == soc2/core/rob/rob_uop__26_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__26_ctrl_op2_sel == soc2/core/rob/rob_uop__26_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__26_ctrl_op_fcn == soc2/core/rob/rob_uop__26_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__26_debug_fsrc == soc2/core/rob/rob_uop__26_debug_fsrc &&
  soc1/core/rob/rob_uop__26_debug_inst == soc2/core/rob/rob_uop__26_debug_inst &&
  soc1/core/rob/rob_uop__26_debug_pc == soc2/core/rob/rob_uop__26_debug_pc &&
  soc1/core/rob/rob_uop__26_debug_tsrc == soc2/core/rob/rob_uop__26_debug_tsrc &&
  soc1/core/rob/rob_uop__26_dst_rtype == soc2/core/rob/rob_uop__26_dst_rtype &&
  soc1/core/rob/rob_uop__26_edge_inst == soc2/core/rob/rob_uop__26_edge_inst &&
  soc1/core/rob/rob_uop__26_exc_cause == soc2/core/rob/rob_uop__26_exc_cause &&
  soc1/core/rob/rob_uop__26_exception == soc2/core/rob/rob_uop__26_exception &&
  soc1/core/rob/rob_uop__26_flush_on_commit == soc2/core/rob/rob_uop__26_flush_on_commit &&
  soc1/core/rob/rob_uop__26_fp_single == soc2/core/rob/rob_uop__26_fp_single &&
  soc1/core/rob/rob_uop__26_fp_val == soc2/core/rob/rob_uop__26_fp_val &&
  soc1/core/rob/rob_uop__26_frs3_en == soc2/core/rob/rob_uop__26_frs3_en &&
  soc1/core/rob/rob_uop__26_ftq_idx == soc2/core/rob/rob_uop__26_ftq_idx &&
  soc1/core/rob/rob_uop__26_fu_code == soc2/core/rob/rob_uop__26_fu_code &&
  soc1/core/rob/rob_uop__26_imm_packed == soc2/core/rob/rob_uop__26_imm_packed &&
  soc1/core/rob/rob_uop__26_inst == soc2/core/rob/rob_uop__26_inst &&
  soc1/core/rob/rob_uop__26_iq_type == soc2/core/rob/rob_uop__26_iq_type &&
  soc1/core/rob/rob_uop__26_is_amo == soc2/core/rob/rob_uop__26_is_amo &&
  soc1/core/rob/rob_uop__26_is_br == soc2/core/rob/rob_uop__26_is_br &&
  soc1/core/rob/rob_uop__26_is_fence == soc2/core/rob/rob_uop__26_is_fence &&
  soc1/core/rob/rob_uop__26_is_fencei == soc2/core/rob/rob_uop__26_is_fencei &&
  soc1/core/rob/rob_uop__26_is_jal == soc2/core/rob/rob_uop__26_is_jal &&
  soc1/core/rob/rob_uop__26_is_jalr == soc2/core/rob/rob_uop__26_is_jalr &&
  soc1/core/rob/rob_uop__26_is_rvc == soc2/core/rob/rob_uop__26_is_rvc &&
  soc1/core/rob/rob_uop__26_is_sfb == soc2/core/rob/rob_uop__26_is_sfb &&
  soc1/core/rob/rob_uop__26_is_sys_pc2epc == soc2/core/rob/rob_uop__26_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__26_is_unique == soc2/core/rob/rob_uop__26_is_unique &&
  soc1/core/rob/rob_uop__26_iw_p1_poisoned == soc2/core/rob/rob_uop__26_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__26_iw_p2_poisoned == soc2/core/rob/rob_uop__26_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__26_iw_state == soc2/core/rob/rob_uop__26_iw_state &&
  soc1/core/rob/rob_uop__26_ldq_idx == soc2/core/rob/rob_uop__26_ldq_idx &&
  soc1/core/rob/rob_uop__26_ldst == soc2/core/rob/rob_uop__26_ldst &&
  soc1/core/rob/rob_uop__26_ldst_val == soc2/core/rob/rob_uop__26_ldst_val &&
  soc1/core/rob/rob_uop__26_lrs1 == soc2/core/rob/rob_uop__26_lrs1 &&
  soc1/core/rob/rob_uop__26_lrs1_rtype == soc2/core/rob/rob_uop__26_lrs1_rtype &&
  soc1/core/rob/rob_uop__26_lrs2 == soc2/core/rob/rob_uop__26_lrs2 &&
  soc1/core/rob/rob_uop__26_lrs2_rtype == soc2/core/rob/rob_uop__26_lrs2_rtype &&
  soc1/core/rob/rob_uop__26_lrs3 == soc2/core/rob/rob_uop__26_lrs3 &&
  soc1/core/rob/rob_uop__26_mem_cmd == soc2/core/rob/rob_uop__26_mem_cmd &&
  soc1/core/rob/rob_uop__26_mem_signed == soc2/core/rob/rob_uop__26_mem_signed &&
  soc1/core/rob/rob_uop__26_mem_size == soc2/core/rob/rob_uop__26_mem_size &&
  soc1/core/rob/rob_uop__26_pc_lob == soc2/core/rob/rob_uop__26_pc_lob &&
  soc1/core/rob/rob_uop__26_pdst == soc2/core/rob/rob_uop__26_pdst &&
  soc1/core/rob/rob_uop__26_prs1 == soc2/core/rob/rob_uop__26_prs1 &&
  soc1/core/rob/rob_uop__26_prs1_busy == soc2/core/rob/rob_uop__26_prs1_busy &&
  soc1/core/rob/rob_uop__26_prs2 == soc2/core/rob/rob_uop__26_prs2 &&
  soc1/core/rob/rob_uop__26_prs2_busy == soc2/core/rob/rob_uop__26_prs2_busy &&
  soc1/core/rob/rob_uop__26_prs3 == soc2/core/rob/rob_uop__26_prs3 &&
  soc1/core/rob/rob_uop__26_prs3_busy == soc2/core/rob/rob_uop__26_prs3_busy &&
  soc1/core/rob/rob_uop__26_rob_idx == soc2/core/rob/rob_uop__26_rob_idx &&
  soc1/core/rob/rob_uop__26_rxq_idx == soc2/core/rob/rob_uop__26_rxq_idx &&
  soc1/core/rob/rob_uop__26_stale_pdst == soc2/core/rob/rob_uop__26_stale_pdst &&
  soc1/core/rob/rob_uop__26_stq_idx == soc2/core/rob/rob_uop__26_stq_idx &&
  soc1/core/rob/rob_uop__26_taken == soc2/core/rob/rob_uop__26_taken &&
  soc1/core/rob/rob_uop__26_uopc == soc2/core/rob/rob_uop__26_uopc &&
  soc1/core/rob/rob_uop__26_uses_ldq == soc2/core/rob/rob_uop__26_uses_ldq &&
  soc1/core/rob/rob_uop__26_uses_stq == soc2/core/rob/rob_uop__26_uses_stq &&
  soc1/core/rob/rob_uop__26_xcpt_ae_if == soc2/core/rob/rob_uop__26_xcpt_ae_if &&
  soc1/core/rob/rob_uop__26_xcpt_ma_if == soc2/core/rob/rob_uop__26_xcpt_ma_if &&
  soc1/core/rob/rob_uop__26_xcpt_pf_if == soc2/core/rob/rob_uop__26_xcpt_pf_if &&
  soc1/core/rob/rob_uop__27_bp_debug_if == soc2/core/rob/rob_uop__27_bp_debug_if &&
  soc1/core/rob/rob_uop__27_bp_xcpt_if == soc2/core/rob/rob_uop__27_bp_xcpt_if &&
  soc1/core/rob/rob_uop__27_br_mask == soc2/core/rob/rob_uop__27_br_mask &&
  soc1/core/rob/rob_uop__27_br_tag == soc2/core/rob/rob_uop__27_br_tag &&
  soc1/core/rob/rob_uop__27_bypassable == soc2/core/rob/rob_uop__27_bypassable &&
  soc1/core/rob/rob_uop__27_csr_addr == soc2/core/rob/rob_uop__27_csr_addr &&
  soc1/core/rob/rob_uop__27_ctrl_br_type == soc2/core/rob/rob_uop__27_ctrl_br_type &&
  soc1/core/rob/rob_uop__27_ctrl_csr_cmd == soc2/core/rob/rob_uop__27_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__27_ctrl_fcn_dw == soc2/core/rob/rob_uop__27_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__27_ctrl_imm_sel == soc2/core/rob/rob_uop__27_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__27_ctrl_is_load == soc2/core/rob/rob_uop__27_ctrl_is_load &&
  soc1/core/rob/rob_uop__27_ctrl_is_sta == soc2/core/rob/rob_uop__27_ctrl_is_sta &&
  soc1/core/rob/rob_uop__27_ctrl_is_std == soc2/core/rob/rob_uop__27_ctrl_is_std &&
  soc1/core/rob/rob_uop__27_ctrl_op1_sel == soc2/core/rob/rob_uop__27_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__27_ctrl_op2_sel == soc2/core/rob/rob_uop__27_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__27_ctrl_op_fcn == soc2/core/rob/rob_uop__27_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__27_debug_fsrc == soc2/core/rob/rob_uop__27_debug_fsrc &&
  soc1/core/rob/rob_uop__27_debug_inst == soc2/core/rob/rob_uop__27_debug_inst &&
  soc1/core/rob/rob_uop__27_debug_pc == soc2/core/rob/rob_uop__27_debug_pc &&
  soc1/core/rob/rob_uop__27_debug_tsrc == soc2/core/rob/rob_uop__27_debug_tsrc &&
  soc1/core/rob/rob_uop__27_dst_rtype == soc2/core/rob/rob_uop__27_dst_rtype &&
  soc1/core/rob/rob_uop__27_edge_inst == soc2/core/rob/rob_uop__27_edge_inst &&
  soc1/core/rob/rob_uop__27_exc_cause == soc2/core/rob/rob_uop__27_exc_cause &&
  soc1/core/rob/rob_uop__27_exception == soc2/core/rob/rob_uop__27_exception &&
  soc1/core/rob/rob_uop__27_flush_on_commit == soc2/core/rob/rob_uop__27_flush_on_commit &&
  soc1/core/rob/rob_uop__27_fp_single == soc2/core/rob/rob_uop__27_fp_single &&
  soc1/core/rob/rob_uop__27_fp_val == soc2/core/rob/rob_uop__27_fp_val &&
  soc1/core/rob/rob_uop__27_frs3_en == soc2/core/rob/rob_uop__27_frs3_en &&
  soc1/core/rob/rob_uop__27_ftq_idx == soc2/core/rob/rob_uop__27_ftq_idx &&
  soc1/core/rob/rob_uop__27_fu_code == soc2/core/rob/rob_uop__27_fu_code &&
  soc1/core/rob/rob_uop__27_imm_packed == soc2/core/rob/rob_uop__27_imm_packed &&
  soc1/core/rob/rob_uop__27_inst == soc2/core/rob/rob_uop__27_inst &&
  soc1/core/rob/rob_uop__27_iq_type == soc2/core/rob/rob_uop__27_iq_type &&
  soc1/core/rob/rob_uop__27_is_amo == soc2/core/rob/rob_uop__27_is_amo &&
  soc1/core/rob/rob_uop__27_is_br == soc2/core/rob/rob_uop__27_is_br &&
  soc1/core/rob/rob_uop__27_is_fence == soc2/core/rob/rob_uop__27_is_fence &&
  soc1/core/rob/rob_uop__27_is_fencei == soc2/core/rob/rob_uop__27_is_fencei &&
  soc1/core/rob/rob_uop__27_is_jal == soc2/core/rob/rob_uop__27_is_jal &&
  soc1/core/rob/rob_uop__27_is_jalr == soc2/core/rob/rob_uop__27_is_jalr &&
  soc1/core/rob/rob_uop__27_is_rvc == soc2/core/rob/rob_uop__27_is_rvc &&
  soc1/core/rob/rob_uop__27_is_sfb == soc2/core/rob/rob_uop__27_is_sfb &&
  soc1/core/rob/rob_uop__27_is_sys_pc2epc == soc2/core/rob/rob_uop__27_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__27_is_unique == soc2/core/rob/rob_uop__27_is_unique &&
  soc1/core/rob/rob_uop__27_iw_p1_poisoned == soc2/core/rob/rob_uop__27_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__27_iw_p2_poisoned == soc2/core/rob/rob_uop__27_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__27_iw_state == soc2/core/rob/rob_uop__27_iw_state &&
  soc1/core/rob/rob_uop__27_ldq_idx == soc2/core/rob/rob_uop__27_ldq_idx &&
  soc1/core/rob/rob_uop__27_ldst == soc2/core/rob/rob_uop__27_ldst &&
  soc1/core/rob/rob_uop__27_ldst_val == soc2/core/rob/rob_uop__27_ldst_val &&
  soc1/core/rob/rob_uop__27_lrs1 == soc2/core/rob/rob_uop__27_lrs1 &&
  soc1/core/rob/rob_uop__27_lrs1_rtype == soc2/core/rob/rob_uop__27_lrs1_rtype &&
  soc1/core/rob/rob_uop__27_lrs2 == soc2/core/rob/rob_uop__27_lrs2 &&
  soc1/core/rob/rob_uop__27_lrs2_rtype == soc2/core/rob/rob_uop__27_lrs2_rtype &&
  soc1/core/rob/rob_uop__27_lrs3 == soc2/core/rob/rob_uop__27_lrs3 &&
  soc1/core/rob/rob_uop__27_mem_cmd == soc2/core/rob/rob_uop__27_mem_cmd &&
  soc1/core/rob/rob_uop__27_mem_signed == soc2/core/rob/rob_uop__27_mem_signed &&
  soc1/core/rob/rob_uop__27_mem_size == soc2/core/rob/rob_uop__27_mem_size &&
  soc1/core/rob/rob_uop__27_pc_lob == soc2/core/rob/rob_uop__27_pc_lob &&
  soc1/core/rob/rob_uop__27_pdst == soc2/core/rob/rob_uop__27_pdst &&
  soc1/core/rob/rob_uop__27_prs1 == soc2/core/rob/rob_uop__27_prs1 &&
  soc1/core/rob/rob_uop__27_prs1_busy == soc2/core/rob/rob_uop__27_prs1_busy &&
  soc1/core/rob/rob_uop__27_prs2 == soc2/core/rob/rob_uop__27_prs2 &&
  soc1/core/rob/rob_uop__27_prs2_busy == soc2/core/rob/rob_uop__27_prs2_busy &&
  soc1/core/rob/rob_uop__27_prs3 == soc2/core/rob/rob_uop__27_prs3 &&
  soc1/core/rob/rob_uop__27_prs3_busy == soc2/core/rob/rob_uop__27_prs3_busy &&
  soc1/core/rob/rob_uop__27_rob_idx == soc2/core/rob/rob_uop__27_rob_idx &&
  soc1/core/rob/rob_uop__27_rxq_idx == soc2/core/rob/rob_uop__27_rxq_idx &&
  soc1/core/rob/rob_uop__27_stale_pdst == soc2/core/rob/rob_uop__27_stale_pdst &&
  soc1/core/rob/rob_uop__27_stq_idx == soc2/core/rob/rob_uop__27_stq_idx &&
  soc1/core/rob/rob_uop__27_taken == soc2/core/rob/rob_uop__27_taken &&
  soc1/core/rob/rob_uop__27_uopc == soc2/core/rob/rob_uop__27_uopc &&
  soc1/core/rob/rob_uop__27_uses_ldq == soc2/core/rob/rob_uop__27_uses_ldq &&
  soc1/core/rob/rob_uop__27_uses_stq == soc2/core/rob/rob_uop__27_uses_stq &&
  soc1/core/rob/rob_uop__27_xcpt_ae_if == soc2/core/rob/rob_uop__27_xcpt_ae_if &&
  soc1/core/rob/rob_uop__27_xcpt_ma_if == soc2/core/rob/rob_uop__27_xcpt_ma_if &&
  soc1/core/rob/rob_uop__27_xcpt_pf_if == soc2/core/rob/rob_uop__27_xcpt_pf_if &&
  soc1/core/rob/rob_uop__28_bp_debug_if == soc2/core/rob/rob_uop__28_bp_debug_if &&
  soc1/core/rob/rob_uop__28_bp_xcpt_if == soc2/core/rob/rob_uop__28_bp_xcpt_if &&
  soc1/core/rob/rob_uop__28_br_mask == soc2/core/rob/rob_uop__28_br_mask &&
  soc1/core/rob/rob_uop__28_br_tag == soc2/core/rob/rob_uop__28_br_tag &&
  soc1/core/rob/rob_uop__28_bypassable == soc2/core/rob/rob_uop__28_bypassable &&
  soc1/core/rob/rob_uop__28_csr_addr == soc2/core/rob/rob_uop__28_csr_addr &&
  soc1/core/rob/rob_uop__28_ctrl_br_type == soc2/core/rob/rob_uop__28_ctrl_br_type &&
  soc1/core/rob/rob_uop__28_ctrl_csr_cmd == soc2/core/rob/rob_uop__28_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__28_ctrl_fcn_dw == soc2/core/rob/rob_uop__28_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__28_ctrl_imm_sel == soc2/core/rob/rob_uop__28_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__28_ctrl_is_load == soc2/core/rob/rob_uop__28_ctrl_is_load &&
  soc1/core/rob/rob_uop__28_ctrl_is_sta == soc2/core/rob/rob_uop__28_ctrl_is_sta &&
  soc1/core/rob/rob_uop__28_ctrl_is_std == soc2/core/rob/rob_uop__28_ctrl_is_std &&
  soc1/core/rob/rob_uop__28_ctrl_op1_sel == soc2/core/rob/rob_uop__28_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__28_ctrl_op2_sel == soc2/core/rob/rob_uop__28_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__28_ctrl_op_fcn == soc2/core/rob/rob_uop__28_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__28_debug_fsrc == soc2/core/rob/rob_uop__28_debug_fsrc &&
  soc1/core/rob/rob_uop__28_debug_inst == soc2/core/rob/rob_uop__28_debug_inst &&
  soc1/core/rob/rob_uop__28_debug_pc == soc2/core/rob/rob_uop__28_debug_pc &&
  soc1/core/rob/rob_uop__28_debug_tsrc == soc2/core/rob/rob_uop__28_debug_tsrc &&
  soc1/core/rob/rob_uop__28_dst_rtype == soc2/core/rob/rob_uop__28_dst_rtype &&
  soc1/core/rob/rob_uop__28_edge_inst == soc2/core/rob/rob_uop__28_edge_inst &&
  soc1/core/rob/rob_uop__28_exc_cause == soc2/core/rob/rob_uop__28_exc_cause &&
  soc1/core/rob/rob_uop__28_exception == soc2/core/rob/rob_uop__28_exception &&
  soc1/core/rob/rob_uop__28_flush_on_commit == soc2/core/rob/rob_uop__28_flush_on_commit &&
  soc1/core/rob/rob_uop__28_fp_single == soc2/core/rob/rob_uop__28_fp_single &&
  soc1/core/rob/rob_uop__28_fp_val == soc2/core/rob/rob_uop__28_fp_val &&
  soc1/core/rob/rob_uop__28_frs3_en == soc2/core/rob/rob_uop__28_frs3_en &&
  soc1/core/rob/rob_uop__28_ftq_idx == soc2/core/rob/rob_uop__28_ftq_idx &&
  soc1/core/rob/rob_uop__28_fu_code == soc2/core/rob/rob_uop__28_fu_code &&
  soc1/core/rob/rob_uop__28_imm_packed == soc2/core/rob/rob_uop__28_imm_packed &&
  soc1/core/rob/rob_uop__28_inst == soc2/core/rob/rob_uop__28_inst &&
  soc1/core/rob/rob_uop__28_iq_type == soc2/core/rob/rob_uop__28_iq_type &&
  soc1/core/rob/rob_uop__28_is_amo == soc2/core/rob/rob_uop__28_is_amo &&
  soc1/core/rob/rob_uop__28_is_br == soc2/core/rob/rob_uop__28_is_br &&
  soc1/core/rob/rob_uop__28_is_fence == soc2/core/rob/rob_uop__28_is_fence &&
  soc1/core/rob/rob_uop__28_is_fencei == soc2/core/rob/rob_uop__28_is_fencei &&
  soc1/core/rob/rob_uop__28_is_jal == soc2/core/rob/rob_uop__28_is_jal &&
  soc1/core/rob/rob_uop__28_is_jalr == soc2/core/rob/rob_uop__28_is_jalr &&
  soc1/core/rob/rob_uop__28_is_rvc == soc2/core/rob/rob_uop__28_is_rvc &&
  soc1/core/rob/rob_uop__28_is_sfb == soc2/core/rob/rob_uop__28_is_sfb &&
  soc1/core/rob/rob_uop__28_is_sys_pc2epc == soc2/core/rob/rob_uop__28_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__28_is_unique == soc2/core/rob/rob_uop__28_is_unique &&
  soc1/core/rob/rob_uop__28_iw_p1_poisoned == soc2/core/rob/rob_uop__28_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__28_iw_p2_poisoned == soc2/core/rob/rob_uop__28_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__28_iw_state == soc2/core/rob/rob_uop__28_iw_state &&
  soc1/core/rob/rob_uop__28_ldq_idx == soc2/core/rob/rob_uop__28_ldq_idx &&
  soc1/core/rob/rob_uop__28_ldst == soc2/core/rob/rob_uop__28_ldst &&
  soc1/core/rob/rob_uop__28_ldst_val == soc2/core/rob/rob_uop__28_ldst_val &&
  soc1/core/rob/rob_uop__28_lrs1 == soc2/core/rob/rob_uop__28_lrs1 &&
  soc1/core/rob/rob_uop__28_lrs1_rtype == soc2/core/rob/rob_uop__28_lrs1_rtype &&
  soc1/core/rob/rob_uop__28_lrs2 == soc2/core/rob/rob_uop__28_lrs2 &&
  soc1/core/rob/rob_uop__28_lrs2_rtype == soc2/core/rob/rob_uop__28_lrs2_rtype &&
  soc1/core/rob/rob_uop__28_lrs3 == soc2/core/rob/rob_uop__28_lrs3 &&
  soc1/core/rob/rob_uop__28_mem_cmd == soc2/core/rob/rob_uop__28_mem_cmd &&
  soc1/core/rob/rob_uop__28_mem_signed == soc2/core/rob/rob_uop__28_mem_signed &&
  soc1/core/rob/rob_uop__28_mem_size == soc2/core/rob/rob_uop__28_mem_size &&
  soc1/core/rob/rob_uop__28_pc_lob == soc2/core/rob/rob_uop__28_pc_lob &&
  soc1/core/rob/rob_uop__28_pdst == soc2/core/rob/rob_uop__28_pdst &&
  soc1/core/rob/rob_uop__28_prs1 == soc2/core/rob/rob_uop__28_prs1 &&
  soc1/core/rob/rob_uop__28_prs1_busy == soc2/core/rob/rob_uop__28_prs1_busy &&
  soc1/core/rob/rob_uop__28_prs2 == soc2/core/rob/rob_uop__28_prs2 &&
  soc1/core/rob/rob_uop__28_prs2_busy == soc2/core/rob/rob_uop__28_prs2_busy &&
  soc1/core/rob/rob_uop__28_prs3 == soc2/core/rob/rob_uop__28_prs3 &&
  soc1/core/rob/rob_uop__28_prs3_busy == soc2/core/rob/rob_uop__28_prs3_busy &&
  soc1/core/rob/rob_uop__28_rob_idx == soc2/core/rob/rob_uop__28_rob_idx &&
  soc1/core/rob/rob_uop__28_rxq_idx == soc2/core/rob/rob_uop__28_rxq_idx &&
  soc1/core/rob/rob_uop__28_stale_pdst == soc2/core/rob/rob_uop__28_stale_pdst &&
  soc1/core/rob/rob_uop__28_stq_idx == soc2/core/rob/rob_uop__28_stq_idx &&
  soc1/core/rob/rob_uop__28_taken == soc2/core/rob/rob_uop__28_taken &&
  soc1/core/rob/rob_uop__28_uopc == soc2/core/rob/rob_uop__28_uopc &&
  soc1/core/rob/rob_uop__28_uses_ldq == soc2/core/rob/rob_uop__28_uses_ldq &&
  soc1/core/rob/rob_uop__28_uses_stq == soc2/core/rob/rob_uop__28_uses_stq &&
  soc1/core/rob/rob_uop__28_xcpt_ae_if == soc2/core/rob/rob_uop__28_xcpt_ae_if &&
  soc1/core/rob/rob_uop__28_xcpt_ma_if == soc2/core/rob/rob_uop__28_xcpt_ma_if &&
  soc1/core/rob/rob_uop__28_xcpt_pf_if == soc2/core/rob/rob_uop__28_xcpt_pf_if &&
  soc1/core/rob/rob_uop__29_bp_debug_if == soc2/core/rob/rob_uop__29_bp_debug_if &&
  soc1/core/rob/rob_uop__29_bp_xcpt_if == soc2/core/rob/rob_uop__29_bp_xcpt_if &&
  soc1/core/rob/rob_uop__29_br_mask == soc2/core/rob/rob_uop__29_br_mask &&
  soc1/core/rob/rob_uop__29_br_tag == soc2/core/rob/rob_uop__29_br_tag &&
  soc1/core/rob/rob_uop__29_bypassable == soc2/core/rob/rob_uop__29_bypassable &&
  soc1/core/rob/rob_uop__29_csr_addr == soc2/core/rob/rob_uop__29_csr_addr &&
  soc1/core/rob/rob_uop__29_ctrl_br_type == soc2/core/rob/rob_uop__29_ctrl_br_type &&
  soc1/core/rob/rob_uop__29_ctrl_csr_cmd == soc2/core/rob/rob_uop__29_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__29_ctrl_fcn_dw == soc2/core/rob/rob_uop__29_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__29_ctrl_imm_sel == soc2/core/rob/rob_uop__29_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__29_ctrl_is_load == soc2/core/rob/rob_uop__29_ctrl_is_load &&
  soc1/core/rob/rob_uop__29_ctrl_is_sta == soc2/core/rob/rob_uop__29_ctrl_is_sta &&
  soc1/core/rob/rob_uop__29_ctrl_is_std == soc2/core/rob/rob_uop__29_ctrl_is_std &&
  soc1/core/rob/rob_uop__29_ctrl_op1_sel == soc2/core/rob/rob_uop__29_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__29_ctrl_op2_sel == soc2/core/rob/rob_uop__29_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__29_ctrl_op_fcn == soc2/core/rob/rob_uop__29_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__29_debug_fsrc == soc2/core/rob/rob_uop__29_debug_fsrc &&
  soc1/core/rob/rob_uop__29_debug_inst == soc2/core/rob/rob_uop__29_debug_inst &&
  soc1/core/rob/rob_uop__29_debug_pc == soc2/core/rob/rob_uop__29_debug_pc &&
  soc1/core/rob/rob_uop__29_debug_tsrc == soc2/core/rob/rob_uop__29_debug_tsrc &&
  soc1/core/rob/rob_uop__29_dst_rtype == soc2/core/rob/rob_uop__29_dst_rtype &&
  soc1/core/rob/rob_uop__29_edge_inst == soc2/core/rob/rob_uop__29_edge_inst &&
  soc1/core/rob/rob_uop__29_exc_cause == soc2/core/rob/rob_uop__29_exc_cause &&
  soc1/core/rob/rob_uop__29_exception == soc2/core/rob/rob_uop__29_exception &&
  soc1/core/rob/rob_uop__29_flush_on_commit == soc2/core/rob/rob_uop__29_flush_on_commit &&
  soc1/core/rob/rob_uop__29_fp_single == soc2/core/rob/rob_uop__29_fp_single &&
  soc1/core/rob/rob_uop__29_fp_val == soc2/core/rob/rob_uop__29_fp_val &&
  soc1/core/rob/rob_uop__29_frs3_en == soc2/core/rob/rob_uop__29_frs3_en &&
  soc1/core/rob/rob_uop__29_ftq_idx == soc2/core/rob/rob_uop__29_ftq_idx &&
  soc1/core/rob/rob_uop__29_fu_code == soc2/core/rob/rob_uop__29_fu_code &&
  soc1/core/rob/rob_uop__29_imm_packed == soc2/core/rob/rob_uop__29_imm_packed &&
  soc1/core/rob/rob_uop__29_inst == soc2/core/rob/rob_uop__29_inst &&
  soc1/core/rob/rob_uop__29_iq_type == soc2/core/rob/rob_uop__29_iq_type &&
  soc1/core/rob/rob_uop__29_is_amo == soc2/core/rob/rob_uop__29_is_amo &&
  soc1/core/rob/rob_uop__29_is_br == soc2/core/rob/rob_uop__29_is_br &&
  soc1/core/rob/rob_uop__29_is_fence == soc2/core/rob/rob_uop__29_is_fence &&
  soc1/core/rob/rob_uop__29_is_fencei == soc2/core/rob/rob_uop__29_is_fencei &&
  soc1/core/rob/rob_uop__29_is_jal == soc2/core/rob/rob_uop__29_is_jal &&
  soc1/core/rob/rob_uop__29_is_jalr == soc2/core/rob/rob_uop__29_is_jalr &&
  soc1/core/rob/rob_uop__29_is_rvc == soc2/core/rob/rob_uop__29_is_rvc &&
  soc1/core/rob/rob_uop__29_is_sfb == soc2/core/rob/rob_uop__29_is_sfb &&
  soc1/core/rob/rob_uop__29_is_sys_pc2epc == soc2/core/rob/rob_uop__29_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__29_is_unique == soc2/core/rob/rob_uop__29_is_unique &&
  soc1/core/rob/rob_uop__29_iw_p1_poisoned == soc2/core/rob/rob_uop__29_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__29_iw_p2_poisoned == soc2/core/rob/rob_uop__29_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__29_iw_state == soc2/core/rob/rob_uop__29_iw_state &&
  soc1/core/rob/rob_uop__29_ldq_idx == soc2/core/rob/rob_uop__29_ldq_idx &&
  soc1/core/rob/rob_uop__29_ldst == soc2/core/rob/rob_uop__29_ldst &&
  soc1/core/rob/rob_uop__29_ldst_val == soc2/core/rob/rob_uop__29_ldst_val &&
  soc1/core/rob/rob_uop__29_lrs1 == soc2/core/rob/rob_uop__29_lrs1 &&
  soc1/core/rob/rob_uop__29_lrs1_rtype == soc2/core/rob/rob_uop__29_lrs1_rtype &&
  soc1/core/rob/rob_uop__29_lrs2 == soc2/core/rob/rob_uop__29_lrs2 &&
  soc1/core/rob/rob_uop__29_lrs2_rtype == soc2/core/rob/rob_uop__29_lrs2_rtype &&
  soc1/core/rob/rob_uop__29_lrs3 == soc2/core/rob/rob_uop__29_lrs3 &&
  soc1/core/rob/rob_uop__29_mem_cmd == soc2/core/rob/rob_uop__29_mem_cmd &&
  soc1/core/rob/rob_uop__29_mem_signed == soc2/core/rob/rob_uop__29_mem_signed &&
  soc1/core/rob/rob_uop__29_mem_size == soc2/core/rob/rob_uop__29_mem_size &&
  soc1/core/rob/rob_uop__29_pc_lob == soc2/core/rob/rob_uop__29_pc_lob &&
  soc1/core/rob/rob_uop__29_pdst == soc2/core/rob/rob_uop__29_pdst &&
  soc1/core/rob/rob_uop__29_prs1 == soc2/core/rob/rob_uop__29_prs1 &&
  soc1/core/rob/rob_uop__29_prs1_busy == soc2/core/rob/rob_uop__29_prs1_busy &&
  soc1/core/rob/rob_uop__29_prs2 == soc2/core/rob/rob_uop__29_prs2 &&
  soc1/core/rob/rob_uop__29_prs2_busy == soc2/core/rob/rob_uop__29_prs2_busy &&
  soc1/core/rob/rob_uop__29_prs3 == soc2/core/rob/rob_uop__29_prs3 &&
  soc1/core/rob/rob_uop__29_prs3_busy == soc2/core/rob/rob_uop__29_prs3_busy &&
  soc1/core/rob/rob_uop__29_rob_idx == soc2/core/rob/rob_uop__29_rob_idx &&
  soc1/core/rob/rob_uop__29_rxq_idx == soc2/core/rob/rob_uop__29_rxq_idx &&
  soc1/core/rob/rob_uop__29_stale_pdst == soc2/core/rob/rob_uop__29_stale_pdst &&
  soc1/core/rob/rob_uop__29_stq_idx == soc2/core/rob/rob_uop__29_stq_idx &&
  soc1/core/rob/rob_uop__29_taken == soc2/core/rob/rob_uop__29_taken &&
  soc1/core/rob/rob_uop__29_uopc == soc2/core/rob/rob_uop__29_uopc &&
  soc1/core/rob/rob_uop__29_uses_ldq == soc2/core/rob/rob_uop__29_uses_ldq &&
  soc1/core/rob/rob_uop__29_uses_stq == soc2/core/rob/rob_uop__29_uses_stq &&
  soc1/core/rob/rob_uop__29_xcpt_ae_if == soc2/core/rob/rob_uop__29_xcpt_ae_if &&
  soc1/core/rob/rob_uop__29_xcpt_ma_if == soc2/core/rob/rob_uop__29_xcpt_ma_if &&
  soc1/core/rob/rob_uop__29_xcpt_pf_if == soc2/core/rob/rob_uop__29_xcpt_pf_if &&
  soc1/core/rob/rob_uop__2_bp_debug_if == soc2/core/rob/rob_uop__2_bp_debug_if &&
  soc1/core/rob/rob_uop__2_bp_xcpt_if == soc2/core/rob/rob_uop__2_bp_xcpt_if &&
  soc1/core/rob/rob_uop__2_br_mask == soc2/core/rob/rob_uop__2_br_mask &&
  soc1/core/rob/rob_uop__2_br_tag == soc2/core/rob/rob_uop__2_br_tag &&
  soc1/core/rob/rob_uop__2_bypassable == soc2/core/rob/rob_uop__2_bypassable &&
  soc1/core/rob/rob_uop__2_csr_addr == soc2/core/rob/rob_uop__2_csr_addr &&
  soc1/core/rob/rob_uop__2_ctrl_br_type == soc2/core/rob/rob_uop__2_ctrl_br_type &&
  soc1/core/rob/rob_uop__2_ctrl_csr_cmd == soc2/core/rob/rob_uop__2_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__2_ctrl_fcn_dw == soc2/core/rob/rob_uop__2_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__2_ctrl_imm_sel == soc2/core/rob/rob_uop__2_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__2_ctrl_is_load == soc2/core/rob/rob_uop__2_ctrl_is_load &&
  soc1/core/rob/rob_uop__2_ctrl_is_sta == soc2/core/rob/rob_uop__2_ctrl_is_sta &&
  soc1/core/rob/rob_uop__2_ctrl_is_std == soc2/core/rob/rob_uop__2_ctrl_is_std &&
  soc1/core/rob/rob_uop__2_ctrl_op1_sel == soc2/core/rob/rob_uop__2_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__2_ctrl_op2_sel == soc2/core/rob/rob_uop__2_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__2_ctrl_op_fcn == soc2/core/rob/rob_uop__2_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__2_debug_fsrc == soc2/core/rob/rob_uop__2_debug_fsrc &&
  soc1/core/rob/rob_uop__2_debug_inst == soc2/core/rob/rob_uop__2_debug_inst &&
  soc1/core/rob/rob_uop__2_debug_pc == soc2/core/rob/rob_uop__2_debug_pc &&
  soc1/core/rob/rob_uop__2_debug_tsrc == soc2/core/rob/rob_uop__2_debug_tsrc &&
  soc1/core/rob/rob_uop__2_dst_rtype == soc2/core/rob/rob_uop__2_dst_rtype &&
  soc1/core/rob/rob_uop__2_edge_inst == soc2/core/rob/rob_uop__2_edge_inst &&
  soc1/core/rob/rob_uop__2_exc_cause == soc2/core/rob/rob_uop__2_exc_cause &&
  soc1/core/rob/rob_uop__2_exception == soc2/core/rob/rob_uop__2_exception &&
  soc1/core/rob/rob_uop__2_flush_on_commit == soc2/core/rob/rob_uop__2_flush_on_commit &&
  soc1/core/rob/rob_uop__2_fp_single == soc2/core/rob/rob_uop__2_fp_single &&
  soc1/core/rob/rob_uop__2_fp_val == soc2/core/rob/rob_uop__2_fp_val &&
  soc1/core/rob/rob_uop__2_frs3_en == soc2/core/rob/rob_uop__2_frs3_en &&
  soc1/core/rob/rob_uop__2_ftq_idx == soc2/core/rob/rob_uop__2_ftq_idx &&
  soc1/core/rob/rob_uop__2_fu_code == soc2/core/rob/rob_uop__2_fu_code &&
  soc1/core/rob/rob_uop__2_imm_packed == soc2/core/rob/rob_uop__2_imm_packed &&
  soc1/core/rob/rob_uop__2_inst == soc2/core/rob/rob_uop__2_inst &&
  soc1/core/rob/rob_uop__2_iq_type == soc2/core/rob/rob_uop__2_iq_type &&
  soc1/core/rob/rob_uop__2_is_amo == soc2/core/rob/rob_uop__2_is_amo &&
  soc1/core/rob/rob_uop__2_is_br == soc2/core/rob/rob_uop__2_is_br &&
  soc1/core/rob/rob_uop__2_is_fence == soc2/core/rob/rob_uop__2_is_fence &&
  soc1/core/rob/rob_uop__2_is_fencei == soc2/core/rob/rob_uop__2_is_fencei &&
  soc1/core/rob/rob_uop__2_is_jal == soc2/core/rob/rob_uop__2_is_jal &&
  soc1/core/rob/rob_uop__2_is_jalr == soc2/core/rob/rob_uop__2_is_jalr &&
  soc1/core/rob/rob_uop__2_is_rvc == soc2/core/rob/rob_uop__2_is_rvc &&
  soc1/core/rob/rob_uop__2_is_sfb == soc2/core/rob/rob_uop__2_is_sfb &&
  soc1/core/rob/rob_uop__2_is_sys_pc2epc == soc2/core/rob/rob_uop__2_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__2_is_unique == soc2/core/rob/rob_uop__2_is_unique &&
  soc1/core/rob/rob_uop__2_iw_p1_poisoned == soc2/core/rob/rob_uop__2_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__2_iw_p2_poisoned == soc2/core/rob/rob_uop__2_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__2_iw_state == soc2/core/rob/rob_uop__2_iw_state &&
  soc1/core/rob/rob_uop__2_ldq_idx == soc2/core/rob/rob_uop__2_ldq_idx &&
  soc1/core/rob/rob_uop__2_ldst == soc2/core/rob/rob_uop__2_ldst &&
  soc1/core/rob/rob_uop__2_ldst_val == soc2/core/rob/rob_uop__2_ldst_val &&
  soc1/core/rob/rob_uop__2_lrs1 == soc2/core/rob/rob_uop__2_lrs1 &&
  soc1/core/rob/rob_uop__2_lrs1_rtype == soc2/core/rob/rob_uop__2_lrs1_rtype &&
  soc1/core/rob/rob_uop__2_lrs2 == soc2/core/rob/rob_uop__2_lrs2 &&
  soc1/core/rob/rob_uop__2_lrs2_rtype == soc2/core/rob/rob_uop__2_lrs2_rtype &&
  soc1/core/rob/rob_uop__2_lrs3 == soc2/core/rob/rob_uop__2_lrs3 &&
  soc1/core/rob/rob_uop__2_mem_cmd == soc2/core/rob/rob_uop__2_mem_cmd &&
  soc1/core/rob/rob_uop__2_mem_signed == soc2/core/rob/rob_uop__2_mem_signed &&
  soc1/core/rob/rob_uop__2_mem_size == soc2/core/rob/rob_uop__2_mem_size &&
  soc1/core/rob/rob_uop__2_pc_lob == soc2/core/rob/rob_uop__2_pc_lob &&
  soc1/core/rob/rob_uop__2_pdst == soc2/core/rob/rob_uop__2_pdst &&
  soc1/core/rob/rob_uop__2_prs1 == soc2/core/rob/rob_uop__2_prs1 &&
  soc1/core/rob/rob_uop__2_prs1_busy == soc2/core/rob/rob_uop__2_prs1_busy &&
  soc1/core/rob/rob_uop__2_prs2 == soc2/core/rob/rob_uop__2_prs2 &&
  soc1/core/rob/rob_uop__2_prs2_busy == soc2/core/rob/rob_uop__2_prs2_busy &&
  soc1/core/rob/rob_uop__2_prs3 == soc2/core/rob/rob_uop__2_prs3 &&
  soc1/core/rob/rob_uop__2_prs3_busy == soc2/core/rob/rob_uop__2_prs3_busy &&
  soc1/core/rob/rob_uop__2_rob_idx == soc2/core/rob/rob_uop__2_rob_idx &&
  soc1/core/rob/rob_uop__2_rxq_idx == soc2/core/rob/rob_uop__2_rxq_idx &&
  soc1/core/rob/rob_uop__2_stale_pdst == soc2/core/rob/rob_uop__2_stale_pdst &&
  soc1/core/rob/rob_uop__2_stq_idx == soc2/core/rob/rob_uop__2_stq_idx &&
  soc1/core/rob/rob_uop__2_taken == soc2/core/rob/rob_uop__2_taken &&
  soc1/core/rob/rob_uop__2_uopc == soc2/core/rob/rob_uop__2_uopc &&
  soc1/core/rob/rob_uop__2_uses_ldq == soc2/core/rob/rob_uop__2_uses_ldq &&
  soc1/core/rob/rob_uop__2_uses_stq == soc2/core/rob/rob_uop__2_uses_stq &&
  soc1/core/rob/rob_uop__2_xcpt_ae_if == soc2/core/rob/rob_uop__2_xcpt_ae_if &&
  soc1/core/rob/rob_uop__2_xcpt_ma_if == soc2/core/rob/rob_uop__2_xcpt_ma_if &&
  soc1/core/rob/rob_uop__2_xcpt_pf_if == soc2/core/rob/rob_uop__2_xcpt_pf_if &&
  soc1/core/rob/rob_uop__30_bp_debug_if == soc2/core/rob/rob_uop__30_bp_debug_if &&
  soc1/core/rob/rob_uop__30_bp_xcpt_if == soc2/core/rob/rob_uop__30_bp_xcpt_if &&
  soc1/core/rob/rob_uop__30_br_mask == soc2/core/rob/rob_uop__30_br_mask &&
  soc1/core/rob/rob_uop__30_br_tag == soc2/core/rob/rob_uop__30_br_tag &&
  soc1/core/rob/rob_uop__30_bypassable == soc2/core/rob/rob_uop__30_bypassable &&
  soc1/core/rob/rob_uop__30_csr_addr == soc2/core/rob/rob_uop__30_csr_addr &&
  soc1/core/rob/rob_uop__30_ctrl_br_type == soc2/core/rob/rob_uop__30_ctrl_br_type &&
  soc1/core/rob/rob_uop__30_ctrl_csr_cmd == soc2/core/rob/rob_uop__30_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__30_ctrl_fcn_dw == soc2/core/rob/rob_uop__30_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__30_ctrl_imm_sel == soc2/core/rob/rob_uop__30_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__30_ctrl_is_load == soc2/core/rob/rob_uop__30_ctrl_is_load &&
  soc1/core/rob/rob_uop__30_ctrl_is_sta == soc2/core/rob/rob_uop__30_ctrl_is_sta &&
  soc1/core/rob/rob_uop__30_ctrl_is_std == soc2/core/rob/rob_uop__30_ctrl_is_std &&
  soc1/core/rob/rob_uop__30_ctrl_op1_sel == soc2/core/rob/rob_uop__30_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__30_ctrl_op2_sel == soc2/core/rob/rob_uop__30_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__30_ctrl_op_fcn == soc2/core/rob/rob_uop__30_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__30_debug_fsrc == soc2/core/rob/rob_uop__30_debug_fsrc &&
  soc1/core/rob/rob_uop__30_debug_inst == soc2/core/rob/rob_uop__30_debug_inst &&
  soc1/core/rob/rob_uop__30_debug_pc == soc2/core/rob/rob_uop__30_debug_pc &&
  soc1/core/rob/rob_uop__30_debug_tsrc == soc2/core/rob/rob_uop__30_debug_tsrc &&
  soc1/core/rob/rob_uop__30_dst_rtype == soc2/core/rob/rob_uop__30_dst_rtype &&
  soc1/core/rob/rob_uop__30_edge_inst == soc2/core/rob/rob_uop__30_edge_inst &&
  soc1/core/rob/rob_uop__30_exc_cause == soc2/core/rob/rob_uop__30_exc_cause &&
  soc1/core/rob/rob_uop__30_exception == soc2/core/rob/rob_uop__30_exception &&
  soc1/core/rob/rob_uop__30_flush_on_commit == soc2/core/rob/rob_uop__30_flush_on_commit &&
  soc1/core/rob/rob_uop__30_fp_single == soc2/core/rob/rob_uop__30_fp_single &&
  soc1/core/rob/rob_uop__30_fp_val == soc2/core/rob/rob_uop__30_fp_val &&
  soc1/core/rob/rob_uop__30_frs3_en == soc2/core/rob/rob_uop__30_frs3_en &&
  soc1/core/rob/rob_uop__30_ftq_idx == soc2/core/rob/rob_uop__30_ftq_idx &&
  soc1/core/rob/rob_uop__30_fu_code == soc2/core/rob/rob_uop__30_fu_code &&
  soc1/core/rob/rob_uop__30_imm_packed == soc2/core/rob/rob_uop__30_imm_packed &&
  soc1/core/rob/rob_uop__30_inst == soc2/core/rob/rob_uop__30_inst &&
  soc1/core/rob/rob_uop__30_iq_type == soc2/core/rob/rob_uop__30_iq_type &&
  soc1/core/rob/rob_uop__30_is_amo == soc2/core/rob/rob_uop__30_is_amo &&
  soc1/core/rob/rob_uop__30_is_br == soc2/core/rob/rob_uop__30_is_br &&
  soc1/core/rob/rob_uop__30_is_fence == soc2/core/rob/rob_uop__30_is_fence &&
  soc1/core/rob/rob_uop__30_is_fencei == soc2/core/rob/rob_uop__30_is_fencei &&
  soc1/core/rob/rob_uop__30_is_jal == soc2/core/rob/rob_uop__30_is_jal &&
  soc1/core/rob/rob_uop__30_is_jalr == soc2/core/rob/rob_uop__30_is_jalr &&
  soc1/core/rob/rob_uop__30_is_rvc == soc2/core/rob/rob_uop__30_is_rvc &&
  soc1/core/rob/rob_uop__30_is_sfb == soc2/core/rob/rob_uop__30_is_sfb &&
  soc1/core/rob/rob_uop__30_is_sys_pc2epc == soc2/core/rob/rob_uop__30_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__30_is_unique == soc2/core/rob/rob_uop__30_is_unique &&
  soc1/core/rob/rob_uop__30_iw_p1_poisoned == soc2/core/rob/rob_uop__30_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__30_iw_p2_poisoned == soc2/core/rob/rob_uop__30_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__30_iw_state == soc2/core/rob/rob_uop__30_iw_state &&
  soc1/core/rob/rob_uop__30_ldq_idx == soc2/core/rob/rob_uop__30_ldq_idx &&
  soc1/core/rob/rob_uop__30_ldst == soc2/core/rob/rob_uop__30_ldst &&
  soc1/core/rob/rob_uop__30_ldst_val == soc2/core/rob/rob_uop__30_ldst_val &&
  soc1/core/rob/rob_uop__30_lrs1 == soc2/core/rob/rob_uop__30_lrs1 &&
  soc1/core/rob/rob_uop__30_lrs1_rtype == soc2/core/rob/rob_uop__30_lrs1_rtype &&
  soc1/core/rob/rob_uop__30_lrs2 == soc2/core/rob/rob_uop__30_lrs2 &&
  soc1/core/rob/rob_uop__30_lrs2_rtype == soc2/core/rob/rob_uop__30_lrs2_rtype &&
  soc1/core/rob/rob_uop__30_lrs3 == soc2/core/rob/rob_uop__30_lrs3 &&
  soc1/core/rob/rob_uop__30_mem_cmd == soc2/core/rob/rob_uop__30_mem_cmd &&
  soc1/core/rob/rob_uop__30_mem_signed == soc2/core/rob/rob_uop__30_mem_signed &&
  soc1/core/rob/rob_uop__30_mem_size == soc2/core/rob/rob_uop__30_mem_size &&
  soc1/core/rob/rob_uop__30_pc_lob == soc2/core/rob/rob_uop__30_pc_lob &&
  soc1/core/rob/rob_uop__30_pdst == soc2/core/rob/rob_uop__30_pdst &&
  soc1/core/rob/rob_uop__30_prs1 == soc2/core/rob/rob_uop__30_prs1 &&
  soc1/core/rob/rob_uop__30_prs1_busy == soc2/core/rob/rob_uop__30_prs1_busy &&
  soc1/core/rob/rob_uop__30_prs2 == soc2/core/rob/rob_uop__30_prs2 &&
  soc1/core/rob/rob_uop__30_prs2_busy == soc2/core/rob/rob_uop__30_prs2_busy &&
  soc1/core/rob/rob_uop__30_prs3 == soc2/core/rob/rob_uop__30_prs3 &&
  soc1/core/rob/rob_uop__30_prs3_busy == soc2/core/rob/rob_uop__30_prs3_busy &&
  soc1/core/rob/rob_uop__30_rob_idx == soc2/core/rob/rob_uop__30_rob_idx &&
  soc1/core/rob/rob_uop__30_rxq_idx == soc2/core/rob/rob_uop__30_rxq_idx &&
  soc1/core/rob/rob_uop__30_stale_pdst == soc2/core/rob/rob_uop__30_stale_pdst &&
  soc1/core/rob/rob_uop__30_stq_idx == soc2/core/rob/rob_uop__30_stq_idx &&
  soc1/core/rob/rob_uop__30_taken == soc2/core/rob/rob_uop__30_taken &&
  soc1/core/rob/rob_uop__30_uopc == soc2/core/rob/rob_uop__30_uopc &&
  soc1/core/rob/rob_uop__30_uses_ldq == soc2/core/rob/rob_uop__30_uses_ldq &&
  soc1/core/rob/rob_uop__30_uses_stq == soc2/core/rob/rob_uop__30_uses_stq &&
  soc1/core/rob/rob_uop__30_xcpt_ae_if == soc2/core/rob/rob_uop__30_xcpt_ae_if &&
  soc1/core/rob/rob_uop__30_xcpt_ma_if == soc2/core/rob/rob_uop__30_xcpt_ma_if &&
  soc1/core/rob/rob_uop__30_xcpt_pf_if == soc2/core/rob/rob_uop__30_xcpt_pf_if &&
  soc1/core/rob/rob_uop__31_bp_debug_if == soc2/core/rob/rob_uop__31_bp_debug_if &&
  soc1/core/rob/rob_uop__31_bp_xcpt_if == soc2/core/rob/rob_uop__31_bp_xcpt_if &&
  soc1/core/rob/rob_uop__31_br_mask == soc2/core/rob/rob_uop__31_br_mask &&
  soc1/core/rob/rob_uop__31_br_tag == soc2/core/rob/rob_uop__31_br_tag &&
  soc1/core/rob/rob_uop__31_bypassable == soc2/core/rob/rob_uop__31_bypassable &&
  soc1/core/rob/rob_uop__31_csr_addr == soc2/core/rob/rob_uop__31_csr_addr &&
  soc1/core/rob/rob_uop__31_ctrl_br_type == soc2/core/rob/rob_uop__31_ctrl_br_type &&
  soc1/core/rob/rob_uop__31_ctrl_csr_cmd == soc2/core/rob/rob_uop__31_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__31_ctrl_fcn_dw == soc2/core/rob/rob_uop__31_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__31_ctrl_imm_sel == soc2/core/rob/rob_uop__31_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__31_ctrl_is_load == soc2/core/rob/rob_uop__31_ctrl_is_load &&
  soc1/core/rob/rob_uop__31_ctrl_is_sta == soc2/core/rob/rob_uop__31_ctrl_is_sta &&
  soc1/core/rob/rob_uop__31_ctrl_is_std == soc2/core/rob/rob_uop__31_ctrl_is_std &&
  soc1/core/rob/rob_uop__31_ctrl_op1_sel == soc2/core/rob/rob_uop__31_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__31_ctrl_op2_sel == soc2/core/rob/rob_uop__31_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__31_ctrl_op_fcn == soc2/core/rob/rob_uop__31_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__31_debug_fsrc == soc2/core/rob/rob_uop__31_debug_fsrc &&
  soc1/core/rob/rob_uop__31_debug_inst == soc2/core/rob/rob_uop__31_debug_inst &&
  soc1/core/rob/rob_uop__31_debug_pc == soc2/core/rob/rob_uop__31_debug_pc &&
  soc1/core/rob/rob_uop__31_debug_tsrc == soc2/core/rob/rob_uop__31_debug_tsrc &&
  soc1/core/rob/rob_uop__31_dst_rtype == soc2/core/rob/rob_uop__31_dst_rtype &&
  soc1/core/rob/rob_uop__31_edge_inst == soc2/core/rob/rob_uop__31_edge_inst &&
  soc1/core/rob/rob_uop__31_exc_cause == soc2/core/rob/rob_uop__31_exc_cause &&
  soc1/core/rob/rob_uop__31_exception == soc2/core/rob/rob_uop__31_exception &&
  soc1/core/rob/rob_uop__31_flush_on_commit == soc2/core/rob/rob_uop__31_flush_on_commit &&
  soc1/core/rob/rob_uop__31_fp_single == soc2/core/rob/rob_uop__31_fp_single &&
  soc1/core/rob/rob_uop__31_fp_val == soc2/core/rob/rob_uop__31_fp_val &&
  soc1/core/rob/rob_uop__31_frs3_en == soc2/core/rob/rob_uop__31_frs3_en &&
  soc1/core/rob/rob_uop__31_ftq_idx == soc2/core/rob/rob_uop__31_ftq_idx &&
  soc1/core/rob/rob_uop__31_fu_code == soc2/core/rob/rob_uop__31_fu_code &&
  soc1/core/rob/rob_uop__31_imm_packed == soc2/core/rob/rob_uop__31_imm_packed &&
  soc1/core/rob/rob_uop__31_inst == soc2/core/rob/rob_uop__31_inst &&
  soc1/core/rob/rob_uop__31_iq_type == soc2/core/rob/rob_uop__31_iq_type &&
  soc1/core/rob/rob_uop__31_is_amo == soc2/core/rob/rob_uop__31_is_amo &&
  soc1/core/rob/rob_uop__31_is_br == soc2/core/rob/rob_uop__31_is_br &&
  soc1/core/rob/rob_uop__31_is_fence == soc2/core/rob/rob_uop__31_is_fence &&
  soc1/core/rob/rob_uop__31_is_fencei == soc2/core/rob/rob_uop__31_is_fencei &&
  soc1/core/rob/rob_uop__31_is_jal == soc2/core/rob/rob_uop__31_is_jal &&
  soc1/core/rob/rob_uop__31_is_jalr == soc2/core/rob/rob_uop__31_is_jalr &&
  soc1/core/rob/rob_uop__31_is_rvc == soc2/core/rob/rob_uop__31_is_rvc &&
  soc1/core/rob/rob_uop__31_is_sfb == soc2/core/rob/rob_uop__31_is_sfb &&
  soc1/core/rob/rob_uop__31_is_sys_pc2epc == soc2/core/rob/rob_uop__31_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__31_is_unique == soc2/core/rob/rob_uop__31_is_unique &&
  soc1/core/rob/rob_uop__31_iw_p1_poisoned == soc2/core/rob/rob_uop__31_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__31_iw_p2_poisoned == soc2/core/rob/rob_uop__31_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__31_iw_state == soc2/core/rob/rob_uop__31_iw_state &&
  soc1/core/rob/rob_uop__31_ldq_idx == soc2/core/rob/rob_uop__31_ldq_idx &&
  soc1/core/rob/rob_uop__31_ldst == soc2/core/rob/rob_uop__31_ldst &&
  soc1/core/rob/rob_uop__31_ldst_val == soc2/core/rob/rob_uop__31_ldst_val &&
  soc1/core/rob/rob_uop__31_lrs1 == soc2/core/rob/rob_uop__31_lrs1 &&
  soc1/core/rob/rob_uop__31_lrs1_rtype == soc2/core/rob/rob_uop__31_lrs1_rtype &&
  soc1/core/rob/rob_uop__31_lrs2 == soc2/core/rob/rob_uop__31_lrs2 &&
  soc1/core/rob/rob_uop__31_lrs2_rtype == soc2/core/rob/rob_uop__31_lrs2_rtype &&
  soc1/core/rob/rob_uop__31_lrs3 == soc2/core/rob/rob_uop__31_lrs3 &&
  soc1/core/rob/rob_uop__31_mem_cmd == soc2/core/rob/rob_uop__31_mem_cmd &&
  soc1/core/rob/rob_uop__31_mem_signed == soc2/core/rob/rob_uop__31_mem_signed &&
  soc1/core/rob/rob_uop__31_mem_size == soc2/core/rob/rob_uop__31_mem_size &&
  soc1/core/rob/rob_uop__31_pc_lob == soc2/core/rob/rob_uop__31_pc_lob &&
  soc1/core/rob/rob_uop__31_pdst == soc2/core/rob/rob_uop__31_pdst &&
  soc1/core/rob/rob_uop__31_prs1 == soc2/core/rob/rob_uop__31_prs1 &&
  soc1/core/rob/rob_uop__31_prs1_busy == soc2/core/rob/rob_uop__31_prs1_busy &&
  soc1/core/rob/rob_uop__31_prs2 == soc2/core/rob/rob_uop__31_prs2 &&
  soc1/core/rob/rob_uop__31_prs2_busy == soc2/core/rob/rob_uop__31_prs2_busy &&
  soc1/core/rob/rob_uop__31_prs3 == soc2/core/rob/rob_uop__31_prs3 &&
  soc1/core/rob/rob_uop__31_prs3_busy == soc2/core/rob/rob_uop__31_prs3_busy &&
  soc1/core/rob/rob_uop__31_rob_idx == soc2/core/rob/rob_uop__31_rob_idx &&
  soc1/core/rob/rob_uop__31_rxq_idx == soc2/core/rob/rob_uop__31_rxq_idx &&
  soc1/core/rob/rob_uop__31_stale_pdst == soc2/core/rob/rob_uop__31_stale_pdst &&
  soc1/core/rob/rob_uop__31_stq_idx == soc2/core/rob/rob_uop__31_stq_idx &&
  soc1/core/rob/rob_uop__31_taken == soc2/core/rob/rob_uop__31_taken &&
  soc1/core/rob/rob_uop__31_uopc == soc2/core/rob/rob_uop__31_uopc &&
  soc1/core/rob/rob_uop__31_uses_ldq == soc2/core/rob/rob_uop__31_uses_ldq &&
  soc1/core/rob/rob_uop__31_uses_stq == soc2/core/rob/rob_uop__31_uses_stq &&
  soc1/core/rob/rob_uop__31_xcpt_ae_if == soc2/core/rob/rob_uop__31_xcpt_ae_if &&
  soc1/core/rob/rob_uop__31_xcpt_ma_if == soc2/core/rob/rob_uop__31_xcpt_ma_if &&
  soc1/core/rob/rob_uop__31_xcpt_pf_if == soc2/core/rob/rob_uop__31_xcpt_pf_if &&
  soc1/core/rob/rob_uop__3_bp_debug_if == soc2/core/rob/rob_uop__3_bp_debug_if &&
  soc1/core/rob/rob_uop__3_bp_xcpt_if == soc2/core/rob/rob_uop__3_bp_xcpt_if &&
  soc1/core/rob/rob_uop__3_br_mask == soc2/core/rob/rob_uop__3_br_mask &&
  soc1/core/rob/rob_uop__3_br_tag == soc2/core/rob/rob_uop__3_br_tag &&
  soc1/core/rob/rob_uop__3_bypassable == soc2/core/rob/rob_uop__3_bypassable &&
  soc1/core/rob/rob_uop__3_csr_addr == soc2/core/rob/rob_uop__3_csr_addr &&
  soc1/core/rob/rob_uop__3_ctrl_br_type == soc2/core/rob/rob_uop__3_ctrl_br_type &&
  soc1/core/rob/rob_uop__3_ctrl_csr_cmd == soc2/core/rob/rob_uop__3_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__3_ctrl_fcn_dw == soc2/core/rob/rob_uop__3_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__3_ctrl_imm_sel == soc2/core/rob/rob_uop__3_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__3_ctrl_is_load == soc2/core/rob/rob_uop__3_ctrl_is_load &&
  soc1/core/rob/rob_uop__3_ctrl_is_sta == soc2/core/rob/rob_uop__3_ctrl_is_sta &&
  soc1/core/rob/rob_uop__3_ctrl_is_std == soc2/core/rob/rob_uop__3_ctrl_is_std &&
  soc1/core/rob/rob_uop__3_ctrl_op1_sel == soc2/core/rob/rob_uop__3_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__3_ctrl_op2_sel == soc2/core/rob/rob_uop__3_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__3_ctrl_op_fcn == soc2/core/rob/rob_uop__3_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__3_debug_fsrc == soc2/core/rob/rob_uop__3_debug_fsrc &&
  soc1/core/rob/rob_uop__3_debug_inst == soc2/core/rob/rob_uop__3_debug_inst &&
  soc1/core/rob/rob_uop__3_debug_pc == soc2/core/rob/rob_uop__3_debug_pc &&
  soc1/core/rob/rob_uop__3_debug_tsrc == soc2/core/rob/rob_uop__3_debug_tsrc &&
  soc1/core/rob/rob_uop__3_dst_rtype == soc2/core/rob/rob_uop__3_dst_rtype &&
  soc1/core/rob/rob_uop__3_edge_inst == soc2/core/rob/rob_uop__3_edge_inst &&
  soc1/core/rob/rob_uop__3_exc_cause == soc2/core/rob/rob_uop__3_exc_cause &&
  soc1/core/rob/rob_uop__3_exception == soc2/core/rob/rob_uop__3_exception &&
  soc1/core/rob/rob_uop__3_flush_on_commit == soc2/core/rob/rob_uop__3_flush_on_commit &&
  soc1/core/rob/rob_uop__3_fp_single == soc2/core/rob/rob_uop__3_fp_single &&
  soc1/core/rob/rob_uop__3_fp_val == soc2/core/rob/rob_uop__3_fp_val &&
  soc1/core/rob/rob_uop__3_frs3_en == soc2/core/rob/rob_uop__3_frs3_en &&
  soc1/core/rob/rob_uop__3_ftq_idx == soc2/core/rob/rob_uop__3_ftq_idx &&
  soc1/core/rob/rob_uop__3_fu_code == soc2/core/rob/rob_uop__3_fu_code &&
  soc1/core/rob/rob_uop__3_imm_packed == soc2/core/rob/rob_uop__3_imm_packed &&
  soc1/core/rob/rob_uop__3_inst == soc2/core/rob/rob_uop__3_inst &&
  soc1/core/rob/rob_uop__3_iq_type == soc2/core/rob/rob_uop__3_iq_type &&
  soc1/core/rob/rob_uop__3_is_amo == soc2/core/rob/rob_uop__3_is_amo &&
  soc1/core/rob/rob_uop__3_is_br == soc2/core/rob/rob_uop__3_is_br &&
  soc1/core/rob/rob_uop__3_is_fence == soc2/core/rob/rob_uop__3_is_fence &&
  soc1/core/rob/rob_uop__3_is_fencei == soc2/core/rob/rob_uop__3_is_fencei &&
  soc1/core/rob/rob_uop__3_is_jal == soc2/core/rob/rob_uop__3_is_jal &&
  soc1/core/rob/rob_uop__3_is_jalr == soc2/core/rob/rob_uop__3_is_jalr &&
  soc1/core/rob/rob_uop__3_is_rvc == soc2/core/rob/rob_uop__3_is_rvc &&
  soc1/core/rob/rob_uop__3_is_sfb == soc2/core/rob/rob_uop__3_is_sfb &&
  soc1/core/rob/rob_uop__3_is_sys_pc2epc == soc2/core/rob/rob_uop__3_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__3_is_unique == soc2/core/rob/rob_uop__3_is_unique &&
  soc1/core/rob/rob_uop__3_iw_p1_poisoned == soc2/core/rob/rob_uop__3_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__3_iw_p2_poisoned == soc2/core/rob/rob_uop__3_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__3_iw_state == soc2/core/rob/rob_uop__3_iw_state &&
  soc1/core/rob/rob_uop__3_ldq_idx == soc2/core/rob/rob_uop__3_ldq_idx &&
  soc1/core/rob/rob_uop__3_ldst == soc2/core/rob/rob_uop__3_ldst &&
  soc1/core/rob/rob_uop__3_ldst_val == soc2/core/rob/rob_uop__3_ldst_val &&
  soc1/core/rob/rob_uop__3_lrs1 == soc2/core/rob/rob_uop__3_lrs1 &&
  soc1/core/rob/rob_uop__3_lrs1_rtype == soc2/core/rob/rob_uop__3_lrs1_rtype &&
  soc1/core/rob/rob_uop__3_lrs2 == soc2/core/rob/rob_uop__3_lrs2 &&
  soc1/core/rob/rob_uop__3_lrs2_rtype == soc2/core/rob/rob_uop__3_lrs2_rtype &&
  soc1/core/rob/rob_uop__3_lrs3 == soc2/core/rob/rob_uop__3_lrs3 &&
  soc1/core/rob/rob_uop__3_mem_cmd == soc2/core/rob/rob_uop__3_mem_cmd &&
  soc1/core/rob/rob_uop__3_mem_signed == soc2/core/rob/rob_uop__3_mem_signed &&
  soc1/core/rob/rob_uop__3_mem_size == soc2/core/rob/rob_uop__3_mem_size &&
  soc1/core/rob/rob_uop__3_pc_lob == soc2/core/rob/rob_uop__3_pc_lob &&
  soc1/core/rob/rob_uop__3_pdst == soc2/core/rob/rob_uop__3_pdst &&
  soc1/core/rob/rob_uop__3_prs1 == soc2/core/rob/rob_uop__3_prs1 &&
  soc1/core/rob/rob_uop__3_prs1_busy == soc2/core/rob/rob_uop__3_prs1_busy &&
  soc1/core/rob/rob_uop__3_prs2 == soc2/core/rob/rob_uop__3_prs2 &&
  soc1/core/rob/rob_uop__3_prs2_busy == soc2/core/rob/rob_uop__3_prs2_busy &&
  soc1/core/rob/rob_uop__3_prs3 == soc2/core/rob/rob_uop__3_prs3 &&
  soc1/core/rob/rob_uop__3_prs3_busy == soc2/core/rob/rob_uop__3_prs3_busy &&
  soc1/core/rob/rob_uop__3_rob_idx == soc2/core/rob/rob_uop__3_rob_idx &&
  soc1/core/rob/rob_uop__3_rxq_idx == soc2/core/rob/rob_uop__3_rxq_idx &&
  soc1/core/rob/rob_uop__3_stale_pdst == soc2/core/rob/rob_uop__3_stale_pdst &&
  soc1/core/rob/rob_uop__3_stq_idx == soc2/core/rob/rob_uop__3_stq_idx &&
  soc1/core/rob/rob_uop__3_taken == soc2/core/rob/rob_uop__3_taken &&
  soc1/core/rob/rob_uop__3_uopc == soc2/core/rob/rob_uop__3_uopc &&
  soc1/core/rob/rob_uop__3_uses_ldq == soc2/core/rob/rob_uop__3_uses_ldq &&
  soc1/core/rob/rob_uop__3_uses_stq == soc2/core/rob/rob_uop__3_uses_stq &&
  soc1/core/rob/rob_uop__3_xcpt_ae_if == soc2/core/rob/rob_uop__3_xcpt_ae_if &&
  soc1/core/rob/rob_uop__3_xcpt_ma_if == soc2/core/rob/rob_uop__3_xcpt_ma_if &&
  soc1/core/rob/rob_uop__3_xcpt_pf_if == soc2/core/rob/rob_uop__3_xcpt_pf_if &&
  soc1/core/rob/rob_uop__4_bp_debug_if == soc2/core/rob/rob_uop__4_bp_debug_if &&
  soc1/core/rob/rob_uop__4_bp_xcpt_if == soc2/core/rob/rob_uop__4_bp_xcpt_if &&
  soc1/core/rob/rob_uop__4_br_mask == soc2/core/rob/rob_uop__4_br_mask &&
  soc1/core/rob/rob_uop__4_br_tag == soc2/core/rob/rob_uop__4_br_tag &&
  soc1/core/rob/rob_uop__4_bypassable == soc2/core/rob/rob_uop__4_bypassable &&
  soc1/core/rob/rob_uop__4_csr_addr == soc2/core/rob/rob_uop__4_csr_addr &&
  soc1/core/rob/rob_uop__4_ctrl_br_type == soc2/core/rob/rob_uop__4_ctrl_br_type &&
  soc1/core/rob/rob_uop__4_ctrl_csr_cmd == soc2/core/rob/rob_uop__4_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__4_ctrl_fcn_dw == soc2/core/rob/rob_uop__4_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__4_ctrl_imm_sel == soc2/core/rob/rob_uop__4_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__4_ctrl_is_load == soc2/core/rob/rob_uop__4_ctrl_is_load &&
  soc1/core/rob/rob_uop__4_ctrl_is_sta == soc2/core/rob/rob_uop__4_ctrl_is_sta &&
  soc1/core/rob/rob_uop__4_ctrl_is_std == soc2/core/rob/rob_uop__4_ctrl_is_std &&
  soc1/core/rob/rob_uop__4_ctrl_op1_sel == soc2/core/rob/rob_uop__4_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__4_ctrl_op2_sel == soc2/core/rob/rob_uop__4_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__4_ctrl_op_fcn == soc2/core/rob/rob_uop__4_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__4_debug_fsrc == soc2/core/rob/rob_uop__4_debug_fsrc &&
  soc1/core/rob/rob_uop__4_debug_inst == soc2/core/rob/rob_uop__4_debug_inst &&
  soc1/core/rob/rob_uop__4_debug_pc == soc2/core/rob/rob_uop__4_debug_pc &&
  soc1/core/rob/rob_uop__4_debug_tsrc == soc2/core/rob/rob_uop__4_debug_tsrc &&
  soc1/core/rob/rob_uop__4_dst_rtype == soc2/core/rob/rob_uop__4_dst_rtype &&
  soc1/core/rob/rob_uop__4_edge_inst == soc2/core/rob/rob_uop__4_edge_inst &&
  soc1/core/rob/rob_uop__4_exc_cause == soc2/core/rob/rob_uop__4_exc_cause &&
  soc1/core/rob/rob_uop__4_exception == soc2/core/rob/rob_uop__4_exception &&
  soc1/core/rob/rob_uop__4_flush_on_commit == soc2/core/rob/rob_uop__4_flush_on_commit &&
  soc1/core/rob/rob_uop__4_fp_single == soc2/core/rob/rob_uop__4_fp_single &&
  soc1/core/rob/rob_uop__4_fp_val == soc2/core/rob/rob_uop__4_fp_val &&
  soc1/core/rob/rob_uop__4_frs3_en == soc2/core/rob/rob_uop__4_frs3_en &&
  soc1/core/rob/rob_uop__4_ftq_idx == soc2/core/rob/rob_uop__4_ftq_idx &&
  soc1/core/rob/rob_uop__4_fu_code == soc2/core/rob/rob_uop__4_fu_code &&
  soc1/core/rob/rob_uop__4_imm_packed == soc2/core/rob/rob_uop__4_imm_packed &&
  soc1/core/rob/rob_uop__4_inst == soc2/core/rob/rob_uop__4_inst &&
  soc1/core/rob/rob_uop__4_iq_type == soc2/core/rob/rob_uop__4_iq_type &&
  soc1/core/rob/rob_uop__4_is_amo == soc2/core/rob/rob_uop__4_is_amo &&
  soc1/core/rob/rob_uop__4_is_br == soc2/core/rob/rob_uop__4_is_br &&
  soc1/core/rob/rob_uop__4_is_fence == soc2/core/rob/rob_uop__4_is_fence &&
  soc1/core/rob/rob_uop__4_is_fencei == soc2/core/rob/rob_uop__4_is_fencei &&
  soc1/core/rob/rob_uop__4_is_jal == soc2/core/rob/rob_uop__4_is_jal &&
  soc1/core/rob/rob_uop__4_is_jalr == soc2/core/rob/rob_uop__4_is_jalr &&
  soc1/core/rob/rob_uop__4_is_rvc == soc2/core/rob/rob_uop__4_is_rvc &&
  soc1/core/rob/rob_uop__4_is_sfb == soc2/core/rob/rob_uop__4_is_sfb &&
  soc1/core/rob/rob_uop__4_is_sys_pc2epc == soc2/core/rob/rob_uop__4_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__4_is_unique == soc2/core/rob/rob_uop__4_is_unique &&
  soc1/core/rob/rob_uop__4_iw_p1_poisoned == soc2/core/rob/rob_uop__4_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__4_iw_p2_poisoned == soc2/core/rob/rob_uop__4_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__4_iw_state == soc2/core/rob/rob_uop__4_iw_state &&
  soc1/core/rob/rob_uop__4_ldq_idx == soc2/core/rob/rob_uop__4_ldq_idx &&
  soc1/core/rob/rob_uop__4_ldst == soc2/core/rob/rob_uop__4_ldst &&
  soc1/core/rob/rob_uop__4_ldst_val == soc2/core/rob/rob_uop__4_ldst_val &&
  soc1/core/rob/rob_uop__4_lrs1 == soc2/core/rob/rob_uop__4_lrs1 &&
  soc1/core/rob/rob_uop__4_lrs1_rtype == soc2/core/rob/rob_uop__4_lrs1_rtype &&
  soc1/core/rob/rob_uop__4_lrs2 == soc2/core/rob/rob_uop__4_lrs2 &&
  soc1/core/rob/rob_uop__4_lrs2_rtype == soc2/core/rob/rob_uop__4_lrs2_rtype &&
  soc1/core/rob/rob_uop__4_lrs3 == soc2/core/rob/rob_uop__4_lrs3 &&
  soc1/core/rob/rob_uop__4_mem_cmd == soc2/core/rob/rob_uop__4_mem_cmd &&
  soc1/core/rob/rob_uop__4_mem_signed == soc2/core/rob/rob_uop__4_mem_signed &&
  soc1/core/rob/rob_uop__4_mem_size == soc2/core/rob/rob_uop__4_mem_size &&
  soc1/core/rob/rob_uop__4_pc_lob == soc2/core/rob/rob_uop__4_pc_lob &&
  soc1/core/rob/rob_uop__4_pdst == soc2/core/rob/rob_uop__4_pdst &&
  soc1/core/rob/rob_uop__4_prs1 == soc2/core/rob/rob_uop__4_prs1 &&
  soc1/core/rob/rob_uop__4_prs1_busy == soc2/core/rob/rob_uop__4_prs1_busy &&
  soc1/core/rob/rob_uop__4_prs2 == soc2/core/rob/rob_uop__4_prs2 &&
  soc1/core/rob/rob_uop__4_prs2_busy == soc2/core/rob/rob_uop__4_prs2_busy &&
  soc1/core/rob/rob_uop__4_prs3 == soc2/core/rob/rob_uop__4_prs3 &&
  soc1/core/rob/rob_uop__4_prs3_busy == soc2/core/rob/rob_uop__4_prs3_busy &&
  soc1/core/rob/rob_uop__4_rob_idx == soc2/core/rob/rob_uop__4_rob_idx &&
  soc1/core/rob/rob_uop__4_rxq_idx == soc2/core/rob/rob_uop__4_rxq_idx &&
  soc1/core/rob/rob_uop__4_stale_pdst == soc2/core/rob/rob_uop__4_stale_pdst &&
  soc1/core/rob/rob_uop__4_stq_idx == soc2/core/rob/rob_uop__4_stq_idx &&
  soc1/core/rob/rob_uop__4_taken == soc2/core/rob/rob_uop__4_taken &&
  soc1/core/rob/rob_uop__4_uopc == soc2/core/rob/rob_uop__4_uopc &&
  soc1/core/rob/rob_uop__4_uses_ldq == soc2/core/rob/rob_uop__4_uses_ldq &&
  soc1/core/rob/rob_uop__4_uses_stq == soc2/core/rob/rob_uop__4_uses_stq &&
  soc1/core/rob/rob_uop__4_xcpt_ae_if == soc2/core/rob/rob_uop__4_xcpt_ae_if &&
  soc1/core/rob/rob_uop__4_xcpt_ma_if == soc2/core/rob/rob_uop__4_xcpt_ma_if &&
  soc1/core/rob/rob_uop__4_xcpt_pf_if == soc2/core/rob/rob_uop__4_xcpt_pf_if &&
  soc1/core/rob/rob_uop__5_bp_debug_if == soc2/core/rob/rob_uop__5_bp_debug_if &&
  soc1/core/rob/rob_uop__5_bp_xcpt_if == soc2/core/rob/rob_uop__5_bp_xcpt_if &&
  soc1/core/rob/rob_uop__5_br_mask == soc2/core/rob/rob_uop__5_br_mask &&
  soc1/core/rob/rob_uop__5_br_tag == soc2/core/rob/rob_uop__5_br_tag &&
  soc1/core/rob/rob_uop__5_bypassable == soc2/core/rob/rob_uop__5_bypassable &&
  soc1/core/rob/rob_uop__5_csr_addr == soc2/core/rob/rob_uop__5_csr_addr &&
  soc1/core/rob/rob_uop__5_ctrl_br_type == soc2/core/rob/rob_uop__5_ctrl_br_type &&
  soc1/core/rob/rob_uop__5_ctrl_csr_cmd == soc2/core/rob/rob_uop__5_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__5_ctrl_fcn_dw == soc2/core/rob/rob_uop__5_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__5_ctrl_imm_sel == soc2/core/rob/rob_uop__5_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__5_ctrl_is_load == soc2/core/rob/rob_uop__5_ctrl_is_load &&
  soc1/core/rob/rob_uop__5_ctrl_is_sta == soc2/core/rob/rob_uop__5_ctrl_is_sta &&
  soc1/core/rob/rob_uop__5_ctrl_is_std == soc2/core/rob/rob_uop__5_ctrl_is_std &&
  soc1/core/rob/rob_uop__5_ctrl_op1_sel == soc2/core/rob/rob_uop__5_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__5_ctrl_op2_sel == soc2/core/rob/rob_uop__5_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__5_ctrl_op_fcn == soc2/core/rob/rob_uop__5_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__5_debug_fsrc == soc2/core/rob/rob_uop__5_debug_fsrc &&
  soc1/core/rob/rob_uop__5_debug_inst == soc2/core/rob/rob_uop__5_debug_inst &&
  soc1/core/rob/rob_uop__5_debug_pc == soc2/core/rob/rob_uop__5_debug_pc &&
  soc1/core/rob/rob_uop__5_debug_tsrc == soc2/core/rob/rob_uop__5_debug_tsrc &&
  soc1/core/rob/rob_uop__5_dst_rtype == soc2/core/rob/rob_uop__5_dst_rtype &&
  soc1/core/rob/rob_uop__5_edge_inst == soc2/core/rob/rob_uop__5_edge_inst &&
  soc1/core/rob/rob_uop__5_exc_cause == soc2/core/rob/rob_uop__5_exc_cause &&
  soc1/core/rob/rob_uop__5_exception == soc2/core/rob/rob_uop__5_exception &&
  soc1/core/rob/rob_uop__5_flush_on_commit == soc2/core/rob/rob_uop__5_flush_on_commit &&
  soc1/core/rob/rob_uop__5_fp_single == soc2/core/rob/rob_uop__5_fp_single &&
  soc1/core/rob/rob_uop__5_fp_val == soc2/core/rob/rob_uop__5_fp_val &&
  soc1/core/rob/rob_uop__5_frs3_en == soc2/core/rob/rob_uop__5_frs3_en &&
  soc1/core/rob/rob_uop__5_ftq_idx == soc2/core/rob/rob_uop__5_ftq_idx &&
  soc1/core/rob/rob_uop__5_fu_code == soc2/core/rob/rob_uop__5_fu_code &&
  soc1/core/rob/rob_uop__5_imm_packed == soc2/core/rob/rob_uop__5_imm_packed &&
  soc1/core/rob/rob_uop__5_inst == soc2/core/rob/rob_uop__5_inst &&
  soc1/core/rob/rob_uop__5_iq_type == soc2/core/rob/rob_uop__5_iq_type &&
  soc1/core/rob/rob_uop__5_is_amo == soc2/core/rob/rob_uop__5_is_amo &&
  soc1/core/rob/rob_uop__5_is_br == soc2/core/rob/rob_uop__5_is_br &&
  soc1/core/rob/rob_uop__5_is_fence == soc2/core/rob/rob_uop__5_is_fence &&
  soc1/core/rob/rob_uop__5_is_fencei == soc2/core/rob/rob_uop__5_is_fencei &&
  soc1/core/rob/rob_uop__5_is_jal == soc2/core/rob/rob_uop__5_is_jal &&
  soc1/core/rob/rob_uop__5_is_jalr == soc2/core/rob/rob_uop__5_is_jalr &&
  soc1/core/rob/rob_uop__5_is_rvc == soc2/core/rob/rob_uop__5_is_rvc &&
  soc1/core/rob/rob_uop__5_is_sfb == soc2/core/rob/rob_uop__5_is_sfb &&
  soc1/core/rob/rob_uop__5_is_sys_pc2epc == soc2/core/rob/rob_uop__5_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__5_is_unique == soc2/core/rob/rob_uop__5_is_unique &&
  soc1/core/rob/rob_uop__5_iw_p1_poisoned == soc2/core/rob/rob_uop__5_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__5_iw_p2_poisoned == soc2/core/rob/rob_uop__5_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__5_iw_state == soc2/core/rob/rob_uop__5_iw_state &&
  soc1/core/rob/rob_uop__5_ldq_idx == soc2/core/rob/rob_uop__5_ldq_idx &&
  soc1/core/rob/rob_uop__5_ldst == soc2/core/rob/rob_uop__5_ldst &&
  soc1/core/rob/rob_uop__5_ldst_val == soc2/core/rob/rob_uop__5_ldst_val &&
  soc1/core/rob/rob_uop__5_lrs1 == soc2/core/rob/rob_uop__5_lrs1 &&
  soc1/core/rob/rob_uop__5_lrs1_rtype == soc2/core/rob/rob_uop__5_lrs1_rtype &&
  soc1/core/rob/rob_uop__5_lrs2 == soc2/core/rob/rob_uop__5_lrs2 &&
  soc1/core/rob/rob_uop__5_lrs2_rtype == soc2/core/rob/rob_uop__5_lrs2_rtype &&
  soc1/core/rob/rob_uop__5_lrs3 == soc2/core/rob/rob_uop__5_lrs3 &&
  soc1/core/rob/rob_uop__5_mem_cmd == soc2/core/rob/rob_uop__5_mem_cmd &&
  soc1/core/rob/rob_uop__5_mem_signed == soc2/core/rob/rob_uop__5_mem_signed &&
  soc1/core/rob/rob_uop__5_mem_size == soc2/core/rob/rob_uop__5_mem_size &&
  soc1/core/rob/rob_uop__5_pc_lob == soc2/core/rob/rob_uop__5_pc_lob &&
  soc1/core/rob/rob_uop__5_pdst == soc2/core/rob/rob_uop__5_pdst &&
  soc1/core/rob/rob_uop__5_prs1 == soc2/core/rob/rob_uop__5_prs1 &&
  soc1/core/rob/rob_uop__5_prs1_busy == soc2/core/rob/rob_uop__5_prs1_busy &&
  soc1/core/rob/rob_uop__5_prs2 == soc2/core/rob/rob_uop__5_prs2 &&
  soc1/core/rob/rob_uop__5_prs2_busy == soc2/core/rob/rob_uop__5_prs2_busy &&
  soc1/core/rob/rob_uop__5_prs3 == soc2/core/rob/rob_uop__5_prs3 &&
  soc1/core/rob/rob_uop__5_prs3_busy == soc2/core/rob/rob_uop__5_prs3_busy &&
  soc1/core/rob/rob_uop__5_rob_idx == soc2/core/rob/rob_uop__5_rob_idx &&
  soc1/core/rob/rob_uop__5_rxq_idx == soc2/core/rob/rob_uop__5_rxq_idx &&
  soc1/core/rob/rob_uop__5_stale_pdst == soc2/core/rob/rob_uop__5_stale_pdst &&
  soc1/core/rob/rob_uop__5_stq_idx == soc2/core/rob/rob_uop__5_stq_idx &&
  soc1/core/rob/rob_uop__5_taken == soc2/core/rob/rob_uop__5_taken &&
  soc1/core/rob/rob_uop__5_uopc == soc2/core/rob/rob_uop__5_uopc &&
  soc1/core/rob/rob_uop__5_uses_ldq == soc2/core/rob/rob_uop__5_uses_ldq &&
  soc1/core/rob/rob_uop__5_uses_stq == soc2/core/rob/rob_uop__5_uses_stq &&
  soc1/core/rob/rob_uop__5_xcpt_ae_if == soc2/core/rob/rob_uop__5_xcpt_ae_if &&
  soc1/core/rob/rob_uop__5_xcpt_ma_if == soc2/core/rob/rob_uop__5_xcpt_ma_if &&
  soc1/core/rob/rob_uop__5_xcpt_pf_if == soc2/core/rob/rob_uop__5_xcpt_pf_if &&
  soc1/core/rob/rob_uop__6_bp_debug_if == soc2/core/rob/rob_uop__6_bp_debug_if &&
  soc1/core/rob/rob_uop__6_bp_xcpt_if == soc2/core/rob/rob_uop__6_bp_xcpt_if &&
  soc1/core/rob/rob_uop__6_br_mask == soc2/core/rob/rob_uop__6_br_mask &&
  soc1/core/rob/rob_uop__6_br_tag == soc2/core/rob/rob_uop__6_br_tag &&
  soc1/core/rob/rob_uop__6_bypassable == soc2/core/rob/rob_uop__6_bypassable &&
  soc1/core/rob/rob_uop__6_csr_addr == soc2/core/rob/rob_uop__6_csr_addr &&
  soc1/core/rob/rob_uop__6_ctrl_br_type == soc2/core/rob/rob_uop__6_ctrl_br_type &&
  soc1/core/rob/rob_uop__6_ctrl_csr_cmd == soc2/core/rob/rob_uop__6_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__6_ctrl_fcn_dw == soc2/core/rob/rob_uop__6_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__6_ctrl_imm_sel == soc2/core/rob/rob_uop__6_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__6_ctrl_is_load == soc2/core/rob/rob_uop__6_ctrl_is_load &&
  soc1/core/rob/rob_uop__6_ctrl_is_sta == soc2/core/rob/rob_uop__6_ctrl_is_sta &&
  soc1/core/rob/rob_uop__6_ctrl_is_std == soc2/core/rob/rob_uop__6_ctrl_is_std &&
  soc1/core/rob/rob_uop__6_ctrl_op1_sel == soc2/core/rob/rob_uop__6_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__6_ctrl_op2_sel == soc2/core/rob/rob_uop__6_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__6_ctrl_op_fcn == soc2/core/rob/rob_uop__6_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__6_debug_fsrc == soc2/core/rob/rob_uop__6_debug_fsrc &&
  soc1/core/rob/rob_uop__6_debug_inst == soc2/core/rob/rob_uop__6_debug_inst &&
  soc1/core/rob/rob_uop__6_debug_pc == soc2/core/rob/rob_uop__6_debug_pc &&
  soc1/core/rob/rob_uop__6_debug_tsrc == soc2/core/rob/rob_uop__6_debug_tsrc &&
  soc1/core/rob/rob_uop__6_dst_rtype == soc2/core/rob/rob_uop__6_dst_rtype &&
  soc1/core/rob/rob_uop__6_edge_inst == soc2/core/rob/rob_uop__6_edge_inst &&
  soc1/core/rob/rob_uop__6_exc_cause == soc2/core/rob/rob_uop__6_exc_cause &&
  soc1/core/rob/rob_uop__6_exception == soc2/core/rob/rob_uop__6_exception &&
  soc1/core/rob/rob_uop__6_flush_on_commit == soc2/core/rob/rob_uop__6_flush_on_commit &&
  soc1/core/rob/rob_uop__6_fp_single == soc2/core/rob/rob_uop__6_fp_single &&
  soc1/core/rob/rob_uop__6_fp_val == soc2/core/rob/rob_uop__6_fp_val &&
  soc1/core/rob/rob_uop__6_frs3_en == soc2/core/rob/rob_uop__6_frs3_en &&
  soc1/core/rob/rob_uop__6_ftq_idx == soc2/core/rob/rob_uop__6_ftq_idx &&
  soc1/core/rob/rob_uop__6_fu_code == soc2/core/rob/rob_uop__6_fu_code &&
  soc1/core/rob/rob_uop__6_imm_packed == soc2/core/rob/rob_uop__6_imm_packed &&
  soc1/core/rob/rob_uop__6_inst == soc2/core/rob/rob_uop__6_inst &&
  soc1/core/rob/rob_uop__6_iq_type == soc2/core/rob/rob_uop__6_iq_type &&
  soc1/core/rob/rob_uop__6_is_amo == soc2/core/rob/rob_uop__6_is_amo &&
  soc1/core/rob/rob_uop__6_is_br == soc2/core/rob/rob_uop__6_is_br &&
  soc1/core/rob/rob_uop__6_is_fence == soc2/core/rob/rob_uop__6_is_fence &&
  soc1/core/rob/rob_uop__6_is_fencei == soc2/core/rob/rob_uop__6_is_fencei &&
  soc1/core/rob/rob_uop__6_is_jal == soc2/core/rob/rob_uop__6_is_jal &&
  soc1/core/rob/rob_uop__6_is_jalr == soc2/core/rob/rob_uop__6_is_jalr &&
  soc1/core/rob/rob_uop__6_is_rvc == soc2/core/rob/rob_uop__6_is_rvc &&
  soc1/core/rob/rob_uop__6_is_sfb == soc2/core/rob/rob_uop__6_is_sfb &&
  soc1/core/rob/rob_uop__6_is_sys_pc2epc == soc2/core/rob/rob_uop__6_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__6_is_unique == soc2/core/rob/rob_uop__6_is_unique &&
  soc1/core/rob/rob_uop__6_iw_p1_poisoned == soc2/core/rob/rob_uop__6_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__6_iw_p2_poisoned == soc2/core/rob/rob_uop__6_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__6_iw_state == soc2/core/rob/rob_uop__6_iw_state &&
  soc1/core/rob/rob_uop__6_ldq_idx == soc2/core/rob/rob_uop__6_ldq_idx &&
  soc1/core/rob/rob_uop__6_ldst == soc2/core/rob/rob_uop__6_ldst &&
  soc1/core/rob/rob_uop__6_ldst_val == soc2/core/rob/rob_uop__6_ldst_val &&
  soc1/core/rob/rob_uop__6_lrs1 == soc2/core/rob/rob_uop__6_lrs1 &&
  soc1/core/rob/rob_uop__6_lrs1_rtype == soc2/core/rob/rob_uop__6_lrs1_rtype &&
  soc1/core/rob/rob_uop__6_lrs2 == soc2/core/rob/rob_uop__6_lrs2 &&
  soc1/core/rob/rob_uop__6_lrs2_rtype == soc2/core/rob/rob_uop__6_lrs2_rtype &&
  soc1/core/rob/rob_uop__6_lrs3 == soc2/core/rob/rob_uop__6_lrs3 &&
  soc1/core/rob/rob_uop__6_mem_cmd == soc2/core/rob/rob_uop__6_mem_cmd &&
  soc1/core/rob/rob_uop__6_mem_signed == soc2/core/rob/rob_uop__6_mem_signed &&
  soc1/core/rob/rob_uop__6_mem_size == soc2/core/rob/rob_uop__6_mem_size &&
  soc1/core/rob/rob_uop__6_pc_lob == soc2/core/rob/rob_uop__6_pc_lob &&
  soc1/core/rob/rob_uop__6_pdst == soc2/core/rob/rob_uop__6_pdst &&
  soc1/core/rob/rob_uop__6_prs1 == soc2/core/rob/rob_uop__6_prs1 &&
  soc1/core/rob/rob_uop__6_prs1_busy == soc2/core/rob/rob_uop__6_prs1_busy &&
  soc1/core/rob/rob_uop__6_prs2 == soc2/core/rob/rob_uop__6_prs2 &&
  soc1/core/rob/rob_uop__6_prs2_busy == soc2/core/rob/rob_uop__6_prs2_busy &&
  soc1/core/rob/rob_uop__6_prs3 == soc2/core/rob/rob_uop__6_prs3 &&
  soc1/core/rob/rob_uop__6_prs3_busy == soc2/core/rob/rob_uop__6_prs3_busy &&
  soc1/core/rob/rob_uop__6_rob_idx == soc2/core/rob/rob_uop__6_rob_idx &&
  soc1/core/rob/rob_uop__6_rxq_idx == soc2/core/rob/rob_uop__6_rxq_idx &&
  soc1/core/rob/rob_uop__6_stale_pdst == soc2/core/rob/rob_uop__6_stale_pdst &&
  soc1/core/rob/rob_uop__6_stq_idx == soc2/core/rob/rob_uop__6_stq_idx &&
  soc1/core/rob/rob_uop__6_taken == soc2/core/rob/rob_uop__6_taken &&
  soc1/core/rob/rob_uop__6_uopc == soc2/core/rob/rob_uop__6_uopc &&
  soc1/core/rob/rob_uop__6_uses_ldq == soc2/core/rob/rob_uop__6_uses_ldq &&
  soc1/core/rob/rob_uop__6_uses_stq == soc2/core/rob/rob_uop__6_uses_stq &&
  soc1/core/rob/rob_uop__6_xcpt_ae_if == soc2/core/rob/rob_uop__6_xcpt_ae_if &&
  soc1/core/rob/rob_uop__6_xcpt_ma_if == soc2/core/rob/rob_uop__6_xcpt_ma_if &&
  soc1/core/rob/rob_uop__6_xcpt_pf_if == soc2/core/rob/rob_uop__6_xcpt_pf_if &&
  soc1/core/rob/rob_uop__7_bp_debug_if == soc2/core/rob/rob_uop__7_bp_debug_if &&
  soc1/core/rob/rob_uop__7_bp_xcpt_if == soc2/core/rob/rob_uop__7_bp_xcpt_if &&
  soc1/core/rob/rob_uop__7_br_mask == soc2/core/rob/rob_uop__7_br_mask &&
  soc1/core/rob/rob_uop__7_br_tag == soc2/core/rob/rob_uop__7_br_tag &&
  soc1/core/rob/rob_uop__7_bypassable == soc2/core/rob/rob_uop__7_bypassable &&
  soc1/core/rob/rob_uop__7_csr_addr == soc2/core/rob/rob_uop__7_csr_addr &&
  soc1/core/rob/rob_uop__7_ctrl_br_type == soc2/core/rob/rob_uop__7_ctrl_br_type &&
  soc1/core/rob/rob_uop__7_ctrl_csr_cmd == soc2/core/rob/rob_uop__7_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__7_ctrl_fcn_dw == soc2/core/rob/rob_uop__7_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__7_ctrl_imm_sel == soc2/core/rob/rob_uop__7_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__7_ctrl_is_load == soc2/core/rob/rob_uop__7_ctrl_is_load &&
  soc1/core/rob/rob_uop__7_ctrl_is_sta == soc2/core/rob/rob_uop__7_ctrl_is_sta &&
  soc1/core/rob/rob_uop__7_ctrl_is_std == soc2/core/rob/rob_uop__7_ctrl_is_std &&
  soc1/core/rob/rob_uop__7_ctrl_op1_sel == soc2/core/rob/rob_uop__7_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__7_ctrl_op2_sel == soc2/core/rob/rob_uop__7_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__7_ctrl_op_fcn == soc2/core/rob/rob_uop__7_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__7_debug_fsrc == soc2/core/rob/rob_uop__7_debug_fsrc &&
  soc1/core/rob/rob_uop__7_debug_inst == soc2/core/rob/rob_uop__7_debug_inst &&
  soc1/core/rob/rob_uop__7_debug_pc == soc2/core/rob/rob_uop__7_debug_pc &&
  soc1/core/rob/rob_uop__7_debug_tsrc == soc2/core/rob/rob_uop__7_debug_tsrc &&
  soc1/core/rob/rob_uop__7_dst_rtype == soc2/core/rob/rob_uop__7_dst_rtype &&
  soc1/core/rob/rob_uop__7_edge_inst == soc2/core/rob/rob_uop__7_edge_inst &&
  soc1/core/rob/rob_uop__7_exc_cause == soc2/core/rob/rob_uop__7_exc_cause &&
  soc1/core/rob/rob_uop__7_exception == soc2/core/rob/rob_uop__7_exception &&
  soc1/core/rob/rob_uop__7_flush_on_commit == soc2/core/rob/rob_uop__7_flush_on_commit &&
  soc1/core/rob/rob_uop__7_fp_single == soc2/core/rob/rob_uop__7_fp_single &&
  soc1/core/rob/rob_uop__7_fp_val == soc2/core/rob/rob_uop__7_fp_val &&
  soc1/core/rob/rob_uop__7_frs3_en == soc2/core/rob/rob_uop__7_frs3_en &&
  soc1/core/rob/rob_uop__7_ftq_idx == soc2/core/rob/rob_uop__7_ftq_idx &&
  soc1/core/rob/rob_uop__7_fu_code == soc2/core/rob/rob_uop__7_fu_code &&
  soc1/core/rob/rob_uop__7_imm_packed == soc2/core/rob/rob_uop__7_imm_packed &&
  soc1/core/rob/rob_uop__7_inst == soc2/core/rob/rob_uop__7_inst &&
  soc1/core/rob/rob_uop__7_iq_type == soc2/core/rob/rob_uop__7_iq_type &&
  soc1/core/rob/rob_uop__7_is_amo == soc2/core/rob/rob_uop__7_is_amo &&
  soc1/core/rob/rob_uop__7_is_br == soc2/core/rob/rob_uop__7_is_br &&
  soc1/core/rob/rob_uop__7_is_fence == soc2/core/rob/rob_uop__7_is_fence &&
  soc1/core/rob/rob_uop__7_is_fencei == soc2/core/rob/rob_uop__7_is_fencei &&
  soc1/core/rob/rob_uop__7_is_jal == soc2/core/rob/rob_uop__7_is_jal &&
  soc1/core/rob/rob_uop__7_is_jalr == soc2/core/rob/rob_uop__7_is_jalr &&
  soc1/core/rob/rob_uop__7_is_rvc == soc2/core/rob/rob_uop__7_is_rvc &&
  soc1/core/rob/rob_uop__7_is_sfb == soc2/core/rob/rob_uop__7_is_sfb &&
  soc1/core/rob/rob_uop__7_is_sys_pc2epc == soc2/core/rob/rob_uop__7_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__7_is_unique == soc2/core/rob/rob_uop__7_is_unique &&
  soc1/core/rob/rob_uop__7_iw_p1_poisoned == soc2/core/rob/rob_uop__7_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__7_iw_p2_poisoned == soc2/core/rob/rob_uop__7_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__7_iw_state == soc2/core/rob/rob_uop__7_iw_state &&
  soc1/core/rob/rob_uop__7_ldq_idx == soc2/core/rob/rob_uop__7_ldq_idx &&
  soc1/core/rob/rob_uop__7_ldst == soc2/core/rob/rob_uop__7_ldst &&
  soc1/core/rob/rob_uop__7_ldst_val == soc2/core/rob/rob_uop__7_ldst_val &&
  soc1/core/rob/rob_uop__7_lrs1 == soc2/core/rob/rob_uop__7_lrs1 &&
  soc1/core/rob/rob_uop__7_lrs1_rtype == soc2/core/rob/rob_uop__7_lrs1_rtype &&
  soc1/core/rob/rob_uop__7_lrs2 == soc2/core/rob/rob_uop__7_lrs2 &&
  soc1/core/rob/rob_uop__7_lrs2_rtype == soc2/core/rob/rob_uop__7_lrs2_rtype &&
  soc1/core/rob/rob_uop__7_lrs3 == soc2/core/rob/rob_uop__7_lrs3 &&
  soc1/core/rob/rob_uop__7_mem_cmd == soc2/core/rob/rob_uop__7_mem_cmd &&
  soc1/core/rob/rob_uop__7_mem_signed == soc2/core/rob/rob_uop__7_mem_signed &&
  soc1/core/rob/rob_uop__7_mem_size == soc2/core/rob/rob_uop__7_mem_size &&
  soc1/core/rob/rob_uop__7_pc_lob == soc2/core/rob/rob_uop__7_pc_lob &&
  soc1/core/rob/rob_uop__7_pdst == soc2/core/rob/rob_uop__7_pdst &&
  soc1/core/rob/rob_uop__7_prs1 == soc2/core/rob/rob_uop__7_prs1 &&
  soc1/core/rob/rob_uop__7_prs1_busy == soc2/core/rob/rob_uop__7_prs1_busy &&
  soc1/core/rob/rob_uop__7_prs2 == soc2/core/rob/rob_uop__7_prs2 &&
  soc1/core/rob/rob_uop__7_prs2_busy == soc2/core/rob/rob_uop__7_prs2_busy &&
  soc1/core/rob/rob_uop__7_prs3 == soc2/core/rob/rob_uop__7_prs3 &&
  soc1/core/rob/rob_uop__7_prs3_busy == soc2/core/rob/rob_uop__7_prs3_busy &&
  soc1/core/rob/rob_uop__7_rob_idx == soc2/core/rob/rob_uop__7_rob_idx &&
  soc1/core/rob/rob_uop__7_rxq_idx == soc2/core/rob/rob_uop__7_rxq_idx &&
  soc1/core/rob/rob_uop__7_stale_pdst == soc2/core/rob/rob_uop__7_stale_pdst &&
  soc1/core/rob/rob_uop__7_stq_idx == soc2/core/rob/rob_uop__7_stq_idx &&
  soc1/core/rob/rob_uop__7_taken == soc2/core/rob/rob_uop__7_taken &&
  soc1/core/rob/rob_uop__7_uopc == soc2/core/rob/rob_uop__7_uopc &&
  soc1/core/rob/rob_uop__7_uses_ldq == soc2/core/rob/rob_uop__7_uses_ldq &&
  soc1/core/rob/rob_uop__7_uses_stq == soc2/core/rob/rob_uop__7_uses_stq &&
  soc1/core/rob/rob_uop__7_xcpt_ae_if == soc2/core/rob/rob_uop__7_xcpt_ae_if &&
  soc1/core/rob/rob_uop__7_xcpt_ma_if == soc2/core/rob/rob_uop__7_xcpt_ma_if &&
  soc1/core/rob/rob_uop__7_xcpt_pf_if == soc2/core/rob/rob_uop__7_xcpt_pf_if &&
  soc1/core/rob/rob_uop__8_bp_debug_if == soc2/core/rob/rob_uop__8_bp_debug_if &&
  soc1/core/rob/rob_uop__8_bp_xcpt_if == soc2/core/rob/rob_uop__8_bp_xcpt_if &&
  soc1/core/rob/rob_uop__8_br_mask == soc2/core/rob/rob_uop__8_br_mask &&
  soc1/core/rob/rob_uop__8_br_tag == soc2/core/rob/rob_uop__8_br_tag &&
  soc1/core/rob/rob_uop__8_bypassable == soc2/core/rob/rob_uop__8_bypassable &&
  soc1/core/rob/rob_uop__8_csr_addr == soc2/core/rob/rob_uop__8_csr_addr &&
  soc1/core/rob/rob_uop__8_ctrl_br_type == soc2/core/rob/rob_uop__8_ctrl_br_type &&
  soc1/core/rob/rob_uop__8_ctrl_csr_cmd == soc2/core/rob/rob_uop__8_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__8_ctrl_fcn_dw == soc2/core/rob/rob_uop__8_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__8_ctrl_imm_sel == soc2/core/rob/rob_uop__8_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__8_ctrl_is_load == soc2/core/rob/rob_uop__8_ctrl_is_load &&
  soc1/core/rob/rob_uop__8_ctrl_is_sta == soc2/core/rob/rob_uop__8_ctrl_is_sta &&
  soc1/core/rob/rob_uop__8_ctrl_is_std == soc2/core/rob/rob_uop__8_ctrl_is_std &&
  soc1/core/rob/rob_uop__8_ctrl_op1_sel == soc2/core/rob/rob_uop__8_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__8_ctrl_op2_sel == soc2/core/rob/rob_uop__8_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__8_ctrl_op_fcn == soc2/core/rob/rob_uop__8_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__8_debug_fsrc == soc2/core/rob/rob_uop__8_debug_fsrc &&
  soc1/core/rob/rob_uop__8_debug_inst == soc2/core/rob/rob_uop__8_debug_inst &&
  soc1/core/rob/rob_uop__8_debug_pc == soc2/core/rob/rob_uop__8_debug_pc &&
  soc1/core/rob/rob_uop__8_debug_tsrc == soc2/core/rob/rob_uop__8_debug_tsrc &&
  soc1/core/rob/rob_uop__8_dst_rtype == soc2/core/rob/rob_uop__8_dst_rtype &&
  soc1/core/rob/rob_uop__8_edge_inst == soc2/core/rob/rob_uop__8_edge_inst &&
  soc1/core/rob/rob_uop__8_exc_cause == soc2/core/rob/rob_uop__8_exc_cause &&
  soc1/core/rob/rob_uop__8_exception == soc2/core/rob/rob_uop__8_exception &&
  soc1/core/rob/rob_uop__8_flush_on_commit == soc2/core/rob/rob_uop__8_flush_on_commit &&
  soc1/core/rob/rob_uop__8_fp_single == soc2/core/rob/rob_uop__8_fp_single &&
  soc1/core/rob/rob_uop__8_fp_val == soc2/core/rob/rob_uop__8_fp_val &&
  soc1/core/rob/rob_uop__8_frs3_en == soc2/core/rob/rob_uop__8_frs3_en &&
  soc1/core/rob/rob_uop__8_ftq_idx == soc2/core/rob/rob_uop__8_ftq_idx &&
  soc1/core/rob/rob_uop__8_fu_code == soc2/core/rob/rob_uop__8_fu_code &&
  soc1/core/rob/rob_uop__8_imm_packed == soc2/core/rob/rob_uop__8_imm_packed &&
  soc1/core/rob/rob_uop__8_inst == soc2/core/rob/rob_uop__8_inst &&
  soc1/core/rob/rob_uop__8_iq_type == soc2/core/rob/rob_uop__8_iq_type &&
  soc1/core/rob/rob_uop__8_is_amo == soc2/core/rob/rob_uop__8_is_amo &&
  soc1/core/rob/rob_uop__8_is_br == soc2/core/rob/rob_uop__8_is_br &&
  soc1/core/rob/rob_uop__8_is_fence == soc2/core/rob/rob_uop__8_is_fence &&
  soc1/core/rob/rob_uop__8_is_fencei == soc2/core/rob/rob_uop__8_is_fencei &&
  soc1/core/rob/rob_uop__8_is_jal == soc2/core/rob/rob_uop__8_is_jal &&
  soc1/core/rob/rob_uop__8_is_jalr == soc2/core/rob/rob_uop__8_is_jalr &&
  soc1/core/rob/rob_uop__8_is_rvc == soc2/core/rob/rob_uop__8_is_rvc &&
  soc1/core/rob/rob_uop__8_is_sfb == soc2/core/rob/rob_uop__8_is_sfb &&
  soc1/core/rob/rob_uop__8_is_sys_pc2epc == soc2/core/rob/rob_uop__8_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__8_is_unique == soc2/core/rob/rob_uop__8_is_unique &&
  soc1/core/rob/rob_uop__8_iw_p1_poisoned == soc2/core/rob/rob_uop__8_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__8_iw_p2_poisoned == soc2/core/rob/rob_uop__8_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__8_iw_state == soc2/core/rob/rob_uop__8_iw_state &&
  soc1/core/rob/rob_uop__8_ldq_idx == soc2/core/rob/rob_uop__8_ldq_idx &&
  soc1/core/rob/rob_uop__8_ldst == soc2/core/rob/rob_uop__8_ldst &&
  soc1/core/rob/rob_uop__8_ldst_val == soc2/core/rob/rob_uop__8_ldst_val &&
  soc1/core/rob/rob_uop__8_lrs1 == soc2/core/rob/rob_uop__8_lrs1 &&
  soc1/core/rob/rob_uop__8_lrs1_rtype == soc2/core/rob/rob_uop__8_lrs1_rtype &&
  soc1/core/rob/rob_uop__8_lrs2 == soc2/core/rob/rob_uop__8_lrs2 &&
  soc1/core/rob/rob_uop__8_lrs2_rtype == soc2/core/rob/rob_uop__8_lrs2_rtype &&
  soc1/core/rob/rob_uop__8_lrs3 == soc2/core/rob/rob_uop__8_lrs3 &&
  soc1/core/rob/rob_uop__8_mem_cmd == soc2/core/rob/rob_uop__8_mem_cmd &&
  soc1/core/rob/rob_uop__8_mem_signed == soc2/core/rob/rob_uop__8_mem_signed &&
  soc1/core/rob/rob_uop__8_mem_size == soc2/core/rob/rob_uop__8_mem_size &&
  soc1/core/rob/rob_uop__8_pc_lob == soc2/core/rob/rob_uop__8_pc_lob &&
  soc1/core/rob/rob_uop__8_pdst == soc2/core/rob/rob_uop__8_pdst &&
  soc1/core/rob/rob_uop__8_prs1 == soc2/core/rob/rob_uop__8_prs1 &&
  soc1/core/rob/rob_uop__8_prs1_busy == soc2/core/rob/rob_uop__8_prs1_busy &&
  soc1/core/rob/rob_uop__8_prs2 == soc2/core/rob/rob_uop__8_prs2 &&
  soc1/core/rob/rob_uop__8_prs2_busy == soc2/core/rob/rob_uop__8_prs2_busy &&
  soc1/core/rob/rob_uop__8_prs3 == soc2/core/rob/rob_uop__8_prs3 &&
  soc1/core/rob/rob_uop__8_prs3_busy == soc2/core/rob/rob_uop__8_prs3_busy &&
  soc1/core/rob/rob_uop__8_rob_idx == soc2/core/rob/rob_uop__8_rob_idx &&
  soc1/core/rob/rob_uop__8_rxq_idx == soc2/core/rob/rob_uop__8_rxq_idx &&
  soc1/core/rob/rob_uop__8_stale_pdst == soc2/core/rob/rob_uop__8_stale_pdst &&
  soc1/core/rob/rob_uop__8_stq_idx == soc2/core/rob/rob_uop__8_stq_idx &&
  soc1/core/rob/rob_uop__8_taken == soc2/core/rob/rob_uop__8_taken &&
  soc1/core/rob/rob_uop__8_uopc == soc2/core/rob/rob_uop__8_uopc &&
  soc1/core/rob/rob_uop__8_uses_ldq == soc2/core/rob/rob_uop__8_uses_ldq &&
  soc1/core/rob/rob_uop__8_uses_stq == soc2/core/rob/rob_uop__8_uses_stq &&
  soc1/core/rob/rob_uop__8_xcpt_ae_if == soc2/core/rob/rob_uop__8_xcpt_ae_if &&
  soc1/core/rob/rob_uop__8_xcpt_ma_if == soc2/core/rob/rob_uop__8_xcpt_ma_if &&
  soc1/core/rob/rob_uop__8_xcpt_pf_if == soc2/core/rob/rob_uop__8_xcpt_pf_if &&
  soc1/core/rob/rob_uop__9_bp_debug_if == soc2/core/rob/rob_uop__9_bp_debug_if &&
  soc1/core/rob/rob_uop__9_bp_xcpt_if == soc2/core/rob/rob_uop__9_bp_xcpt_if &&
  soc1/core/rob/rob_uop__9_br_mask == soc2/core/rob/rob_uop__9_br_mask &&
  soc1/core/rob/rob_uop__9_br_tag == soc2/core/rob/rob_uop__9_br_tag &&
  soc1/core/rob/rob_uop__9_bypassable == soc2/core/rob/rob_uop__9_bypassable &&
  soc1/core/rob/rob_uop__9_csr_addr == soc2/core/rob/rob_uop__9_csr_addr &&
  soc1/core/rob/rob_uop__9_ctrl_br_type == soc2/core/rob/rob_uop__9_ctrl_br_type &&
  soc1/core/rob/rob_uop__9_ctrl_csr_cmd == soc2/core/rob/rob_uop__9_ctrl_csr_cmd &&
  soc1/core/rob/rob_uop__9_ctrl_fcn_dw == soc2/core/rob/rob_uop__9_ctrl_fcn_dw &&
  soc1/core/rob/rob_uop__9_ctrl_imm_sel == soc2/core/rob/rob_uop__9_ctrl_imm_sel &&
  soc1/core/rob/rob_uop__9_ctrl_is_load == soc2/core/rob/rob_uop__9_ctrl_is_load &&
  soc1/core/rob/rob_uop__9_ctrl_is_sta == soc2/core/rob/rob_uop__9_ctrl_is_sta &&
  soc1/core/rob/rob_uop__9_ctrl_is_std == soc2/core/rob/rob_uop__9_ctrl_is_std &&
  soc1/core/rob/rob_uop__9_ctrl_op1_sel == soc2/core/rob/rob_uop__9_ctrl_op1_sel &&
  soc1/core/rob/rob_uop__9_ctrl_op2_sel == soc2/core/rob/rob_uop__9_ctrl_op2_sel &&
  soc1/core/rob/rob_uop__9_ctrl_op_fcn == soc2/core/rob/rob_uop__9_ctrl_op_fcn &&
  soc1/core/rob/rob_uop__9_debug_fsrc == soc2/core/rob/rob_uop__9_debug_fsrc &&
  soc1/core/rob/rob_uop__9_debug_inst == soc2/core/rob/rob_uop__9_debug_inst &&
  soc1/core/rob/rob_uop__9_debug_pc == soc2/core/rob/rob_uop__9_debug_pc &&
  soc1/core/rob/rob_uop__9_debug_tsrc == soc2/core/rob/rob_uop__9_debug_tsrc &&
  soc1/core/rob/rob_uop__9_dst_rtype == soc2/core/rob/rob_uop__9_dst_rtype &&
  soc1/core/rob/rob_uop__9_edge_inst == soc2/core/rob/rob_uop__9_edge_inst &&
  soc1/core/rob/rob_uop__9_exc_cause == soc2/core/rob/rob_uop__9_exc_cause &&
  soc1/core/rob/rob_uop__9_exception == soc2/core/rob/rob_uop__9_exception &&
  soc1/core/rob/rob_uop__9_flush_on_commit == soc2/core/rob/rob_uop__9_flush_on_commit &&
  soc1/core/rob/rob_uop__9_fp_single == soc2/core/rob/rob_uop__9_fp_single &&
  soc1/core/rob/rob_uop__9_fp_val == soc2/core/rob/rob_uop__9_fp_val &&
  soc1/core/rob/rob_uop__9_frs3_en == soc2/core/rob/rob_uop__9_frs3_en &&
  soc1/core/rob/rob_uop__9_ftq_idx == soc2/core/rob/rob_uop__9_ftq_idx &&
  soc1/core/rob/rob_uop__9_fu_code == soc2/core/rob/rob_uop__9_fu_code &&
  soc1/core/rob/rob_uop__9_imm_packed == soc2/core/rob/rob_uop__9_imm_packed &&
  soc1/core/rob/rob_uop__9_inst == soc2/core/rob/rob_uop__9_inst &&
  soc1/core/rob/rob_uop__9_iq_type == soc2/core/rob/rob_uop__9_iq_type &&
  soc1/core/rob/rob_uop__9_is_amo == soc2/core/rob/rob_uop__9_is_amo &&
  soc1/core/rob/rob_uop__9_is_br == soc2/core/rob/rob_uop__9_is_br &&
  soc1/core/rob/rob_uop__9_is_fence == soc2/core/rob/rob_uop__9_is_fence &&
  soc1/core/rob/rob_uop__9_is_fencei == soc2/core/rob/rob_uop__9_is_fencei &&
  soc1/core/rob/rob_uop__9_is_jal == soc2/core/rob/rob_uop__9_is_jal &&
  soc1/core/rob/rob_uop__9_is_jalr == soc2/core/rob/rob_uop__9_is_jalr &&
  soc1/core/rob/rob_uop__9_is_rvc == soc2/core/rob/rob_uop__9_is_rvc &&
  soc1/core/rob/rob_uop__9_is_sfb == soc2/core/rob/rob_uop__9_is_sfb &&
  soc1/core/rob/rob_uop__9_is_sys_pc2epc == soc2/core/rob/rob_uop__9_is_sys_pc2epc &&
  soc1/core/rob/rob_uop__9_is_unique == soc2/core/rob/rob_uop__9_is_unique &&
  soc1/core/rob/rob_uop__9_iw_p1_poisoned == soc2/core/rob/rob_uop__9_iw_p1_poisoned &&
  soc1/core/rob/rob_uop__9_iw_p2_poisoned == soc2/core/rob/rob_uop__9_iw_p2_poisoned &&
  soc1/core/rob/rob_uop__9_iw_state == soc2/core/rob/rob_uop__9_iw_state &&
  soc1/core/rob/rob_uop__9_ldq_idx == soc2/core/rob/rob_uop__9_ldq_idx &&
  soc1/core/rob/rob_uop__9_ldst == soc2/core/rob/rob_uop__9_ldst &&
  soc1/core/rob/rob_uop__9_ldst_val == soc2/core/rob/rob_uop__9_ldst_val &&
  soc1/core/rob/rob_uop__9_lrs1 == soc2/core/rob/rob_uop__9_lrs1 &&
  soc1/core/rob/rob_uop__9_lrs1_rtype == soc2/core/rob/rob_uop__9_lrs1_rtype &&
  soc1/core/rob/rob_uop__9_lrs2 == soc2/core/rob/rob_uop__9_lrs2 &&
  soc1/core/rob/rob_uop__9_lrs2_rtype == soc2/core/rob/rob_uop__9_lrs2_rtype &&
  soc1/core/rob/rob_uop__9_lrs3 == soc2/core/rob/rob_uop__9_lrs3 &&
  soc1/core/rob/rob_uop__9_mem_cmd == soc2/core/rob/rob_uop__9_mem_cmd &&
  soc1/core/rob/rob_uop__9_mem_signed == soc2/core/rob/rob_uop__9_mem_signed &&
  soc1/core/rob/rob_uop__9_mem_size == soc2/core/rob/rob_uop__9_mem_size &&
  soc1/core/rob/rob_uop__9_pc_lob == soc2/core/rob/rob_uop__9_pc_lob &&
  soc1/core/rob/rob_uop__9_pdst == soc2/core/rob/rob_uop__9_pdst &&
  soc1/core/rob/rob_uop__9_prs1 == soc2/core/rob/rob_uop__9_prs1 &&
  soc1/core/rob/rob_uop__9_prs1_busy == soc2/core/rob/rob_uop__9_prs1_busy &&
  soc1/core/rob/rob_uop__9_prs2 == soc2/core/rob/rob_uop__9_prs2 &&
  soc1/core/rob/rob_uop__9_prs2_busy == soc2/core/rob/rob_uop__9_prs2_busy &&
  soc1/core/rob/rob_uop__9_prs3 == soc2/core/rob/rob_uop__9_prs3 &&
  soc1/core/rob/rob_uop__9_prs3_busy == soc2/core/rob/rob_uop__9_prs3_busy &&
  soc1/core/rob/rob_uop__9_rob_idx == soc2/core/rob/rob_uop__9_rob_idx &&
  soc1/core/rob/rob_uop__9_rxq_idx == soc2/core/rob/rob_uop__9_rxq_idx &&
  soc1/core/rob/rob_uop__9_stale_pdst == soc2/core/rob/rob_uop__9_stale_pdst &&
  soc1/core/rob/rob_uop__9_stq_idx == soc2/core/rob/rob_uop__9_stq_idx &&
  soc1/core/rob/rob_uop__9_taken == soc2/core/rob/rob_uop__9_taken &&
  soc1/core/rob/rob_uop__9_uopc == soc2/core/rob/rob_uop__9_uopc &&
  soc1/core/rob/rob_uop__9_uses_ldq == soc2/core/rob/rob_uop__9_uses_ldq &&
  soc1/core/rob/rob_uop__9_uses_stq == soc2/core/rob/rob_uop__9_uses_stq &&
  soc1/core/rob/rob_uop__9_xcpt_ae_if == soc2/core/rob/rob_uop__9_xcpt_ae_if &&
  soc1/core/rob/rob_uop__9_xcpt_ma_if == soc2/core/rob/rob_uop__9_xcpt_ma_if &&
  soc1/core/rob/rob_uop__9_xcpt_pf_if == soc2/core/rob/rob_uop__9_xcpt_pf_if &&
  soc1/core/rob/rob_val_1_0 == soc2/core/rob/rob_val_1_0 &&
  soc1/core/rob/rob_val_1_1 == soc2/core/rob/rob_val_1_1 &&
  soc1/core/rob/rob_val_1_10 == soc2/core/rob/rob_val_1_10 &&
  soc1/core/rob/rob_val_1_11 == soc2/core/rob/rob_val_1_11 &&
  soc1/core/rob/rob_val_1_12 == soc2/core/rob/rob_val_1_12 &&
  soc1/core/rob/rob_val_1_13 == soc2/core/rob/rob_val_1_13 &&
  soc1/core/rob/rob_val_1_14 == soc2/core/rob/rob_val_1_14 &&
  soc1/core/rob/rob_val_1_15 == soc2/core/rob/rob_val_1_15 &&
  soc1/core/rob/rob_val_1_16 == soc2/core/rob/rob_val_1_16 &&
  soc1/core/rob/rob_val_1_17 == soc2/core/rob/rob_val_1_17 &&
  soc1/core/rob/rob_val_1_18 == soc2/core/rob/rob_val_1_18 &&
  soc1/core/rob/rob_val_1_19 == soc2/core/rob/rob_val_1_19 &&
  soc1/core/rob/rob_val_1_2 == soc2/core/rob/rob_val_1_2 &&
  soc1/core/rob/rob_val_1_20 == soc2/core/rob/rob_val_1_20 &&
  soc1/core/rob/rob_val_1_21 == soc2/core/rob/rob_val_1_21 &&
  soc1/core/rob/rob_val_1_22 == soc2/core/rob/rob_val_1_22 &&
  soc1/core/rob/rob_val_1_23 == soc2/core/rob/rob_val_1_23 &&
  soc1/core/rob/rob_val_1_24 == soc2/core/rob/rob_val_1_24 &&
  soc1/core/rob/rob_val_1_25 == soc2/core/rob/rob_val_1_25 &&
  soc1/core/rob/rob_val_1_26 == soc2/core/rob/rob_val_1_26 &&
  soc1/core/rob/rob_val_1_27 == soc2/core/rob/rob_val_1_27 &&
  soc1/core/rob/rob_val_1_28 == soc2/core/rob/rob_val_1_28 &&
  soc1/core/rob/rob_val_1_29 == soc2/core/rob/rob_val_1_29 &&
  soc1/core/rob/rob_val_1_3 == soc2/core/rob/rob_val_1_3 &&
  soc1/core/rob/rob_val_1_30 == soc2/core/rob/rob_val_1_30 &&
  soc1/core/rob/rob_val_1_31 == soc2/core/rob/rob_val_1_31 &&
  soc1/core/rob/rob_val_1_4 == soc2/core/rob/rob_val_1_4 &&
  soc1/core/rob/rob_val_1_5 == soc2/core/rob/rob_val_1_5 &&
  soc1/core/rob/rob_val_1_6 == soc2/core/rob/rob_val_1_6 &&
  soc1/core/rob/rob_val_1_7 == soc2/core/rob/rob_val_1_7 &&
  soc1/core/rob/rob_val_1_8 == soc2/core/rob/rob_val_1_8 &&
  soc1/core/rob/rob_val_1_9 == soc2/core/rob/rob_val_1_9 &&
  soc1/core/rob/rob_val__0 == soc2/core/rob/rob_val__0 &&
  soc1/core/rob/rob_val__1 == soc2/core/rob/rob_val__1 &&
  soc1/core/rob/rob_val__10 == soc2/core/rob/rob_val__10 &&
  soc1/core/rob/rob_val__11 == soc2/core/rob/rob_val__11 &&
  soc1/core/rob/rob_val__12 == soc2/core/rob/rob_val__12 &&
  soc1/core/rob/rob_val__13 == soc2/core/rob/rob_val__13 &&
  soc1/core/rob/rob_val__14 == soc2/core/rob/rob_val__14 &&
  soc1/core/rob/rob_val__15 == soc2/core/rob/rob_val__15 &&
  soc1/core/rob/rob_val__16 == soc2/core/rob/rob_val__16 &&
  soc1/core/rob/rob_val__17 == soc2/core/rob/rob_val__17 &&
  soc1/core/rob/rob_val__18 == soc2/core/rob/rob_val__18 &&
  soc1/core/rob/rob_val__19 == soc2/core/rob/rob_val__19 &&
  soc1/core/rob/rob_val__2 == soc2/core/rob/rob_val__2 &&
  soc1/core/rob/rob_val__20 == soc2/core/rob/rob_val__20 &&
  soc1/core/rob/rob_val__21 == soc2/core/rob/rob_val__21 &&
  soc1/core/rob/rob_val__22 == soc2/core/rob/rob_val__22 &&
  soc1/core/rob/rob_val__23 == soc2/core/rob/rob_val__23 &&
  soc1/core/rob/rob_val__24 == soc2/core/rob/rob_val__24 &&
  soc1/core/rob/rob_val__25 == soc2/core/rob/rob_val__25 &&
  soc1/core/rob/rob_val__26 == soc2/core/rob/rob_val__26 &&
  soc1/core/rob/rob_val__27 == soc2/core/rob/rob_val__27 &&
  soc1/core/rob/rob_val__28 == soc2/core/rob/rob_val__28 &&
  soc1/core/rob/rob_val__29 == soc2/core/rob/rob_val__29 &&
  soc1/core/rob/rob_val__3 == soc2/core/rob/rob_val__3 &&
  soc1/core/rob/rob_val__30 == soc2/core/rob/rob_val__30 &&
  soc1/core/rob/rob_val__31 == soc2/core/rob/rob_val__31 &&
  soc1/core/rob/rob_val__4 == soc2/core/rob/rob_val__4 &&
  soc1/core/rob/rob_val__5 == soc2/core/rob/rob_val__5 &&
  soc1/core/rob/rob_val__6 == soc2/core/rob/rob_val__6 &&
  soc1/core/rob/rob_val__7 == soc2/core/rob/rob_val__7 &&
  soc1/core/rob/rob_val__8 == soc2/core/rob/rob_val__8 &&
  soc1/core/rob/rob_val__9 == soc2/core/rob/rob_val__9 &&
  soc1/dcache/_T_102 == soc2/dcache/_T_102 &&
  soc1/dcache/_T_105 == soc2/dcache/_T_105 &&
  soc1/dcache/_T_169_state == soc2/dcache/_T_169_state &&
  soc1/dcache/_T_170_state == soc2/dcache/_T_170_state &&
  soc1/dcache/_T_171_state == soc2/dcache/_T_171_state &&
  soc1/dcache/_T_172_state == soc2/dcache/_T_172_state &&
  soc1/dcache/_T_438 == soc2/dcache/_T_438 &&
  soc1/dcache/_T_443 == soc2/dcache/_T_443 &&
  soc1/dcache/_T_512 == soc2/dcache/_T_512 &&
  soc1/dcache/_T_513_coh_state == soc2/dcache/_T_513_coh_state &&
  soc1/dcache/_T_513_tag == soc2/dcache/_T_513_tag &&
  soc1/dcache/_T_514_coh_state == soc2/dcache/_T_514_coh_state &&
  soc1/dcache/_T_514_tag == soc2/dcache/_T_514_tag &&
  soc1/dcache/_T_515_coh_state == soc2/dcache/_T_515_coh_state &&
  soc1/dcache/_T_515_tag == soc2/dcache/_T_515_tag &&
  soc1/dcache/_T_516_coh_state == soc2/dcache/_T_516_coh_state &&
  soc1/dcache/_T_516_tag == soc2/dcache/_T_516_tag &&
  soc1/dcache/_T_554 == soc2/dcache/_T_554 &&
  soc1/dcache/_T_609 == soc2/dcache/_T_609 &&
  soc1/dcache/_T_707_0_coh_state == soc2/dcache/_T_707_0_coh_state &&
  soc1/dcache/_T_707_0_tag == soc2/dcache/_T_707_0_tag &&
  soc1/dcache/_T_707_1_coh_state == soc2/dcache/_T_707_1_coh_state &&
  soc1/dcache/_T_707_1_tag == soc2/dcache/_T_707_1_tag &&
  soc1/dcache/_T_707_2_coh_state == soc2/dcache/_T_707_2_coh_state &&
  soc1/dcache/_T_707_2_tag == soc2/dcache/_T_707_2_tag &&
  soc1/dcache/_T_707_3_coh_state == soc2/dcache/_T_707_3_coh_state &&
  soc1/dcache/_T_707_3_tag == soc2/dcache/_T_707_3_tag &&
  soc1/dcache/_T_755 == soc2/dcache/_T_755 &&
  soc1/dcache/_T_799_0 == soc2/dcache/_T_799_0 &&
  soc1/dcache/_T_799_1 == soc2/dcache/_T_799_1 &&
  soc1/dcache/_T_849 == soc2/dcache/_T_849 &&
  soc1/dcache/_T_893_0 == soc2/dcache/_T_893_0 &&
  soc1/dcache/_T_893_1 == soc2/dcache/_T_893_1 &&
  soc1/dcache/_T_936 == soc2/dcache/_T_936 &&
  soc1/dcache/_T_956 == soc2/dcache/_T_956 &&
  soc1/dcache/debug_sc_fail_addr == soc2/dcache/debug_sc_fail_addr &&
  soc1/dcache/debug_sc_fail_cnt == soc2/dcache/debug_sc_fail_cnt &&
  soc1/dcache/lrsc_addr == soc2/dcache/lrsc_addr &&
  soc1/dcache/lrsc_count == soc2/dcache/lrsc_count &&
  soc1/dcache/s1_mshr_meta_read_way_en == soc2/dcache/s1_mshr_meta_read_way_en &&
  soc1/dcache/s1_replay_way_en == soc2/dcache/s1_replay_way_en &&
  soc1/dcache/s1_req_0_addr == soc2/dcache/s1_req_0_addr &&
  soc1/dcache/s1_req_0_data == soc2/dcache/s1_req_0_data &&
  soc1/dcache/s1_req_0_is_hella == soc2/dcache/s1_req_0_is_hella &&
  soc1/dcache/s1_req_0_uop_br_mask == soc2/dcache/s1_req_0_uop_br_mask &&
  soc1/dcache/s1_req_0_uop_is_amo == soc2/dcache/s1_req_0_uop_is_amo &&
  soc1/dcache/s1_req_0_uop_ldq_idx == soc2/dcache/s1_req_0_uop_ldq_idx &&
  soc1/dcache/s1_req_0_uop_mem_cmd == soc2/dcache/s1_req_0_uop_mem_cmd &&
  soc1/dcache/s1_req_0_uop_mem_signed == soc2/dcache/s1_req_0_uop_mem_signed &&
  soc1/dcache/s1_req_0_uop_mem_size == soc2/dcache/s1_req_0_uop_mem_size &&
  soc1/dcache/s1_req_0_uop_stq_idx == soc2/dcache/s1_req_0_uop_stq_idx &&
  soc1/dcache/s1_req_0_uop_uses_ldq == soc2/dcache/s1_req_0_uop_uses_ldq &&
  soc1/dcache/s1_req_0_uop_uses_stq == soc2/dcache/s1_req_0_uop_uses_stq &&
  soc1/dcache/s1_send_resp_or_nack_0 == soc2/dcache/s1_send_resp_or_nack_0 &&
  soc1/dcache/s1_type == soc2/dcache/s1_type &&
  soc1/dcache/s1_valid_0 == soc2/dcache/s1_valid_0 &&
  soc1/dcache/s1_wb_way_en == soc2/dcache/s1_wb_way_en &&
  soc1/dcache/s2_nack_hit_0 == soc2/dcache/s2_nack_hit_0 &&
  soc1/dcache/s2_req_0_addr == soc2/dcache/s2_req_0_addr &&
  soc1/dcache/s2_req_0_data == soc2/dcache/s2_req_0_data &&
  soc1/dcache/s2_req_0_is_hella == soc2/dcache/s2_req_0_is_hella &&
  soc1/dcache/s2_req_0_uop_br_mask == soc2/dcache/s2_req_0_uop_br_mask &&
  soc1/dcache/s2_req_0_uop_is_amo == soc2/dcache/s2_req_0_uop_is_amo &&
  soc1/dcache/s2_req_0_uop_ldq_idx == soc2/dcache/s2_req_0_uop_ldq_idx &&
  soc1/dcache/s2_req_0_uop_mem_cmd == soc2/dcache/s2_req_0_uop_mem_cmd &&
  soc1/dcache/s2_req_0_uop_mem_signed == soc2/dcache/s2_req_0_uop_mem_signed &&
  soc1/dcache/s2_req_0_uop_mem_size == soc2/dcache/s2_req_0_uop_mem_size &&
  soc1/dcache/s2_req_0_uop_stq_idx == soc2/dcache/s2_req_0_uop_stq_idx &&
  soc1/dcache/s2_req_0_uop_uses_ldq == soc2/dcache/s2_req_0_uop_uses_ldq &&
  soc1/dcache/s2_req_0_uop_uses_stq == soc2/dcache/s2_req_0_uop_uses_stq &&
  soc1/dcache/s2_tag_match_way_0 == soc2/dcache/s2_tag_match_way_0 &&
  soc1/dcache/s2_type == soc2/dcache/s2_type &&
  soc1/dcache/s2_valid_0 == soc2/dcache/s2_valid_0 &&
  soc1/dcache/s2_wb_idx_matches_0 == soc2/dcache/s2_wb_idx_matches_0 &&
  soc1/dcache/s3_req_addr == soc2/dcache/s3_req_addr &&
  soc1/dcache/s3_req_data == soc2/dcache/s3_req_data &&
  soc1/dcache/s3_valid == soc2/dcache/s3_valid &&
  soc1/dcache/s3_way == soc2/dcache/s3_way &&
  soc1/dcache/s4_req_addr == soc2/dcache/s4_req_addr &&
  soc1/dcache/s4_req_data == soc2/dcache/s4_req_data &&
  soc1/dcache/s4_valid == soc2/dcache/s4_valid &&
  soc1/dcache/s5_req_addr == soc2/dcache/s5_req_addr &&
  soc1/dcache/s5_req_data == soc2/dcache/s5_req_data &&
  soc1/dcache/s5_valid == soc2/dcache/s5_valid &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_0 == soc2/dcache/MaxPeriodFibonacciLFSR/state_0 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_1 == soc2/dcache/MaxPeriodFibonacciLFSR/state_1 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_10 == soc2/dcache/MaxPeriodFibonacciLFSR/state_10 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_11 == soc2/dcache/MaxPeriodFibonacciLFSR/state_11 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_12 == soc2/dcache/MaxPeriodFibonacciLFSR/state_12 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_13 == soc2/dcache/MaxPeriodFibonacciLFSR/state_13 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_14 == soc2/dcache/MaxPeriodFibonacciLFSR/state_14 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_15 == soc2/dcache/MaxPeriodFibonacciLFSR/state_15 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_2 == soc2/dcache/MaxPeriodFibonacciLFSR/state_2 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_3 == soc2/dcache/MaxPeriodFibonacciLFSR/state_3 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_4 == soc2/dcache/MaxPeriodFibonacciLFSR/state_4 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_5 == soc2/dcache/MaxPeriodFibonacciLFSR/state_5 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_6 == soc2/dcache/MaxPeriodFibonacciLFSR/state_6 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_7 == soc2/dcache/MaxPeriodFibonacciLFSR/state_7 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_8 == soc2/dcache/MaxPeriodFibonacciLFSR/state_8 &&
  soc1/dcache/MaxPeriodFibonacciLFSR/state_9 == soc2/dcache/MaxPeriodFibonacciLFSR/state_9 &&
  soc1/dcache/mshrs/_T_199 == soc2/dcache/mshrs/_T_199 &&
  soc1/dcache/mshrs/_T_258_0 == soc2/dcache/mshrs/_T_258_0 &&
  soc1/dcache/mshrs/_T_258_1 == soc2/dcache/mshrs/_T_258_1 &&
  soc1/dcache/mshrs/_T_258_2 == soc2/dcache/mshrs/_T_258_2 &&
  soc1/dcache/mshrs/_T_309 == soc2/dcache/mshrs/_T_309 &&
  soc1/dcache/mshrs/_T_353_0 == soc2/dcache/mshrs/_T_353_0 &&
  soc1/dcache/mshrs/_T_353_1 == soc2/dcache/mshrs/_T_353_1 &&
  soc1/dcache/mshrs/lb == soc2/dcache/mshrs/lb &&
  soc1/dcache/mshrs/mshr_alloc_idx == soc2/dcache/mshrs/mshr_alloc_idx &&
  soc1/dcache/mshrs/mshr_head == soc2/dcache/mshrs/mshr_head &&
  soc1/dcache/mshrs/sdq == soc2/dcache/mshrs/sdq &&
  soc1/dcache/mshrs/sdq_val == soc2/dcache/mshrs/sdq_val &&
  soc1/dcache/mshrs/mmios_0/grant_word == soc2/dcache/mshrs/mmios_0/grant_word &&
  soc1/dcache/mshrs/mmios_0/req_addr == soc2/dcache/mshrs/mmios_0/req_addr &&
  soc1/dcache/mshrs/mmios_0/req_data == soc2/dcache/mshrs/mmios_0/req_data &&
  soc1/dcache/mshrs/mmios_0/req_uop_br_mask == soc2/dcache/mshrs/mmios_0/req_uop_br_mask &&
  soc1/dcache/mshrs/mmios_0/req_uop_is_amo == soc2/dcache/mshrs/mmios_0/req_uop_is_amo &&
  soc1/dcache/mshrs/mmios_0/req_uop_ldq_idx == soc2/dcache/mshrs/mmios_0/req_uop_ldq_idx &&
  soc1/dcache/mshrs/mmios_0/req_uop_mem_cmd == soc2/dcache/mshrs/mmios_0/req_uop_mem_cmd &&
  soc1/dcache/mshrs/mmios_0/req_uop_mem_signed == soc2/dcache/mshrs/mmios_0/req_uop_mem_signed &&
  soc1/dcache/mshrs/mmios_0/req_uop_mem_size == soc2/dcache/mshrs/mmios_0/req_uop_mem_size &&
  soc1/dcache/mshrs/mmios_0/req_uop_stq_idx == soc2/dcache/mshrs/mmios_0/req_uop_stq_idx &&
  soc1/dcache/mshrs/mmios_0/req_uop_uses_ldq == soc2/dcache/mshrs/mmios_0/req_uop_uses_ldq &&
  soc1/dcache/mshrs/mmios_0/req_uop_uses_stq == soc2/dcache/mshrs/mmios_0/req_uop_uses_stq &&
  soc1/dcache/mshrs/mmios_0/state == soc2/dcache/mshrs/mmios_0/state &&
  soc1/dcache/mshrs/mshrs_0/_T_589 == soc2/dcache/mshrs/mshrs_0/_T_589 &&
  soc1/dcache/mshrs/mshrs_0/commit_line == soc2/dcache/mshrs/mshrs_0/commit_line &&
  soc1/dcache/mshrs/mshrs_0/grant_had_data == soc2/dcache/mshrs/mshrs_0/grant_had_data &&
  soc1/dcache/mshrs/mshrs_0/grantack_bits_sink == soc2/dcache/mshrs/mshrs_0/grantack_bits_sink &&
  soc1/dcache/mshrs/mshrs_0/grantack_valid == soc2/dcache/mshrs/mshrs_0/grantack_valid &&
  soc1/dcache/mshrs/mshrs_0/meta_hazard == soc2/dcache/mshrs/mshrs_0/meta_hazard &&
  soc1/dcache/mshrs/mshrs_0/new_coh_state == soc2/dcache/mshrs/mshrs_0/new_coh_state &&
  soc1/dcache/mshrs/mshrs_0/refill_ctr == soc2/dcache/mshrs/mshrs_0/refill_ctr &&
  soc1/dcache/mshrs/mshrs_0/req_addr == soc2/dcache/mshrs/mshrs_0/req_addr &&
  soc1/dcache/mshrs/mshrs_0/req_needs_wb == soc2/dcache/mshrs/mshrs_0/req_needs_wb &&
  soc1/dcache/mshrs/mshrs_0/req_old_meta_coh_state == soc2/dcache/mshrs/mshrs_0/req_old_meta_coh_state &&
  soc1/dcache/mshrs/mshrs_0/req_old_meta_tag == soc2/dcache/mshrs/mshrs_0/req_old_meta_tag &&
  soc1/dcache/mshrs/mshrs_0/req_uop_mem_cmd == soc2/dcache/mshrs/mshrs_0/req_uop_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/req_way_en == soc2/dcache/mshrs/mshrs_0/req_way_en &&
  soc1/dcache/mshrs/mshrs_0/state == soc2/dcache/mshrs/mshrs_0/state &&
  soc1/dcache/mshrs/mshrs_0/rpq/maybe_full == soc2/dcache/mshrs/mshrs_0/rpq/maybe_full &&
  soc1/dcache/mshrs/mshrs_0/rpq/ram_addr == soc2/dcache/mshrs/mshrs_0/rpq/ram_addr &&
  soc1/dcache/mshrs/mshrs_0/rpq/ram_is_hella == soc2/dcache/mshrs/mshrs_0/rpq/ram_is_hella &&
  soc1/dcache/mshrs/mshrs_0/rpq/ram_sdq_id == soc2/dcache/mshrs/mshrs_0/rpq/ram_sdq_id &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_0_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_0_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_10_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_10_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_11_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_11_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_12_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_12_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_13_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_13_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_14_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_14_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_15_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_15_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_1_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_1_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_2_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_2_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_3_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_3_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_4_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_4_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_5_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_5_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_6_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_6_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_7_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_7_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_8_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_8_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_br_mask == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_br_mask &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_is_amo == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_is_amo &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_ldq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_ldq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_mem_cmd == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_mem_cmd &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_mem_signed == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_mem_signed &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_mem_size == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_mem_size &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_stq_idx == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_stq_idx &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_uses_ldq == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_uses_ldq &&
  soc1/dcache/mshrs/mshrs_0/rpq/uops_9_uses_stq == soc2/dcache/mshrs/mshrs_0/rpq/uops_9_uses_stq &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_0 == soc2/dcache/mshrs/mshrs_0/rpq/valids_0 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_1 == soc2/dcache/mshrs/mshrs_0/rpq/valids_1 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_10 == soc2/dcache/mshrs/mshrs_0/rpq/valids_10 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_11 == soc2/dcache/mshrs/mshrs_0/rpq/valids_11 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_12 == soc2/dcache/mshrs/mshrs_0/rpq/valids_12 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_13 == soc2/dcache/mshrs/mshrs_0/rpq/valids_13 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_14 == soc2/dcache/mshrs/mshrs_0/rpq/valids_14 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_15 == soc2/dcache/mshrs/mshrs_0/rpq/valids_15 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_2 == soc2/dcache/mshrs/mshrs_0/rpq/valids_2 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_3 == soc2/dcache/mshrs/mshrs_0/rpq/valids_3 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_4 == soc2/dcache/mshrs/mshrs_0/rpq/valids_4 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_5 == soc2/dcache/mshrs/mshrs_0/rpq/valids_5 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_6 == soc2/dcache/mshrs/mshrs_0/rpq/valids_6 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_7 == soc2/dcache/mshrs/mshrs_0/rpq/valids_7 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_8 == soc2/dcache/mshrs/mshrs_0/rpq/valids_8 &&
  soc1/dcache/mshrs/mshrs_0/rpq/valids_9 == soc2/dcache/mshrs/mshrs_0/rpq/valids_9 &&
  soc1/dcache/mshrs/mshrs_0/rpq/value == soc2/dcache/mshrs/mshrs_0/rpq/value &&
  soc1/dcache/mshrs/mshrs_0/rpq/value_1 == soc2/dcache/mshrs/mshrs_0/rpq/value_1 &&
  soc1/dcache/mshrs/mshrs_1/_T_589 == soc2/dcache/mshrs/mshrs_1/_T_589 &&
  soc1/dcache/mshrs/mshrs_1/commit_line == soc2/dcache/mshrs/mshrs_1/commit_line &&
  soc1/dcache/mshrs/mshrs_1/grant_had_data == soc2/dcache/mshrs/mshrs_1/grant_had_data &&
  soc1/dcache/mshrs/mshrs_1/grantack_bits_sink == soc2/dcache/mshrs/mshrs_1/grantack_bits_sink &&
  soc1/dcache/mshrs/mshrs_1/grantack_valid == soc2/dcache/mshrs/mshrs_1/grantack_valid &&
  soc1/dcache/mshrs/mshrs_1/meta_hazard == soc2/dcache/mshrs/mshrs_1/meta_hazard &&
  soc1/dcache/mshrs/mshrs_1/new_coh_state == soc2/dcache/mshrs/mshrs_1/new_coh_state &&
  soc1/dcache/mshrs/mshrs_1/refill_ctr == soc2/dcache/mshrs/mshrs_1/refill_ctr &&
  soc1/dcache/mshrs/mshrs_1/req_addr == soc2/dcache/mshrs/mshrs_1/req_addr &&
  soc1/dcache/mshrs/mshrs_1/req_needs_wb == soc2/dcache/mshrs/mshrs_1/req_needs_wb &&
  soc1/dcache/mshrs/mshrs_1/req_old_meta_coh_state == soc2/dcache/mshrs/mshrs_1/req_old_meta_coh_state &&
  soc1/dcache/mshrs/mshrs_1/req_old_meta_tag == soc2/dcache/mshrs/mshrs_1/req_old_meta_tag &&
  soc1/dcache/mshrs/mshrs_1/req_uop_mem_cmd == soc2/dcache/mshrs/mshrs_1/req_uop_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/req_way_en == soc2/dcache/mshrs/mshrs_1/req_way_en &&
  soc1/dcache/mshrs/mshrs_1/state == soc2/dcache/mshrs/mshrs_1/state &&
  soc1/dcache/mshrs/mshrs_1/rpq/maybe_full == soc2/dcache/mshrs/mshrs_1/rpq/maybe_full &&
  soc1/dcache/mshrs/mshrs_1/rpq/ram_addr == soc2/dcache/mshrs/mshrs_1/rpq/ram_addr &&
  soc1/dcache/mshrs/mshrs_1/rpq/ram_is_hella == soc2/dcache/mshrs/mshrs_1/rpq/ram_is_hella &&
  soc1/dcache/mshrs/mshrs_1/rpq/ram_sdq_id == soc2/dcache/mshrs/mshrs_1/rpq/ram_sdq_id &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_0_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_0_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_10_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_10_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_11_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_11_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_12_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_12_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_13_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_13_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_14_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_14_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_15_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_15_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_1_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_1_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_2_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_2_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_3_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_3_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_4_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_4_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_5_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_5_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_6_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_6_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_7_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_7_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_8_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_8_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_br_mask == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_br_mask &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_is_amo == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_is_amo &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_ldq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_ldq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_mem_cmd == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_mem_cmd &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_mem_signed == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_mem_signed &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_mem_size == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_mem_size &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_stq_idx == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_stq_idx &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_uses_ldq == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_uses_ldq &&
  soc1/dcache/mshrs/mshrs_1/rpq/uops_9_uses_stq == soc2/dcache/mshrs/mshrs_1/rpq/uops_9_uses_stq &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_0 == soc2/dcache/mshrs/mshrs_1/rpq/valids_0 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_1 == soc2/dcache/mshrs/mshrs_1/rpq/valids_1 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_10 == soc2/dcache/mshrs/mshrs_1/rpq/valids_10 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_11 == soc2/dcache/mshrs/mshrs_1/rpq/valids_11 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_12 == soc2/dcache/mshrs/mshrs_1/rpq/valids_12 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_13 == soc2/dcache/mshrs/mshrs_1/rpq/valids_13 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_14 == soc2/dcache/mshrs/mshrs_1/rpq/valids_14 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_15 == soc2/dcache/mshrs/mshrs_1/rpq/valids_15 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_2 == soc2/dcache/mshrs/mshrs_1/rpq/valids_2 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_3 == soc2/dcache/mshrs/mshrs_1/rpq/valids_3 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_4 == soc2/dcache/mshrs/mshrs_1/rpq/valids_4 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_5 == soc2/dcache/mshrs/mshrs_1/rpq/valids_5 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_6 == soc2/dcache/mshrs/mshrs_1/rpq/valids_6 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_7 == soc2/dcache/mshrs/mshrs_1/rpq/valids_7 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_8 == soc2/dcache/mshrs/mshrs_1/rpq/valids_8 &&
  soc1/dcache/mshrs/mshrs_1/rpq/valids_9 == soc2/dcache/mshrs/mshrs_1/rpq/valids_9 &&
  soc1/dcache/mshrs/mshrs_1/rpq/value == soc2/dcache/mshrs/mshrs_1/rpq/value &&
  soc1/dcache/mshrs/mshrs_1/rpq/value_1 == soc2/dcache/mshrs/mshrs_1/rpq/value_1 &&
  soc1/dcache/mshrs/respq/maybe_full == soc2/dcache/mshrs/respq/maybe_full &&
  soc1/dcache/mshrs/respq/ram_data == soc2/dcache/mshrs/respq/ram_data &&
  soc1/dcache/mshrs/respq/ram_is_hella == soc2/dcache/mshrs/respq/ram_is_hella &&
  soc1/dcache/mshrs/respq/uops_0_br_mask == soc2/dcache/mshrs/respq/uops_0_br_mask &&
  soc1/dcache/mshrs/respq/uops_0_is_amo == soc2/dcache/mshrs/respq/uops_0_is_amo &&
  soc1/dcache/mshrs/respq/uops_0_ldq_idx == soc2/dcache/mshrs/respq/uops_0_ldq_idx &&
  soc1/dcache/mshrs/respq/uops_0_stq_idx == soc2/dcache/mshrs/respq/uops_0_stq_idx &&
  soc1/dcache/mshrs/respq/uops_0_uses_ldq == soc2/dcache/mshrs/respq/uops_0_uses_ldq &&
  soc1/dcache/mshrs/respq/uops_0_uses_stq == soc2/dcache/mshrs/respq/uops_0_uses_stq &&
  soc1/dcache/mshrs/respq/uops_1_br_mask == soc2/dcache/mshrs/respq/uops_1_br_mask &&
  soc1/dcache/mshrs/respq/uops_1_is_amo == soc2/dcache/mshrs/respq/uops_1_is_amo &&
  soc1/dcache/mshrs/respq/uops_1_ldq_idx == soc2/dcache/mshrs/respq/uops_1_ldq_idx &&
  soc1/dcache/mshrs/respq/uops_1_stq_idx == soc2/dcache/mshrs/respq/uops_1_stq_idx &&
  soc1/dcache/mshrs/respq/uops_1_uses_ldq == soc2/dcache/mshrs/respq/uops_1_uses_ldq &&
  soc1/dcache/mshrs/respq/uops_1_uses_stq == soc2/dcache/mshrs/respq/uops_1_uses_stq &&
  soc1/dcache/mshrs/respq/uops_2_br_mask == soc2/dcache/mshrs/respq/uops_2_br_mask &&
  soc1/dcache/mshrs/respq/uops_2_is_amo == soc2/dcache/mshrs/respq/uops_2_is_amo &&
  soc1/dcache/mshrs/respq/uops_2_ldq_idx == soc2/dcache/mshrs/respq/uops_2_ldq_idx &&
  soc1/dcache/mshrs/respq/uops_2_stq_idx == soc2/dcache/mshrs/respq/uops_2_stq_idx &&
  soc1/dcache/mshrs/respq/uops_2_uses_ldq == soc2/dcache/mshrs/respq/uops_2_uses_ldq &&
  soc1/dcache/mshrs/respq/uops_2_uses_stq == soc2/dcache/mshrs/respq/uops_2_uses_stq &&
  soc1/dcache/mshrs/respq/uops_3_br_mask == soc2/dcache/mshrs/respq/uops_3_br_mask &&
  soc1/dcache/mshrs/respq/uops_3_is_amo == soc2/dcache/mshrs/respq/uops_3_is_amo &&
  soc1/dcache/mshrs/respq/uops_3_ldq_idx == soc2/dcache/mshrs/respq/uops_3_ldq_idx &&
  soc1/dcache/mshrs/respq/uops_3_stq_idx == soc2/dcache/mshrs/respq/uops_3_stq_idx &&
  soc1/dcache/mshrs/respq/uops_3_uses_ldq == soc2/dcache/mshrs/respq/uops_3_uses_ldq &&
  soc1/dcache/mshrs/respq/uops_3_uses_stq == soc2/dcache/mshrs/respq/uops_3_uses_stq &&
  soc1/dcache/mshrs/respq/valids_0 == soc2/dcache/mshrs/respq/valids_0 &&
  soc1/dcache/mshrs/respq/valids_1 == soc2/dcache/mshrs/respq/valids_1 &&
  soc1/dcache/mshrs/respq/valids_2 == soc2/dcache/mshrs/respq/valids_2 &&
  soc1/dcache/mshrs/respq/valids_3 == soc2/dcache/mshrs/respq/valids_3 &&
  soc1/dcache/mshrs/respq/value == soc2/dcache/mshrs/respq/value &&
  soc1/dcache/mshrs/respq/value_1 == soc2/dcache/mshrs/respq/value_1 &&
  soc1/dcache/prober/old_coh_state == soc2/dcache/prober/old_coh_state &&
  soc1/dcache/prober/req_address == soc2/dcache/prober/req_address &&
  soc1/dcache/prober/req_param == soc2/dcache/prober/req_param &&
  soc1/dcache/prober/req_size == soc2/dcache/prober/req_size &&
  soc1/dcache/prober/req_source == soc2/dcache/prober/req_source &&
  soc1/dcache/prober/state == soc2/dcache/prober/state &&
  soc1/dcache/prober/way_en == soc2/dcache/prober/way_en &&
  soc1/dcache/wb/acked == soc2/dcache/wb/acked &&
  soc1/dcache/wb/data_req_cnt == soc2/dcache/wb/data_req_cnt &&
  soc1/dcache/wb/r1_data_req_cnt == soc2/dcache/wb/r1_data_req_cnt &&
  soc1/dcache/wb/r1_data_req_fired == soc2/dcache/wb/r1_data_req_fired &&
  soc1/dcache/wb/r2_data_req_cnt == soc2/dcache/wb/r2_data_req_cnt &&
  soc1/dcache/wb/r2_data_req_fired == soc2/dcache/wb/r2_data_req_fired &&
  soc1/dcache/wb/req_idx == soc2/dcache/wb/req_idx &&
  soc1/dcache/wb/req_param == soc2/dcache/wb/req_param &&
  soc1/dcache/wb/req_tag == soc2/dcache/wb/req_tag &&
  soc1/dcache/wb/req_voluntary == soc2/dcache/wb/req_voluntary &&
  soc1/dcache/wb/req_way_en == soc2/dcache/wb/req_way_en &&
  soc1/dcache/wb/state == soc2/dcache/wb/state &&
  soc1/dcache/wb/wb_buffer_0 == soc2/dcache/wb/wb_buffer_0 &&
  soc1/dcache/wb/wb_buffer_1 == soc2/dcache/wb/wb_buffer_1 &&
  soc1/dcache/wb/wb_buffer_2 == soc2/dcache/wb/wb_buffer_2 &&
  soc1/dcache/wb/wb_buffer_3 == soc2/dcache/wb/wb_buffer_3 &&
  soc1/dcache/wb/wb_buffer_4 == soc2/dcache/wb/wb_buffer_4 &&
  soc1/dcache/wb/wb_buffer_5 == soc2/dcache/wb/wb_buffer_5 &&
  soc1/dcache/wb/wb_buffer_6 == soc2/dcache/wb/wb_buffer_6 &&
  soc1/dcache/wb/wb_buffer_7 == soc2/dcache/wb/wb_buffer_7 &&
  soc1/frontend/_T_105 == soc2/frontend/_T_105 &&
  soc1/frontend/_T_13_bits_addr == soc2/frontend/_T_13_bits_addr &&
  soc1/frontend/_T_13_bits_rs1 == soc2/frontend/_T_13_bits_rs1 &&
  soc1/frontend/_T_13_bits_rs2 == soc2/frontend/_T_13_bits_rs2 &&
  soc1/frontend/_T_13_valid == soc2/frontend/_T_13_valid &&
  soc1/frontend/_T_15_ae_inst == soc2/frontend/_T_15_ae_inst &&
  soc1/frontend/_T_15_pf_inst == soc2/frontend/_T_15_pf_inst &&
  soc1/frontend/_T_16 == soc2/frontend/_T_16 &&
  soc1/frontend/_T_238 == soc2/frontend/_T_238 &&
  soc1/frontend/_T_3 == soc2/frontend/_T_3 &&
  soc1/frontend/f3_prev_half == soc2/frontend/f3_prev_half &&
  soc1/frontend/f3_prev_is_half == soc2/frontend/f3_prev_is_half &&
  soc1/frontend/ras_read_idx == soc2/frontend/ras_read_idx &&
  soc1/frontend/s1_ghist_current_saw_branch_not_taken == soc2/frontend/s1_ghist_current_saw_branch_not_taken &&
  soc1/frontend/s1_ghist_new_saw_branch_not_taken == soc2/frontend/s1_ghist_new_saw_branch_not_taken &&
  soc1/frontend/s1_ghist_new_saw_branch_taken == soc2/frontend/s1_ghist_new_saw_branch_taken &&
  soc1/frontend/s1_ghist_old_history == soc2/frontend/s1_ghist_old_history &&
  soc1/frontend/s1_ghist_ras_idx == soc2/frontend/s1_ghist_ras_idx &&
  soc1/frontend/s1_is_replay == soc2/frontend/s1_is_replay &&
  soc1/frontend/s1_is_sfence == soc2/frontend/s1_is_sfence &&
  soc1/frontend/s1_valid == soc2/frontend/s1_valid &&
  soc1/frontend/s1_vpc == soc2/frontend/s1_vpc &&
  soc1/frontend/s2_ghist_current_saw_branch_not_taken == soc2/frontend/s2_ghist_current_saw_branch_not_taken &&
  soc1/frontend/s2_ghist_new_saw_branch_not_taken == soc2/frontend/s2_ghist_new_saw_branch_not_taken &&
  soc1/frontend/s2_ghist_new_saw_branch_taken == soc2/frontend/s2_ghist_new_saw_branch_taken &&
  soc1/frontend/s2_ghist_old_history == soc2/frontend/s2_ghist_old_history &&
  soc1/frontend/s2_ghist_ras_idx == soc2/frontend/s2_ghist_ras_idx &&
  soc1/frontend/s2_ppc == soc2/frontend/s2_ppc &&
  soc1/frontend/s2_tlb_miss == soc2/frontend/s2_tlb_miss &&
  soc1/frontend/s2_tlb_resp_ae_inst == soc2/frontend/s2_tlb_resp_ae_inst &&
  soc1/frontend/s2_tlb_resp_pf_inst == soc2/frontend/s2_tlb_resp_pf_inst &&
  soc1/frontend/s2_valid == soc2/frontend/s2_valid &&
  soc1/frontend/s2_vpc == soc2/frontend/s2_vpc &&
  soc1/frontend/bpd/_T_21 == soc2/frontend/bpd/_T_21 &&
  soc1/frontend/bpd/_T_22 == soc2/frontend/bpd/_T_22 &&
  soc1/frontend/bpd/_T_23 == soc2/frontend/bpd/_T_23 &&
  soc1/frontend/bpd/_T_8 == soc2/frontend/bpd/_T_8 &&
  soc1/frontend/f3/maybe_full == soc2/frontend/f3/maybe_full &&
  soc1/frontend/f3/ram_data == soc2/frontend/f3/ram_data &&
  soc1/frontend/f3/ram_fsrc == soc2/frontend/f3/ram_fsrc &&
  soc1/frontend/f3/ram_ghist_current_saw_branch_not_taken == soc2/frontend/f3/ram_ghist_current_saw_branch_not_taken &&
  soc1/frontend/f3/ram_ghist_new_saw_branch_not_taken == soc2/frontend/f3/ram_ghist_new_saw_branch_not_taken &&
  soc1/frontend/f3/ram_ghist_new_saw_branch_taken == soc2/frontend/f3/ram_ghist_new_saw_branch_taken &&
  soc1/frontend/f3/ram_ghist_old_history == soc2/frontend/f3/ram_ghist_old_history &&
  soc1/frontend/f3/ram_ghist_ras_idx == soc2/frontend/f3/ram_ghist_ras_idx &&
  soc1/frontend/f3/ram_mask == soc2/frontend/f3/ram_mask &&
  soc1/frontend/f3/ram_pc == soc2/frontend/f3/ram_pc &&
  soc1/frontend/f3/ram_xcpt_ae_inst == soc2/frontend/f3/ram_xcpt_ae_inst &&
  soc1/frontend/f3/ram_xcpt_pf_inst == soc2/frontend/f3/ram_xcpt_pf_inst &&
  soc1/frontend/f3_bpd_resp/maybe_full == soc2/frontend/f3_bpd_resp/maybe_full &&
  soc1/frontend/f3_bpd_resp/ram_meta_0 == soc2/frontend/f3_bpd_resp/ram_meta_0 &&
  soc1/frontend/f3_bpd_resp/ram_pc == soc2/frontend/f3_bpd_resp/ram_pc &&
  soc1/frontend/f3_bpd_resp/ram_preds_0_predicted_pc_bits == soc2/frontend/f3_bpd_resp/ram_preds_0_predicted_pc_bits &&
  soc1/frontend/f3_bpd_resp/ram_preds_0_predicted_pc_valid == soc2/frontend/f3_bpd_resp/ram_preds_0_predicted_pc_valid &&
  soc1/frontend/f3_bpd_resp/ram_preds_0_taken == soc2/frontend/f3_bpd_resp/ram_preds_0_taken &&
  soc1/frontend/f3_bpd_resp/ram_preds_1_predicted_pc_bits == soc2/frontend/f3_bpd_resp/ram_preds_1_predicted_pc_bits &&
  soc1/frontend/f3_bpd_resp/ram_preds_1_predicted_pc_valid == soc2/frontend/f3_bpd_resp/ram_preds_1_predicted_pc_valid &&
  soc1/frontend/f3_bpd_resp/ram_preds_1_taken == soc2/frontend/f3_bpd_resp/ram_preds_1_taken &&
  soc1/frontend/f3_bpd_resp/ram_preds_2_predicted_pc_bits == soc2/frontend/f3_bpd_resp/ram_preds_2_predicted_pc_bits &&
  soc1/frontend/f3_bpd_resp/ram_preds_2_predicted_pc_valid == soc2/frontend/f3_bpd_resp/ram_preds_2_predicted_pc_valid &&
  soc1/frontend/f3_bpd_resp/ram_preds_2_taken == soc2/frontend/f3_bpd_resp/ram_preds_2_taken &&
  soc1/frontend/f3_bpd_resp/ram_preds_3_predicted_pc_bits == soc2/frontend/f3_bpd_resp/ram_preds_3_predicted_pc_bits &&
  soc1/frontend/f3_bpd_resp/ram_preds_3_predicted_pc_valid == soc2/frontend/f3_bpd_resp/ram_preds_3_predicted_pc_valid &&
  soc1/frontend/f3_bpd_resp/ram_preds_3_taken == soc2/frontend/f3_bpd_resp/ram_preds_3_taken &&
  soc1/frontend/f4/maybe_full == soc2/frontend/f4/maybe_full &&
  soc1/frontend/f4/ram_bp_debug_if_oh_0 == soc2/frontend/f4/ram_bp_debug_if_oh_0 &&
  soc1/frontend/f4/ram_bp_debug_if_oh_1 == soc2/frontend/f4/ram_bp_debug_if_oh_1 &&
  soc1/frontend/f4/ram_bp_debug_if_oh_2 == soc2/frontend/f4/ram_bp_debug_if_oh_2 &&
  soc1/frontend/f4/ram_bp_debug_if_oh_3 == soc2/frontend/f4/ram_bp_debug_if_oh_3 &&
  soc1/frontend/f4/ram_bp_xcpt_if_oh_0 == soc2/frontend/f4/ram_bp_xcpt_if_oh_0 &&
  soc1/frontend/f4/ram_bp_xcpt_if_oh_1 == soc2/frontend/f4/ram_bp_xcpt_if_oh_1 &&
  soc1/frontend/f4/ram_bp_xcpt_if_oh_2 == soc2/frontend/f4/ram_bp_xcpt_if_oh_2 &&
  soc1/frontend/f4/ram_bp_xcpt_if_oh_3 == soc2/frontend/f4/ram_bp_xcpt_if_oh_3 &&
  soc1/frontend/f4/ram_bpd_meta_0 == soc2/frontend/f4/ram_bpd_meta_0 &&
  soc1/frontend/f4/ram_br_mask == soc2/frontend/f4/ram_br_mask &&
  soc1/frontend/f4/ram_cfi_idx_bits == soc2/frontend/f4/ram_cfi_idx_bits &&
  soc1/frontend/f4/ram_cfi_idx_valid == soc2/frontend/f4/ram_cfi_idx_valid &&
  soc1/frontend/f4/ram_cfi_is_call == soc2/frontend/f4/ram_cfi_is_call &&
  soc1/frontend/f4/ram_cfi_is_ret == soc2/frontend/f4/ram_cfi_is_ret &&
  soc1/frontend/f4/ram_cfi_type == soc2/frontend/f4/ram_cfi_type &&
  soc1/frontend/f4/ram_edge_inst_0 == soc2/frontend/f4/ram_edge_inst_0 &&
  soc1/frontend/f4/ram_exp_insts_0 == soc2/frontend/f4/ram_exp_insts_0 &&
  soc1/frontend/f4/ram_exp_insts_1 == soc2/frontend/f4/ram_exp_insts_1 &&
  soc1/frontend/f4/ram_exp_insts_2 == soc2/frontend/f4/ram_exp_insts_2 &&
  soc1/frontend/f4/ram_exp_insts_3 == soc2/frontend/f4/ram_exp_insts_3 &&
  soc1/frontend/f4/ram_fsrc == soc2/frontend/f4/ram_fsrc &&
  soc1/frontend/f4/ram_ghist_current_saw_branch_not_taken == soc2/frontend/f4/ram_ghist_current_saw_branch_not_taken &&
  soc1/frontend/f4/ram_ghist_new_saw_branch_not_taken == soc2/frontend/f4/ram_ghist_new_saw_branch_not_taken &&
  soc1/frontend/f4/ram_ghist_new_saw_branch_taken == soc2/frontend/f4/ram_ghist_new_saw_branch_taken &&
  soc1/frontend/f4/ram_ghist_old_history == soc2/frontend/f4/ram_ghist_old_history &&
  soc1/frontend/f4/ram_ghist_ras_idx == soc2/frontend/f4/ram_ghist_ras_idx &&
  soc1/frontend/f4/ram_insts_0 == soc2/frontend/f4/ram_insts_0 &&
  soc1/frontend/f4/ram_insts_1 == soc2/frontend/f4/ram_insts_1 &&
  soc1/frontend/f4/ram_insts_2 == soc2/frontend/f4/ram_insts_2 &&
  soc1/frontend/f4/ram_insts_3 == soc2/frontend/f4/ram_insts_3 &&
  soc1/frontend/f4/ram_mask == soc2/frontend/f4/ram_mask &&
  soc1/frontend/f4/ram_pc == soc2/frontend/f4/ram_pc &&
  soc1/frontend/f4/ram_ras_top == soc2/frontend/f4/ram_ras_top &&
  soc1/frontend/f4/ram_sfbs_0 == soc2/frontend/f4/ram_sfbs_0 &&
  soc1/frontend/f4/ram_sfbs_1 == soc2/frontend/f4/ram_sfbs_1 &&
  soc1/frontend/f4/ram_sfbs_2 == soc2/frontend/f4/ram_sfbs_2 &&
  soc1/frontend/f4/ram_sfbs_3 == soc2/frontend/f4/ram_sfbs_3 &&
  soc1/frontend/f4/ram_shadowed_mask_0 == soc2/frontend/f4/ram_shadowed_mask_0 &&
  soc1/frontend/f4/ram_shadowed_mask_1 == soc2/frontend/f4/ram_shadowed_mask_1 &&
  soc1/frontend/f4/ram_shadowed_mask_2 == soc2/frontend/f4/ram_shadowed_mask_2 &&
  soc1/frontend/f4/ram_shadowed_mask_3 == soc2/frontend/f4/ram_shadowed_mask_3 &&
  soc1/frontend/f4/ram_xcpt_ae_if == soc2/frontend/f4/ram_xcpt_ae_if &&
  soc1/frontend/f4/ram_xcpt_pf_if == soc2/frontend/f4/ram_xcpt_pf_if &&
  soc1/frontend/f4_btb_corrections/deq_ptr_value == soc2/frontend/f4_btb_corrections/deq_ptr_value &&
  soc1/frontend/f4_btb_corrections/enq_ptr_value == soc2/frontend/f4_btb_corrections/enq_ptr_value &&
  soc1/frontend/f4_btb_corrections/maybe_full == soc2/frontend/f4_btb_corrections/maybe_full &&
  soc1/frontend/f4_btb_corrections/ram_br_mask == soc2/frontend/f4_btb_corrections/ram_br_mask &&
  soc1/frontend/f4_btb_corrections/ram_btb_mispredicts == soc2/frontend/f4_btb_corrections/ram_btb_mispredicts &&
  soc1/frontend/f4_btb_corrections/ram_cfi_idx_bits == soc2/frontend/f4_btb_corrections/ram_cfi_idx_bits &&
  soc1/frontend/f4_btb_corrections/ram_cfi_idx_valid == soc2/frontend/f4_btb_corrections/ram_cfi_idx_valid &&
  soc1/frontend/f4_btb_corrections/ram_cfi_is_br == soc2/frontend/f4_btb_corrections/ram_cfi_is_br &&
  soc1/frontend/f4_btb_corrections/ram_cfi_is_jal == soc2/frontend/f4_btb_corrections/ram_cfi_is_jal &&
  soc1/frontend/f4_btb_corrections/ram_cfi_mispredicted == soc2/frontend/f4_btb_corrections/ram_cfi_mispredicted &&
  soc1/frontend/f4_btb_corrections/ram_cfi_taken == soc2/frontend/f4_btb_corrections/ram_cfi_taken &&
  soc1/frontend/f4_btb_corrections/ram_ghist_old_history == soc2/frontend/f4_btb_corrections/ram_ghist_old_history &&
  soc1/frontend/f4_btb_corrections/ram_is_mispredict_update == soc2/frontend/f4_btb_corrections/ram_is_mispredict_update &&
  soc1/frontend/f4_btb_corrections/ram_is_repair_update == soc2/frontend/f4_btb_corrections/ram_is_repair_update &&
  soc1/frontend/f4_btb_corrections/ram_meta_0 == soc2/frontend/f4_btb_corrections/ram_meta_0 &&
  soc1/frontend/f4_btb_corrections/ram_pc == soc2/frontend/f4_btb_corrections/ram_pc &&
  soc1/frontend/f4_btb_corrections/ram_target == soc2/frontend/f4_btb_corrections/ram_target &&
  soc1/frontend/icache/_T_22 == soc2/frontend/icache/_T_22 &&
  soc1/frontend/icache/_T_6 == soc2/frontend/icache/_T_6 &&
  soc1/frontend/icache/invalidated == soc2/frontend/icache/invalidated &&
  soc1/frontend/icache/refill_paddr == soc2/frontend/icache/refill_paddr &&
  soc1/frontend/icache/refill_valid == soc2/frontend/icache/refill_valid &&
  soc1/frontend/icache/s1_valid == soc2/frontend/icache/s1_valid &&
  soc1/frontend/icache/s2_dout_0 == soc2/frontend/icache/s2_dout_0 &&
  soc1/frontend/icache/s2_dout_1 == soc2/frontend/icache/s2_dout_1 &&
  soc1/frontend/icache/s2_dout_2 == soc2/frontend/icache/s2_dout_2 &&
  soc1/frontend/icache/s2_dout_3 == soc2/frontend/icache/s2_dout_3 &&
  soc1/frontend/icache/s2_hit == soc2/frontend/icache/s2_hit &&
  soc1/frontend/icache/s2_tag_hit_0 == soc2/frontend/icache/s2_tag_hit_0 &&
  soc1/frontend/icache/s2_tag_hit_1 == soc2/frontend/icache/s2_tag_hit_1 &&
  soc1/frontend/icache/s2_tag_hit_2 == soc2/frontend/icache/s2_tag_hit_2 &&
  soc1/frontend/icache/s2_tag_hit_3 == soc2/frontend/icache/s2_tag_hit_3 &&
  soc1/frontend/icache/s2_valid == soc2/frontend/icache/s2_valid &&
  soc1/frontend/icache/vb_array == soc2/frontend/icache/vb_array &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_0 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_0 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_1 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_1 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_10 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_10 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_11 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_11 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_12 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_12 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_13 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_13 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_14 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_14 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_15 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_15 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_2 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_2 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_3 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_3 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_4 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_4 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_5 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_5 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_6 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_6 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_7 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_7 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_8 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_8 &&
  soc1/frontend/icache/MaxPeriodFibonacciLFSR/state_9 == soc2/frontend/icache/MaxPeriodFibonacciLFSR/state_9 &&
  soc1/frontend/ras/_T_2 == soc2/frontend/ras/_T_2 &&
  soc1/frontend/ras/_T_3 == soc2/frontend/ras/_T_3 &&
  soc1/frontend/ras/_T_4 == soc2/frontend/ras/_T_4 &&
  soc1/frontend/ras/ras_0 == soc2/frontend/ras/ras_0 &&
  soc1/frontend/ras/ras_1 == soc2/frontend/ras/ras_1 &&
  soc1/frontend/ras/ras_10 == soc2/frontend/ras/ras_10 &&
  soc1/frontend/ras/ras_11 == soc2/frontend/ras/ras_11 &&
  soc1/frontend/ras/ras_12 == soc2/frontend/ras/ras_12 &&
  soc1/frontend/ras/ras_13 == soc2/frontend/ras/ras_13 &&
  soc1/frontend/ras/ras_14 == soc2/frontend/ras/ras_14 &&
  soc1/frontend/ras/ras_15 == soc2/frontend/ras/ras_15 &&
  soc1/frontend/ras/ras_16 == soc2/frontend/ras/ras_16 &&
  soc1/frontend/ras/ras_17 == soc2/frontend/ras/ras_17 &&
  soc1/frontend/ras/ras_18 == soc2/frontend/ras/ras_18 &&
  soc1/frontend/ras/ras_19 == soc2/frontend/ras/ras_19 &&
  soc1/frontend/ras/ras_2 == soc2/frontend/ras/ras_2 &&
  soc1/frontend/ras/ras_20 == soc2/frontend/ras/ras_20 &&
  soc1/frontend/ras/ras_21 == soc2/frontend/ras/ras_21 &&
  soc1/frontend/ras/ras_22 == soc2/frontend/ras/ras_22 &&
  soc1/frontend/ras/ras_23 == soc2/frontend/ras/ras_23 &&
  soc1/frontend/ras/ras_24 == soc2/frontend/ras/ras_24 &&
  soc1/frontend/ras/ras_25 == soc2/frontend/ras/ras_25 &&
  soc1/frontend/ras/ras_26 == soc2/frontend/ras/ras_26 &&
  soc1/frontend/ras/ras_27 == soc2/frontend/ras/ras_27 &&
  soc1/frontend/ras/ras_28 == soc2/frontend/ras/ras_28 &&
  soc1/frontend/ras/ras_29 == soc2/frontend/ras/ras_29 &&
  soc1/frontend/ras/ras_3 == soc2/frontend/ras/ras_3 &&
  soc1/frontend/ras/ras_30 == soc2/frontend/ras/ras_30 &&
  soc1/frontend/ras/ras_31 == soc2/frontend/ras/ras_31 &&
  soc1/frontend/ras/ras_4 == soc2/frontend/ras/ras_4 &&
  soc1/frontend/ras/ras_5 == soc2/frontend/ras/ras_5 &&
  soc1/frontend/ras/ras_6 == soc2/frontend/ras/ras_6 &&
  soc1/frontend/ras/ras_7 == soc2/frontend/ras/ras_7 &&
  soc1/frontend/ras/ras_8 == soc2/frontend/ras/ras_8 &&
  soc1/frontend/ras/ras_9 == soc2/frontend/ras/ras_9 &&
  soc1/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_0 == soc2/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_0 &&
  soc1/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_1 == soc2/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_1 &&
  soc1/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_2 == soc2/intsink/SynchronizerShiftReg_w1_d3/NonSyncResetSynchronizerPrimitiveShiftReg_d3/sync_2 &&
  soc1/lsu/_T_1162 == soc2/lsu/_T_1162 &&
  soc1/lsu/_T_1454 == soc2/lsu/_T_1454 &&
  soc1/lsu/_T_1457 == soc2/lsu/_T_1457 &&
  soc1/lsu/_T_1458 == soc2/lsu/_T_1458 &&
  soc1/lsu/_T_1478 == soc2/lsu/_T_1478 &&
  soc1/lsu/_T_1481 == soc2/lsu/_T_1481 &&
  soc1/lsu/_T_1482 == soc2/lsu/_T_1482 &&
  soc1/lsu/_T_1495 == soc2/lsu/_T_1495 &&
  soc1/lsu/_T_1496 == soc2/lsu/_T_1496 &&
  soc1/lsu/_T_1519 == soc2/lsu/_T_1519 &&
  soc1/lsu/_T_1520 == soc2/lsu/_T_1520 &&
  soc1/lsu/_T_1525 == soc2/lsu/_T_1525 &&
  soc1/lsu/_T_1617 == soc2/lsu/_T_1617 &&
  soc1/lsu/_T_1624 == soc2/lsu/_T_1624 &&
  soc1/lsu/_T_1701 == soc2/lsu/_T_1701 &&
  soc1/lsu/_T_1708 == soc2/lsu/_T_1708 &&
  soc1/lsu/_T_1785 == soc2/lsu/_T_1785 &&
  soc1/lsu/_T_1792 == soc2/lsu/_T_1792 &&
  soc1/lsu/_T_1869 == soc2/lsu/_T_1869 &&
  soc1/lsu/_T_1876 == soc2/lsu/_T_1876 &&
  soc1/lsu/_T_1953 == soc2/lsu/_T_1953 &&
  soc1/lsu/_T_1960 == soc2/lsu/_T_1960 &&
  soc1/lsu/_T_2037 == soc2/lsu/_T_2037 &&
  soc1/lsu/_T_2044 == soc2/lsu/_T_2044 &&
  soc1/lsu/_T_2121 == soc2/lsu/_T_2121 &&
  soc1/lsu/_T_2128 == soc2/lsu/_T_2128 &&
  soc1/lsu/_T_2205 == soc2/lsu/_T_2205 &&
  soc1/lsu/_T_2212 == soc2/lsu/_T_2212 &&
  soc1/lsu/_T_2289 == soc2/lsu/_T_2289 &&
  soc1/lsu/_T_2296 == soc2/lsu/_T_2296 &&
  soc1/lsu/_T_2373 == soc2/lsu/_T_2373 &&
  soc1/lsu/_T_2380 == soc2/lsu/_T_2380 &&
  soc1/lsu/_T_2457 == soc2/lsu/_T_2457 &&
  soc1/lsu/_T_2464 == soc2/lsu/_T_2464 &&
  soc1/lsu/_T_2541 == soc2/lsu/_T_2541 &&
  soc1/lsu/_T_2548 == soc2/lsu/_T_2548 &&
  soc1/lsu/_T_2625 == soc2/lsu/_T_2625 &&
  soc1/lsu/_T_2632 == soc2/lsu/_T_2632 &&
  soc1/lsu/_T_2709 == soc2/lsu/_T_2709 &&
  soc1/lsu/_T_2716 == soc2/lsu/_T_2716 &&
  soc1/lsu/_T_2793 == soc2/lsu/_T_2793 &&
  soc1/lsu/_T_2800 == soc2/lsu/_T_2800 &&
  soc1/lsu/_T_2877 == soc2/lsu/_T_2877 &&
  soc1/lsu/_T_2884 == soc2/lsu/_T_2884 &&
  soc1/lsu/_T_2917 == soc2/lsu/_T_2917 &&
  soc1/lsu/_T_2923 == soc2/lsu/_T_2923 &&
  soc1/lsu/_T_2927 == soc2/lsu/_T_2927 &&
  soc1/lsu/_T_2962 == soc2/lsu/_T_2962 &&
  soc1/lsu/_T_2968 == soc2/lsu/_T_2968 &&
  soc1/lsu/_T_2972 == soc2/lsu/_T_2972 &&
  soc1/lsu/_T_3007 == soc2/lsu/_T_3007 &&
  soc1/lsu/_T_3013 == soc2/lsu/_T_3013 &&
  soc1/lsu/_T_3017 == soc2/lsu/_T_3017 &&
  soc1/lsu/_T_3052 == soc2/lsu/_T_3052 &&
  soc1/lsu/_T_3058 == soc2/lsu/_T_3058 &&
  soc1/lsu/_T_3062 == soc2/lsu/_T_3062 &&
  soc1/lsu/_T_3097 == soc2/lsu/_T_3097 &&
  soc1/lsu/_T_3103 == soc2/lsu/_T_3103 &&
  soc1/lsu/_T_3107 == soc2/lsu/_T_3107 &&
  soc1/lsu/_T_3142 == soc2/lsu/_T_3142 &&
  soc1/lsu/_T_3148 == soc2/lsu/_T_3148 &&
  soc1/lsu/_T_3152 == soc2/lsu/_T_3152 &&
  soc1/lsu/_T_3187 == soc2/lsu/_T_3187 &&
  soc1/lsu/_T_3193 == soc2/lsu/_T_3193 &&
  soc1/lsu/_T_3197 == soc2/lsu/_T_3197 &&
  soc1/lsu/_T_3232 == soc2/lsu/_T_3232 &&
  soc1/lsu/_T_3238 == soc2/lsu/_T_3238 &&
  soc1/lsu/_T_3242 == soc2/lsu/_T_3242 &&
  soc1/lsu/_T_3277 == soc2/lsu/_T_3277 &&
  soc1/lsu/_T_3283 == soc2/lsu/_T_3283 &&
  soc1/lsu/_T_3287 == soc2/lsu/_T_3287 &&
  soc1/lsu/_T_3322 == soc2/lsu/_T_3322 &&
  soc1/lsu/_T_3328 == soc2/lsu/_T_3328 &&
  soc1/lsu/_T_3332 == soc2/lsu/_T_3332 &&
  soc1/lsu/_T_3367 == soc2/lsu/_T_3367 &&
  soc1/lsu/_T_3373 == soc2/lsu/_T_3373 &&
  soc1/lsu/_T_3377 == soc2/lsu/_T_3377 &&
  soc1/lsu/_T_3412 == soc2/lsu/_T_3412 &&
  soc1/lsu/_T_3418 == soc2/lsu/_T_3418 &&
  soc1/lsu/_T_3422 == soc2/lsu/_T_3422 &&
  soc1/lsu/_T_3457 == soc2/lsu/_T_3457 &&
  soc1/lsu/_T_3463 == soc2/lsu/_T_3463 &&
  soc1/lsu/_T_3467 == soc2/lsu/_T_3467 &&
  soc1/lsu/_T_3502 == soc2/lsu/_T_3502 &&
  soc1/lsu/_T_3508 == soc2/lsu/_T_3508 &&
  soc1/lsu/_T_3512 == soc2/lsu/_T_3512 &&
  soc1/lsu/_T_3547 == soc2/lsu/_T_3547 &&
  soc1/lsu/_T_3553 == soc2/lsu/_T_3553 &&
  soc1/lsu/_T_3557 == soc2/lsu/_T_3557 &&
  soc1/lsu/_T_3592 == soc2/lsu/_T_3592 &&
  soc1/lsu/_T_3598 == soc2/lsu/_T_3598 &&
  soc1/lsu/_T_3602 == soc2/lsu/_T_3602 &&
  soc1/lsu/_T_3626 == soc2/lsu/_T_3626 &&
  soc1/lsu/_T_3647 == soc2/lsu/_T_3647 &&
  soc1/lsu/_T_3648 == soc2/lsu/_T_3648 &&
  soc1/lsu/_T_4045 == soc2/lsu/_T_4045 &&
  soc1/lsu/_T_4046 == soc2/lsu/_T_4046 &&
  soc1/lsu/_T_4048 == soc2/lsu/_T_4048 &&
  soc1/lsu/_T_623 == soc2/lsu/_T_623 &&
  soc1/lsu/_T_633 == soc2/lsu/_T_633 &&
  soc1/lsu/clr_bsy_brmask_0 == soc2/lsu/clr_bsy_brmask_0 &&
  soc1/lsu/clr_bsy_rob_idx_0 == soc2/lsu/clr_bsy_rob_idx_0 &&
  soc1/lsu/clr_bsy_valid_0 == soc2/lsu/clr_bsy_valid_0 &&
  soc1/lsu/fired_load_incoming_0 == soc2/lsu/fired_load_incoming_0 &&
  soc1/lsu/fired_load_retry_0 == soc2/lsu/fired_load_retry_0 &&
  soc1/lsu/fired_load_wakeup_0 == soc2/lsu/fired_load_wakeup_0 &&
  soc1/lsu/fired_release_0 == soc2/lsu/fired_release_0 &&
  soc1/lsu/fired_sfence_0 == soc2/lsu/fired_sfence_0 &&
  soc1/lsu/fired_sta_incoming_0 == soc2/lsu/fired_sta_incoming_0 &&
  soc1/lsu/fired_sta_retry_0 == soc2/lsu/fired_sta_retry_0 &&
  soc1/lsu/fired_stad_incoming_0 == soc2/lsu/fired_stad_incoming_0 &&
  soc1/lsu/fired_std_incoming_0 == soc2/lsu/fired_std_incoming_0 &&
  soc1/lsu/fired_stdf_incoming == soc2/lsu/fired_stdf_incoming &&
  soc1/lsu/hella_paddr == soc2/lsu/hella_paddr &&
  soc1/lsu/hella_req_addr == soc2/lsu/hella_req_addr &&
  soc1/lsu/hella_state == soc2/lsu/hella_state &&
  soc1/lsu/hella_xcpt_ae_ld == soc2/lsu/hella_xcpt_ae_ld &&
  soc1/lsu/hella_xcpt_ae_st == soc2/lsu/hella_xcpt_ae_st &&
  soc1/lsu/hella_xcpt_ma_ld == soc2/lsu/hella_xcpt_ma_ld &&
  soc1/lsu/hella_xcpt_ma_st == soc2/lsu/hella_xcpt_ma_st &&
  soc1/lsu/hella_xcpt_pf_ld == soc2/lsu/hella_xcpt_pf_ld &&
  soc1/lsu/hella_xcpt_pf_st == soc2/lsu/hella_xcpt_pf_st &&
  soc1/lsu/ldq_0_bits_addr_bits == soc2/lsu/ldq_0_bits_addr_bits &&
  soc1/lsu/ldq_0_bits_addr_is_uncacheable == soc2/lsu/ldq_0_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_0_bits_addr_is_virtual == soc2/lsu/ldq_0_bits_addr_is_virtual &&
  soc1/lsu/ldq_0_bits_addr_valid == soc2/lsu/ldq_0_bits_addr_valid &&
  soc1/lsu/ldq_0_bits_executed == soc2/lsu/ldq_0_bits_executed &&
  soc1/lsu/ldq_0_bits_forward_std_val == soc2/lsu/ldq_0_bits_forward_std_val &&
  soc1/lsu/ldq_0_bits_forward_stq_idx == soc2/lsu/ldq_0_bits_forward_stq_idx &&
  soc1/lsu/ldq_0_bits_observed == soc2/lsu/ldq_0_bits_observed &&
  soc1/lsu/ldq_0_bits_order_fail == soc2/lsu/ldq_0_bits_order_fail &&
  soc1/lsu/ldq_0_bits_st_dep_mask == soc2/lsu/ldq_0_bits_st_dep_mask &&
  soc1/lsu/ldq_0_bits_succeeded == soc2/lsu/ldq_0_bits_succeeded &&
  soc1/lsu/ldq_0_bits_uop_br_mask == soc2/lsu/ldq_0_bits_uop_br_mask &&
  soc1/lsu/ldq_0_bits_uop_ctrl_is_load == soc2/lsu/ldq_0_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_0_bits_uop_ctrl_is_sta == soc2/lsu/ldq_0_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_0_bits_uop_dst_rtype == soc2/lsu/ldq_0_bits_uop_dst_rtype &&
  soc1/lsu/ldq_0_bits_uop_fp_val == soc2/lsu/ldq_0_bits_uop_fp_val &&
  soc1/lsu/ldq_0_bits_uop_is_amo == soc2/lsu/ldq_0_bits_uop_is_amo &&
  soc1/lsu/ldq_0_bits_uop_is_fence == soc2/lsu/ldq_0_bits_uop_is_fence &&
  soc1/lsu/ldq_0_bits_uop_ldq_idx == soc2/lsu/ldq_0_bits_uop_ldq_idx &&
  soc1/lsu/ldq_0_bits_uop_mem_cmd == soc2/lsu/ldq_0_bits_uop_mem_cmd &&
  soc1/lsu/ldq_0_bits_uop_mem_signed == soc2/lsu/ldq_0_bits_uop_mem_signed &&
  soc1/lsu/ldq_0_bits_uop_mem_size == soc2/lsu/ldq_0_bits_uop_mem_size &&
  soc1/lsu/ldq_0_bits_uop_pdst == soc2/lsu/ldq_0_bits_uop_pdst &&
  soc1/lsu/ldq_0_bits_uop_rob_idx == soc2/lsu/ldq_0_bits_uop_rob_idx &&
  soc1/lsu/ldq_0_bits_uop_stq_idx == soc2/lsu/ldq_0_bits_uop_stq_idx &&
  soc1/lsu/ldq_0_bits_uop_uopc == soc2/lsu/ldq_0_bits_uop_uopc &&
  soc1/lsu/ldq_0_bits_uop_uses_ldq == soc2/lsu/ldq_0_bits_uop_uses_ldq &&
  soc1/lsu/ldq_0_bits_uop_uses_stq == soc2/lsu/ldq_0_bits_uop_uses_stq &&
  soc1/lsu/ldq_0_bits_youngest_stq_idx == soc2/lsu/ldq_0_bits_youngest_stq_idx &&
  soc1/lsu/ldq_0_valid == soc2/lsu/ldq_0_valid &&
  soc1/lsu/ldq_10_bits_addr_bits == soc2/lsu/ldq_10_bits_addr_bits &&
  soc1/lsu/ldq_10_bits_addr_is_uncacheable == soc2/lsu/ldq_10_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_10_bits_addr_is_virtual == soc2/lsu/ldq_10_bits_addr_is_virtual &&
  soc1/lsu/ldq_10_bits_addr_valid == soc2/lsu/ldq_10_bits_addr_valid &&
  soc1/lsu/ldq_10_bits_executed == soc2/lsu/ldq_10_bits_executed &&
  soc1/lsu/ldq_10_bits_forward_std_val == soc2/lsu/ldq_10_bits_forward_std_val &&
  soc1/lsu/ldq_10_bits_forward_stq_idx == soc2/lsu/ldq_10_bits_forward_stq_idx &&
  soc1/lsu/ldq_10_bits_observed == soc2/lsu/ldq_10_bits_observed &&
  soc1/lsu/ldq_10_bits_order_fail == soc2/lsu/ldq_10_bits_order_fail &&
  soc1/lsu/ldq_10_bits_st_dep_mask == soc2/lsu/ldq_10_bits_st_dep_mask &&
  soc1/lsu/ldq_10_bits_succeeded == soc2/lsu/ldq_10_bits_succeeded &&
  soc1/lsu/ldq_10_bits_uop_br_mask == soc2/lsu/ldq_10_bits_uop_br_mask &&
  soc1/lsu/ldq_10_bits_uop_ctrl_is_load == soc2/lsu/ldq_10_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_10_bits_uop_ctrl_is_sta == soc2/lsu/ldq_10_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_10_bits_uop_dst_rtype == soc2/lsu/ldq_10_bits_uop_dst_rtype &&
  soc1/lsu/ldq_10_bits_uop_fp_val == soc2/lsu/ldq_10_bits_uop_fp_val &&
  soc1/lsu/ldq_10_bits_uop_is_amo == soc2/lsu/ldq_10_bits_uop_is_amo &&
  soc1/lsu/ldq_10_bits_uop_is_fence == soc2/lsu/ldq_10_bits_uop_is_fence &&
  soc1/lsu/ldq_10_bits_uop_ldq_idx == soc2/lsu/ldq_10_bits_uop_ldq_idx &&
  soc1/lsu/ldq_10_bits_uop_mem_cmd == soc2/lsu/ldq_10_bits_uop_mem_cmd &&
  soc1/lsu/ldq_10_bits_uop_mem_signed == soc2/lsu/ldq_10_bits_uop_mem_signed &&
  soc1/lsu/ldq_10_bits_uop_mem_size == soc2/lsu/ldq_10_bits_uop_mem_size &&
  soc1/lsu/ldq_10_bits_uop_pdst == soc2/lsu/ldq_10_bits_uop_pdst &&
  soc1/lsu/ldq_10_bits_uop_rob_idx == soc2/lsu/ldq_10_bits_uop_rob_idx &&
  soc1/lsu/ldq_10_bits_uop_stq_idx == soc2/lsu/ldq_10_bits_uop_stq_idx &&
  soc1/lsu/ldq_10_bits_uop_uopc == soc2/lsu/ldq_10_bits_uop_uopc &&
  soc1/lsu/ldq_10_bits_uop_uses_ldq == soc2/lsu/ldq_10_bits_uop_uses_ldq &&
  soc1/lsu/ldq_10_bits_uop_uses_stq == soc2/lsu/ldq_10_bits_uop_uses_stq &&
  soc1/lsu/ldq_10_bits_youngest_stq_idx == soc2/lsu/ldq_10_bits_youngest_stq_idx &&
  soc1/lsu/ldq_10_valid == soc2/lsu/ldq_10_valid &&
  soc1/lsu/ldq_11_bits_addr_bits == soc2/lsu/ldq_11_bits_addr_bits &&
  soc1/lsu/ldq_11_bits_addr_is_uncacheable == soc2/lsu/ldq_11_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_11_bits_addr_is_virtual == soc2/lsu/ldq_11_bits_addr_is_virtual &&
  soc1/lsu/ldq_11_bits_addr_valid == soc2/lsu/ldq_11_bits_addr_valid &&
  soc1/lsu/ldq_11_bits_executed == soc2/lsu/ldq_11_bits_executed &&
  soc1/lsu/ldq_11_bits_forward_std_val == soc2/lsu/ldq_11_bits_forward_std_val &&
  soc1/lsu/ldq_11_bits_forward_stq_idx == soc2/lsu/ldq_11_bits_forward_stq_idx &&
  soc1/lsu/ldq_11_bits_observed == soc2/lsu/ldq_11_bits_observed &&
  soc1/lsu/ldq_11_bits_order_fail == soc2/lsu/ldq_11_bits_order_fail &&
  soc1/lsu/ldq_11_bits_st_dep_mask == soc2/lsu/ldq_11_bits_st_dep_mask &&
  soc1/lsu/ldq_11_bits_succeeded == soc2/lsu/ldq_11_bits_succeeded &&
  soc1/lsu/ldq_11_bits_uop_br_mask == soc2/lsu/ldq_11_bits_uop_br_mask &&
  soc1/lsu/ldq_11_bits_uop_ctrl_is_load == soc2/lsu/ldq_11_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_11_bits_uop_ctrl_is_sta == soc2/lsu/ldq_11_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_11_bits_uop_dst_rtype == soc2/lsu/ldq_11_bits_uop_dst_rtype &&
  soc1/lsu/ldq_11_bits_uop_fp_val == soc2/lsu/ldq_11_bits_uop_fp_val &&
  soc1/lsu/ldq_11_bits_uop_is_amo == soc2/lsu/ldq_11_bits_uop_is_amo &&
  soc1/lsu/ldq_11_bits_uop_is_fence == soc2/lsu/ldq_11_bits_uop_is_fence &&
  soc1/lsu/ldq_11_bits_uop_ldq_idx == soc2/lsu/ldq_11_bits_uop_ldq_idx &&
  soc1/lsu/ldq_11_bits_uop_mem_cmd == soc2/lsu/ldq_11_bits_uop_mem_cmd &&
  soc1/lsu/ldq_11_bits_uop_mem_signed == soc2/lsu/ldq_11_bits_uop_mem_signed &&
  soc1/lsu/ldq_11_bits_uop_mem_size == soc2/lsu/ldq_11_bits_uop_mem_size &&
  soc1/lsu/ldq_11_bits_uop_pdst == soc2/lsu/ldq_11_bits_uop_pdst &&
  soc1/lsu/ldq_11_bits_uop_rob_idx == soc2/lsu/ldq_11_bits_uop_rob_idx &&
  soc1/lsu/ldq_11_bits_uop_stq_idx == soc2/lsu/ldq_11_bits_uop_stq_idx &&
  soc1/lsu/ldq_11_bits_uop_uopc == soc2/lsu/ldq_11_bits_uop_uopc &&
  soc1/lsu/ldq_11_bits_uop_uses_ldq == soc2/lsu/ldq_11_bits_uop_uses_ldq &&
  soc1/lsu/ldq_11_bits_uop_uses_stq == soc2/lsu/ldq_11_bits_uop_uses_stq &&
  soc1/lsu/ldq_11_bits_youngest_stq_idx == soc2/lsu/ldq_11_bits_youngest_stq_idx &&
  soc1/lsu/ldq_11_valid == soc2/lsu/ldq_11_valid &&
  soc1/lsu/ldq_12_bits_addr_bits == soc2/lsu/ldq_12_bits_addr_bits &&
  soc1/lsu/ldq_12_bits_addr_is_uncacheable == soc2/lsu/ldq_12_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_12_bits_addr_is_virtual == soc2/lsu/ldq_12_bits_addr_is_virtual &&
  soc1/lsu/ldq_12_bits_addr_valid == soc2/lsu/ldq_12_bits_addr_valid &&
  soc1/lsu/ldq_12_bits_executed == soc2/lsu/ldq_12_bits_executed &&
  soc1/lsu/ldq_12_bits_forward_std_val == soc2/lsu/ldq_12_bits_forward_std_val &&
  soc1/lsu/ldq_12_bits_forward_stq_idx == soc2/lsu/ldq_12_bits_forward_stq_idx &&
  soc1/lsu/ldq_12_bits_observed == soc2/lsu/ldq_12_bits_observed &&
  soc1/lsu/ldq_12_bits_order_fail == soc2/lsu/ldq_12_bits_order_fail &&
  soc1/lsu/ldq_12_bits_st_dep_mask == soc2/lsu/ldq_12_bits_st_dep_mask &&
  soc1/lsu/ldq_12_bits_succeeded == soc2/lsu/ldq_12_bits_succeeded &&
  soc1/lsu/ldq_12_bits_uop_br_mask == soc2/lsu/ldq_12_bits_uop_br_mask &&
  soc1/lsu/ldq_12_bits_uop_ctrl_is_load == soc2/lsu/ldq_12_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_12_bits_uop_ctrl_is_sta == soc2/lsu/ldq_12_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_12_bits_uop_dst_rtype == soc2/lsu/ldq_12_bits_uop_dst_rtype &&
  soc1/lsu/ldq_12_bits_uop_fp_val == soc2/lsu/ldq_12_bits_uop_fp_val &&
  soc1/lsu/ldq_12_bits_uop_is_amo == soc2/lsu/ldq_12_bits_uop_is_amo &&
  soc1/lsu/ldq_12_bits_uop_is_fence == soc2/lsu/ldq_12_bits_uop_is_fence &&
  soc1/lsu/ldq_12_bits_uop_ldq_idx == soc2/lsu/ldq_12_bits_uop_ldq_idx &&
  soc1/lsu/ldq_12_bits_uop_mem_cmd == soc2/lsu/ldq_12_bits_uop_mem_cmd &&
  soc1/lsu/ldq_12_bits_uop_mem_signed == soc2/lsu/ldq_12_bits_uop_mem_signed &&
  soc1/lsu/ldq_12_bits_uop_mem_size == soc2/lsu/ldq_12_bits_uop_mem_size &&
  soc1/lsu/ldq_12_bits_uop_pdst == soc2/lsu/ldq_12_bits_uop_pdst &&
  soc1/lsu/ldq_12_bits_uop_rob_idx == soc2/lsu/ldq_12_bits_uop_rob_idx &&
  soc1/lsu/ldq_12_bits_uop_stq_idx == soc2/lsu/ldq_12_bits_uop_stq_idx &&
  soc1/lsu/ldq_12_bits_uop_uopc == soc2/lsu/ldq_12_bits_uop_uopc &&
  soc1/lsu/ldq_12_bits_uop_uses_ldq == soc2/lsu/ldq_12_bits_uop_uses_ldq &&
  soc1/lsu/ldq_12_bits_uop_uses_stq == soc2/lsu/ldq_12_bits_uop_uses_stq &&
  soc1/lsu/ldq_12_bits_youngest_stq_idx == soc2/lsu/ldq_12_bits_youngest_stq_idx &&
  soc1/lsu/ldq_12_valid == soc2/lsu/ldq_12_valid &&
  soc1/lsu/ldq_13_bits_addr_bits == soc2/lsu/ldq_13_bits_addr_bits &&
  soc1/lsu/ldq_13_bits_addr_is_uncacheable == soc2/lsu/ldq_13_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_13_bits_addr_is_virtual == soc2/lsu/ldq_13_bits_addr_is_virtual &&
  soc1/lsu/ldq_13_bits_addr_valid == soc2/lsu/ldq_13_bits_addr_valid &&
  soc1/lsu/ldq_13_bits_executed == soc2/lsu/ldq_13_bits_executed &&
  soc1/lsu/ldq_13_bits_forward_std_val == soc2/lsu/ldq_13_bits_forward_std_val &&
  soc1/lsu/ldq_13_bits_forward_stq_idx == soc2/lsu/ldq_13_bits_forward_stq_idx &&
  soc1/lsu/ldq_13_bits_observed == soc2/lsu/ldq_13_bits_observed &&
  soc1/lsu/ldq_13_bits_order_fail == soc2/lsu/ldq_13_bits_order_fail &&
  soc1/lsu/ldq_13_bits_st_dep_mask == soc2/lsu/ldq_13_bits_st_dep_mask &&
  soc1/lsu/ldq_13_bits_succeeded == soc2/lsu/ldq_13_bits_succeeded &&
  soc1/lsu/ldq_13_bits_uop_br_mask == soc2/lsu/ldq_13_bits_uop_br_mask &&
  soc1/lsu/ldq_13_bits_uop_ctrl_is_load == soc2/lsu/ldq_13_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_13_bits_uop_ctrl_is_sta == soc2/lsu/ldq_13_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_13_bits_uop_dst_rtype == soc2/lsu/ldq_13_bits_uop_dst_rtype &&
  soc1/lsu/ldq_13_bits_uop_fp_val == soc2/lsu/ldq_13_bits_uop_fp_val &&
  soc1/lsu/ldq_13_bits_uop_is_amo == soc2/lsu/ldq_13_bits_uop_is_amo &&
  soc1/lsu/ldq_13_bits_uop_is_fence == soc2/lsu/ldq_13_bits_uop_is_fence &&
  soc1/lsu/ldq_13_bits_uop_ldq_idx == soc2/lsu/ldq_13_bits_uop_ldq_idx &&
  soc1/lsu/ldq_13_bits_uop_mem_cmd == soc2/lsu/ldq_13_bits_uop_mem_cmd &&
  soc1/lsu/ldq_13_bits_uop_mem_signed == soc2/lsu/ldq_13_bits_uop_mem_signed &&
  soc1/lsu/ldq_13_bits_uop_mem_size == soc2/lsu/ldq_13_bits_uop_mem_size &&
  soc1/lsu/ldq_13_bits_uop_pdst == soc2/lsu/ldq_13_bits_uop_pdst &&
  soc1/lsu/ldq_13_bits_uop_rob_idx == soc2/lsu/ldq_13_bits_uop_rob_idx &&
  soc1/lsu/ldq_13_bits_uop_stq_idx == soc2/lsu/ldq_13_bits_uop_stq_idx &&
  soc1/lsu/ldq_13_bits_uop_uopc == soc2/lsu/ldq_13_bits_uop_uopc &&
  soc1/lsu/ldq_13_bits_uop_uses_ldq == soc2/lsu/ldq_13_bits_uop_uses_ldq &&
  soc1/lsu/ldq_13_bits_uop_uses_stq == soc2/lsu/ldq_13_bits_uop_uses_stq &&
  soc1/lsu/ldq_13_bits_youngest_stq_idx == soc2/lsu/ldq_13_bits_youngest_stq_idx &&
  soc1/lsu/ldq_13_valid == soc2/lsu/ldq_13_valid &&
  soc1/lsu/ldq_14_bits_addr_bits == soc2/lsu/ldq_14_bits_addr_bits &&
  soc1/lsu/ldq_14_bits_addr_is_uncacheable == soc2/lsu/ldq_14_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_14_bits_addr_is_virtual == soc2/lsu/ldq_14_bits_addr_is_virtual &&
  soc1/lsu/ldq_14_bits_addr_valid == soc2/lsu/ldq_14_bits_addr_valid &&
  soc1/lsu/ldq_14_bits_executed == soc2/lsu/ldq_14_bits_executed &&
  soc1/lsu/ldq_14_bits_forward_std_val == soc2/lsu/ldq_14_bits_forward_std_val &&
  soc1/lsu/ldq_14_bits_forward_stq_idx == soc2/lsu/ldq_14_bits_forward_stq_idx &&
  soc1/lsu/ldq_14_bits_observed == soc2/lsu/ldq_14_bits_observed &&
  soc1/lsu/ldq_14_bits_order_fail == soc2/lsu/ldq_14_bits_order_fail &&
  soc1/lsu/ldq_14_bits_st_dep_mask == soc2/lsu/ldq_14_bits_st_dep_mask &&
  soc1/lsu/ldq_14_bits_succeeded == soc2/lsu/ldq_14_bits_succeeded &&
  soc1/lsu/ldq_14_bits_uop_br_mask == soc2/lsu/ldq_14_bits_uop_br_mask &&
  soc1/lsu/ldq_14_bits_uop_ctrl_is_load == soc2/lsu/ldq_14_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_14_bits_uop_ctrl_is_sta == soc2/lsu/ldq_14_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_14_bits_uop_dst_rtype == soc2/lsu/ldq_14_bits_uop_dst_rtype &&
  soc1/lsu/ldq_14_bits_uop_fp_val == soc2/lsu/ldq_14_bits_uop_fp_val &&
  soc1/lsu/ldq_14_bits_uop_is_amo == soc2/lsu/ldq_14_bits_uop_is_amo &&
  soc1/lsu/ldq_14_bits_uop_is_fence == soc2/lsu/ldq_14_bits_uop_is_fence &&
  soc1/lsu/ldq_14_bits_uop_ldq_idx == soc2/lsu/ldq_14_bits_uop_ldq_idx &&
  soc1/lsu/ldq_14_bits_uop_mem_cmd == soc2/lsu/ldq_14_bits_uop_mem_cmd &&
  soc1/lsu/ldq_14_bits_uop_mem_signed == soc2/lsu/ldq_14_bits_uop_mem_signed &&
  soc1/lsu/ldq_14_bits_uop_mem_size == soc2/lsu/ldq_14_bits_uop_mem_size &&
  soc1/lsu/ldq_14_bits_uop_pdst == soc2/lsu/ldq_14_bits_uop_pdst &&
  soc1/lsu/ldq_14_bits_uop_rob_idx == soc2/lsu/ldq_14_bits_uop_rob_idx &&
  soc1/lsu/ldq_14_bits_uop_stq_idx == soc2/lsu/ldq_14_bits_uop_stq_idx &&
  soc1/lsu/ldq_14_bits_uop_uopc == soc2/lsu/ldq_14_bits_uop_uopc &&
  soc1/lsu/ldq_14_bits_uop_uses_ldq == soc2/lsu/ldq_14_bits_uop_uses_ldq &&
  soc1/lsu/ldq_14_bits_uop_uses_stq == soc2/lsu/ldq_14_bits_uop_uses_stq &&
  soc1/lsu/ldq_14_bits_youngest_stq_idx == soc2/lsu/ldq_14_bits_youngest_stq_idx &&
  soc1/lsu/ldq_14_valid == soc2/lsu/ldq_14_valid &&
  soc1/lsu/ldq_15_bits_addr_bits == soc2/lsu/ldq_15_bits_addr_bits &&
  soc1/lsu/ldq_15_bits_addr_is_uncacheable == soc2/lsu/ldq_15_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_15_bits_addr_is_virtual == soc2/lsu/ldq_15_bits_addr_is_virtual &&
  soc1/lsu/ldq_15_bits_addr_valid == soc2/lsu/ldq_15_bits_addr_valid &&
  soc1/lsu/ldq_15_bits_executed == soc2/lsu/ldq_15_bits_executed &&
  soc1/lsu/ldq_15_bits_forward_std_val == soc2/lsu/ldq_15_bits_forward_std_val &&
  soc1/lsu/ldq_15_bits_forward_stq_idx == soc2/lsu/ldq_15_bits_forward_stq_idx &&
  soc1/lsu/ldq_15_bits_observed == soc2/lsu/ldq_15_bits_observed &&
  soc1/lsu/ldq_15_bits_order_fail == soc2/lsu/ldq_15_bits_order_fail &&
  soc1/lsu/ldq_15_bits_st_dep_mask == soc2/lsu/ldq_15_bits_st_dep_mask &&
  soc1/lsu/ldq_15_bits_succeeded == soc2/lsu/ldq_15_bits_succeeded &&
  soc1/lsu/ldq_15_bits_uop_br_mask == soc2/lsu/ldq_15_bits_uop_br_mask &&
  soc1/lsu/ldq_15_bits_uop_ctrl_is_load == soc2/lsu/ldq_15_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_15_bits_uop_ctrl_is_sta == soc2/lsu/ldq_15_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_15_bits_uop_dst_rtype == soc2/lsu/ldq_15_bits_uop_dst_rtype &&
  soc1/lsu/ldq_15_bits_uop_fp_val == soc2/lsu/ldq_15_bits_uop_fp_val &&
  soc1/lsu/ldq_15_bits_uop_is_amo == soc2/lsu/ldq_15_bits_uop_is_amo &&
  soc1/lsu/ldq_15_bits_uop_is_fence == soc2/lsu/ldq_15_bits_uop_is_fence &&
  soc1/lsu/ldq_15_bits_uop_ldq_idx == soc2/lsu/ldq_15_bits_uop_ldq_idx &&
  soc1/lsu/ldq_15_bits_uop_mem_cmd == soc2/lsu/ldq_15_bits_uop_mem_cmd &&
  soc1/lsu/ldq_15_bits_uop_mem_signed == soc2/lsu/ldq_15_bits_uop_mem_signed &&
  soc1/lsu/ldq_15_bits_uop_mem_size == soc2/lsu/ldq_15_bits_uop_mem_size &&
  soc1/lsu/ldq_15_bits_uop_pdst == soc2/lsu/ldq_15_bits_uop_pdst &&
  soc1/lsu/ldq_15_bits_uop_rob_idx == soc2/lsu/ldq_15_bits_uop_rob_idx &&
  soc1/lsu/ldq_15_bits_uop_stq_idx == soc2/lsu/ldq_15_bits_uop_stq_idx &&
  soc1/lsu/ldq_15_bits_uop_uopc == soc2/lsu/ldq_15_bits_uop_uopc &&
  soc1/lsu/ldq_15_bits_uop_uses_ldq == soc2/lsu/ldq_15_bits_uop_uses_ldq &&
  soc1/lsu/ldq_15_bits_uop_uses_stq == soc2/lsu/ldq_15_bits_uop_uses_stq &&
  soc1/lsu/ldq_15_bits_youngest_stq_idx == soc2/lsu/ldq_15_bits_youngest_stq_idx &&
  soc1/lsu/ldq_15_valid == soc2/lsu/ldq_15_valid &&
  soc1/lsu/ldq_1_bits_addr_bits == soc2/lsu/ldq_1_bits_addr_bits &&
  soc1/lsu/ldq_1_bits_addr_is_uncacheable == soc2/lsu/ldq_1_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_1_bits_addr_is_virtual == soc2/lsu/ldq_1_bits_addr_is_virtual &&
  soc1/lsu/ldq_1_bits_addr_valid == soc2/lsu/ldq_1_bits_addr_valid &&
  soc1/lsu/ldq_1_bits_executed == soc2/lsu/ldq_1_bits_executed &&
  soc1/lsu/ldq_1_bits_forward_std_val == soc2/lsu/ldq_1_bits_forward_std_val &&
  soc1/lsu/ldq_1_bits_forward_stq_idx == soc2/lsu/ldq_1_bits_forward_stq_idx &&
  soc1/lsu/ldq_1_bits_observed == soc2/lsu/ldq_1_bits_observed &&
  soc1/lsu/ldq_1_bits_order_fail == soc2/lsu/ldq_1_bits_order_fail &&
  soc1/lsu/ldq_1_bits_st_dep_mask == soc2/lsu/ldq_1_bits_st_dep_mask &&
  soc1/lsu/ldq_1_bits_succeeded == soc2/lsu/ldq_1_bits_succeeded &&
  soc1/lsu/ldq_1_bits_uop_br_mask == soc2/lsu/ldq_1_bits_uop_br_mask &&
  soc1/lsu/ldq_1_bits_uop_ctrl_is_load == soc2/lsu/ldq_1_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_1_bits_uop_ctrl_is_sta == soc2/lsu/ldq_1_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_1_bits_uop_dst_rtype == soc2/lsu/ldq_1_bits_uop_dst_rtype &&
  soc1/lsu/ldq_1_bits_uop_fp_val == soc2/lsu/ldq_1_bits_uop_fp_val &&
  soc1/lsu/ldq_1_bits_uop_is_amo == soc2/lsu/ldq_1_bits_uop_is_amo &&
  soc1/lsu/ldq_1_bits_uop_is_fence == soc2/lsu/ldq_1_bits_uop_is_fence &&
  soc1/lsu/ldq_1_bits_uop_ldq_idx == soc2/lsu/ldq_1_bits_uop_ldq_idx &&
  soc1/lsu/ldq_1_bits_uop_mem_cmd == soc2/lsu/ldq_1_bits_uop_mem_cmd &&
  soc1/lsu/ldq_1_bits_uop_mem_signed == soc2/lsu/ldq_1_bits_uop_mem_signed &&
  soc1/lsu/ldq_1_bits_uop_mem_size == soc2/lsu/ldq_1_bits_uop_mem_size &&
  soc1/lsu/ldq_1_bits_uop_pdst == soc2/lsu/ldq_1_bits_uop_pdst &&
  soc1/lsu/ldq_1_bits_uop_rob_idx == soc2/lsu/ldq_1_bits_uop_rob_idx &&
  soc1/lsu/ldq_1_bits_uop_stq_idx == soc2/lsu/ldq_1_bits_uop_stq_idx &&
  soc1/lsu/ldq_1_bits_uop_uopc == soc2/lsu/ldq_1_bits_uop_uopc &&
  soc1/lsu/ldq_1_bits_uop_uses_ldq == soc2/lsu/ldq_1_bits_uop_uses_ldq &&
  soc1/lsu/ldq_1_bits_uop_uses_stq == soc2/lsu/ldq_1_bits_uop_uses_stq &&
  soc1/lsu/ldq_1_bits_youngest_stq_idx == soc2/lsu/ldq_1_bits_youngest_stq_idx &&
  soc1/lsu/ldq_1_valid == soc2/lsu/ldq_1_valid &&
  soc1/lsu/ldq_2_bits_addr_bits == soc2/lsu/ldq_2_bits_addr_bits &&
  soc1/lsu/ldq_2_bits_addr_is_uncacheable == soc2/lsu/ldq_2_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_2_bits_addr_is_virtual == soc2/lsu/ldq_2_bits_addr_is_virtual &&
  soc1/lsu/ldq_2_bits_addr_valid == soc2/lsu/ldq_2_bits_addr_valid &&
  soc1/lsu/ldq_2_bits_executed == soc2/lsu/ldq_2_bits_executed &&
  soc1/lsu/ldq_2_bits_forward_std_val == soc2/lsu/ldq_2_bits_forward_std_val &&
  soc1/lsu/ldq_2_bits_forward_stq_idx == soc2/lsu/ldq_2_bits_forward_stq_idx &&
  soc1/lsu/ldq_2_bits_observed == soc2/lsu/ldq_2_bits_observed &&
  soc1/lsu/ldq_2_bits_order_fail == soc2/lsu/ldq_2_bits_order_fail &&
  soc1/lsu/ldq_2_bits_st_dep_mask == soc2/lsu/ldq_2_bits_st_dep_mask &&
  soc1/lsu/ldq_2_bits_succeeded == soc2/lsu/ldq_2_bits_succeeded &&
  soc1/lsu/ldq_2_bits_uop_br_mask == soc2/lsu/ldq_2_bits_uop_br_mask &&
  soc1/lsu/ldq_2_bits_uop_ctrl_is_load == soc2/lsu/ldq_2_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_2_bits_uop_ctrl_is_sta == soc2/lsu/ldq_2_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_2_bits_uop_dst_rtype == soc2/lsu/ldq_2_bits_uop_dst_rtype &&
  soc1/lsu/ldq_2_bits_uop_fp_val == soc2/lsu/ldq_2_bits_uop_fp_val &&
  soc1/lsu/ldq_2_bits_uop_is_amo == soc2/lsu/ldq_2_bits_uop_is_amo &&
  soc1/lsu/ldq_2_bits_uop_is_fence == soc2/lsu/ldq_2_bits_uop_is_fence &&
  soc1/lsu/ldq_2_bits_uop_ldq_idx == soc2/lsu/ldq_2_bits_uop_ldq_idx &&
  soc1/lsu/ldq_2_bits_uop_mem_cmd == soc2/lsu/ldq_2_bits_uop_mem_cmd &&
  soc1/lsu/ldq_2_bits_uop_mem_signed == soc2/lsu/ldq_2_bits_uop_mem_signed &&
  soc1/lsu/ldq_2_bits_uop_mem_size == soc2/lsu/ldq_2_bits_uop_mem_size &&
  soc1/lsu/ldq_2_bits_uop_pdst == soc2/lsu/ldq_2_bits_uop_pdst &&
  soc1/lsu/ldq_2_bits_uop_rob_idx == soc2/lsu/ldq_2_bits_uop_rob_idx &&
  soc1/lsu/ldq_2_bits_uop_stq_idx == soc2/lsu/ldq_2_bits_uop_stq_idx &&
  soc1/lsu/ldq_2_bits_uop_uopc == soc2/lsu/ldq_2_bits_uop_uopc &&
  soc1/lsu/ldq_2_bits_uop_uses_ldq == soc2/lsu/ldq_2_bits_uop_uses_ldq &&
  soc1/lsu/ldq_2_bits_uop_uses_stq == soc2/lsu/ldq_2_bits_uop_uses_stq &&
  soc1/lsu/ldq_2_bits_youngest_stq_idx == soc2/lsu/ldq_2_bits_youngest_stq_idx &&
  soc1/lsu/ldq_2_valid == soc2/lsu/ldq_2_valid &&
  soc1/lsu/ldq_3_bits_addr_bits == soc2/lsu/ldq_3_bits_addr_bits &&
  soc1/lsu/ldq_3_bits_addr_is_uncacheable == soc2/lsu/ldq_3_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_3_bits_addr_is_virtual == soc2/lsu/ldq_3_bits_addr_is_virtual &&
  soc1/lsu/ldq_3_bits_addr_valid == soc2/lsu/ldq_3_bits_addr_valid &&
  soc1/lsu/ldq_3_bits_executed == soc2/lsu/ldq_3_bits_executed &&
  soc1/lsu/ldq_3_bits_forward_std_val == soc2/lsu/ldq_3_bits_forward_std_val &&
  soc1/lsu/ldq_3_bits_forward_stq_idx == soc2/lsu/ldq_3_bits_forward_stq_idx &&
  soc1/lsu/ldq_3_bits_observed == soc2/lsu/ldq_3_bits_observed &&
  soc1/lsu/ldq_3_bits_order_fail == soc2/lsu/ldq_3_bits_order_fail &&
  soc1/lsu/ldq_3_bits_st_dep_mask == soc2/lsu/ldq_3_bits_st_dep_mask &&
  soc1/lsu/ldq_3_bits_succeeded == soc2/lsu/ldq_3_bits_succeeded &&
  soc1/lsu/ldq_3_bits_uop_br_mask == soc2/lsu/ldq_3_bits_uop_br_mask &&
  soc1/lsu/ldq_3_bits_uop_ctrl_is_load == soc2/lsu/ldq_3_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_3_bits_uop_ctrl_is_sta == soc2/lsu/ldq_3_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_3_bits_uop_dst_rtype == soc2/lsu/ldq_3_bits_uop_dst_rtype &&
  soc1/lsu/ldq_3_bits_uop_fp_val == soc2/lsu/ldq_3_bits_uop_fp_val &&
  soc1/lsu/ldq_3_bits_uop_is_amo == soc2/lsu/ldq_3_bits_uop_is_amo &&
  soc1/lsu/ldq_3_bits_uop_is_fence == soc2/lsu/ldq_3_bits_uop_is_fence &&
  soc1/lsu/ldq_3_bits_uop_ldq_idx == soc2/lsu/ldq_3_bits_uop_ldq_idx &&
  soc1/lsu/ldq_3_bits_uop_mem_cmd == soc2/lsu/ldq_3_bits_uop_mem_cmd &&
  soc1/lsu/ldq_3_bits_uop_mem_signed == soc2/lsu/ldq_3_bits_uop_mem_signed &&
  soc1/lsu/ldq_3_bits_uop_mem_size == soc2/lsu/ldq_3_bits_uop_mem_size &&
  soc1/lsu/ldq_3_bits_uop_pdst == soc2/lsu/ldq_3_bits_uop_pdst &&
  soc1/lsu/ldq_3_bits_uop_rob_idx == soc2/lsu/ldq_3_bits_uop_rob_idx &&
  soc1/lsu/ldq_3_bits_uop_stq_idx == soc2/lsu/ldq_3_bits_uop_stq_idx &&
  soc1/lsu/ldq_3_bits_uop_uopc == soc2/lsu/ldq_3_bits_uop_uopc &&
  soc1/lsu/ldq_3_bits_uop_uses_ldq == soc2/lsu/ldq_3_bits_uop_uses_ldq &&
  soc1/lsu/ldq_3_bits_uop_uses_stq == soc2/lsu/ldq_3_bits_uop_uses_stq &&
  soc1/lsu/ldq_3_bits_youngest_stq_idx == soc2/lsu/ldq_3_bits_youngest_stq_idx &&
  soc1/lsu/ldq_3_valid == soc2/lsu/ldq_3_valid &&
  soc1/lsu/ldq_4_bits_addr_bits == soc2/lsu/ldq_4_bits_addr_bits &&
  soc1/lsu/ldq_4_bits_addr_is_uncacheable == soc2/lsu/ldq_4_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_4_bits_addr_is_virtual == soc2/lsu/ldq_4_bits_addr_is_virtual &&
  soc1/lsu/ldq_4_bits_addr_valid == soc2/lsu/ldq_4_bits_addr_valid &&
  soc1/lsu/ldq_4_bits_executed == soc2/lsu/ldq_4_bits_executed &&
  soc1/lsu/ldq_4_bits_forward_std_val == soc2/lsu/ldq_4_bits_forward_std_val &&
  soc1/lsu/ldq_4_bits_forward_stq_idx == soc2/lsu/ldq_4_bits_forward_stq_idx &&
  soc1/lsu/ldq_4_bits_observed == soc2/lsu/ldq_4_bits_observed &&
  soc1/lsu/ldq_4_bits_order_fail == soc2/lsu/ldq_4_bits_order_fail &&
  soc1/lsu/ldq_4_bits_st_dep_mask == soc2/lsu/ldq_4_bits_st_dep_mask &&
  soc1/lsu/ldq_4_bits_succeeded == soc2/lsu/ldq_4_bits_succeeded &&
  soc1/lsu/ldq_4_bits_uop_br_mask == soc2/lsu/ldq_4_bits_uop_br_mask &&
  soc1/lsu/ldq_4_bits_uop_ctrl_is_load == soc2/lsu/ldq_4_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_4_bits_uop_ctrl_is_sta == soc2/lsu/ldq_4_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_4_bits_uop_dst_rtype == soc2/lsu/ldq_4_bits_uop_dst_rtype &&
  soc1/lsu/ldq_4_bits_uop_fp_val == soc2/lsu/ldq_4_bits_uop_fp_val &&
  soc1/lsu/ldq_4_bits_uop_is_amo == soc2/lsu/ldq_4_bits_uop_is_amo &&
  soc1/lsu/ldq_4_bits_uop_is_fence == soc2/lsu/ldq_4_bits_uop_is_fence &&
  soc1/lsu/ldq_4_bits_uop_ldq_idx == soc2/lsu/ldq_4_bits_uop_ldq_idx &&
  soc1/lsu/ldq_4_bits_uop_mem_cmd == soc2/lsu/ldq_4_bits_uop_mem_cmd &&
  soc1/lsu/ldq_4_bits_uop_mem_signed == soc2/lsu/ldq_4_bits_uop_mem_signed &&
  soc1/lsu/ldq_4_bits_uop_mem_size == soc2/lsu/ldq_4_bits_uop_mem_size &&
  soc1/lsu/ldq_4_bits_uop_pdst == soc2/lsu/ldq_4_bits_uop_pdst &&
  soc1/lsu/ldq_4_bits_uop_rob_idx == soc2/lsu/ldq_4_bits_uop_rob_idx &&
  soc1/lsu/ldq_4_bits_uop_stq_idx == soc2/lsu/ldq_4_bits_uop_stq_idx &&
  soc1/lsu/ldq_4_bits_uop_uopc == soc2/lsu/ldq_4_bits_uop_uopc &&
  soc1/lsu/ldq_4_bits_uop_uses_ldq == soc2/lsu/ldq_4_bits_uop_uses_ldq &&
  soc1/lsu/ldq_4_bits_uop_uses_stq == soc2/lsu/ldq_4_bits_uop_uses_stq &&
  soc1/lsu/ldq_4_bits_youngest_stq_idx == soc2/lsu/ldq_4_bits_youngest_stq_idx &&
  soc1/lsu/ldq_4_valid == soc2/lsu/ldq_4_valid &&
  soc1/lsu/ldq_5_bits_addr_bits == soc2/lsu/ldq_5_bits_addr_bits &&
  soc1/lsu/ldq_5_bits_addr_is_uncacheable == soc2/lsu/ldq_5_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_5_bits_addr_is_virtual == soc2/lsu/ldq_5_bits_addr_is_virtual &&
  soc1/lsu/ldq_5_bits_addr_valid == soc2/lsu/ldq_5_bits_addr_valid &&
  soc1/lsu/ldq_5_bits_executed == soc2/lsu/ldq_5_bits_executed &&
  soc1/lsu/ldq_5_bits_forward_std_val == soc2/lsu/ldq_5_bits_forward_std_val &&
  soc1/lsu/ldq_5_bits_forward_stq_idx == soc2/lsu/ldq_5_bits_forward_stq_idx &&
  soc1/lsu/ldq_5_bits_observed == soc2/lsu/ldq_5_bits_observed &&
  soc1/lsu/ldq_5_bits_order_fail == soc2/lsu/ldq_5_bits_order_fail &&
  soc1/lsu/ldq_5_bits_st_dep_mask == soc2/lsu/ldq_5_bits_st_dep_mask &&
  soc1/lsu/ldq_5_bits_succeeded == soc2/lsu/ldq_5_bits_succeeded &&
  soc1/lsu/ldq_5_bits_uop_br_mask == soc2/lsu/ldq_5_bits_uop_br_mask &&
  soc1/lsu/ldq_5_bits_uop_ctrl_is_load == soc2/lsu/ldq_5_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_5_bits_uop_ctrl_is_sta == soc2/lsu/ldq_5_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_5_bits_uop_dst_rtype == soc2/lsu/ldq_5_bits_uop_dst_rtype &&
  soc1/lsu/ldq_5_bits_uop_fp_val == soc2/lsu/ldq_5_bits_uop_fp_val &&
  soc1/lsu/ldq_5_bits_uop_is_amo == soc2/lsu/ldq_5_bits_uop_is_amo &&
  soc1/lsu/ldq_5_bits_uop_is_fence == soc2/lsu/ldq_5_bits_uop_is_fence &&
  soc1/lsu/ldq_5_bits_uop_ldq_idx == soc2/lsu/ldq_5_bits_uop_ldq_idx &&
  soc1/lsu/ldq_5_bits_uop_mem_cmd == soc2/lsu/ldq_5_bits_uop_mem_cmd &&
  soc1/lsu/ldq_5_bits_uop_mem_signed == soc2/lsu/ldq_5_bits_uop_mem_signed &&
  soc1/lsu/ldq_5_bits_uop_mem_size == soc2/lsu/ldq_5_bits_uop_mem_size &&
  soc1/lsu/ldq_5_bits_uop_pdst == soc2/lsu/ldq_5_bits_uop_pdst &&
  soc1/lsu/ldq_5_bits_uop_rob_idx == soc2/lsu/ldq_5_bits_uop_rob_idx &&
  soc1/lsu/ldq_5_bits_uop_stq_idx == soc2/lsu/ldq_5_bits_uop_stq_idx &&
  soc1/lsu/ldq_5_bits_uop_uopc == soc2/lsu/ldq_5_bits_uop_uopc &&
  soc1/lsu/ldq_5_bits_uop_uses_ldq == soc2/lsu/ldq_5_bits_uop_uses_ldq &&
  soc1/lsu/ldq_5_bits_uop_uses_stq == soc2/lsu/ldq_5_bits_uop_uses_stq &&
  soc1/lsu/ldq_5_bits_youngest_stq_idx == soc2/lsu/ldq_5_bits_youngest_stq_idx &&
  soc1/lsu/ldq_5_valid == soc2/lsu/ldq_5_valid &&
  soc1/lsu/ldq_6_bits_addr_bits == soc2/lsu/ldq_6_bits_addr_bits &&
  soc1/lsu/ldq_6_bits_addr_is_uncacheable == soc2/lsu/ldq_6_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_6_bits_addr_is_virtual == soc2/lsu/ldq_6_bits_addr_is_virtual &&
  soc1/lsu/ldq_6_bits_addr_valid == soc2/lsu/ldq_6_bits_addr_valid &&
  soc1/lsu/ldq_6_bits_executed == soc2/lsu/ldq_6_bits_executed &&
  soc1/lsu/ldq_6_bits_forward_std_val == soc2/lsu/ldq_6_bits_forward_std_val &&
  soc1/lsu/ldq_6_bits_forward_stq_idx == soc2/lsu/ldq_6_bits_forward_stq_idx &&
  soc1/lsu/ldq_6_bits_observed == soc2/lsu/ldq_6_bits_observed &&
  soc1/lsu/ldq_6_bits_order_fail == soc2/lsu/ldq_6_bits_order_fail &&
  soc1/lsu/ldq_6_bits_st_dep_mask == soc2/lsu/ldq_6_bits_st_dep_mask &&
  soc1/lsu/ldq_6_bits_succeeded == soc2/lsu/ldq_6_bits_succeeded &&
  soc1/lsu/ldq_6_bits_uop_br_mask == soc2/lsu/ldq_6_bits_uop_br_mask &&
  soc1/lsu/ldq_6_bits_uop_ctrl_is_load == soc2/lsu/ldq_6_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_6_bits_uop_ctrl_is_sta == soc2/lsu/ldq_6_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_6_bits_uop_dst_rtype == soc2/lsu/ldq_6_bits_uop_dst_rtype &&
  soc1/lsu/ldq_6_bits_uop_fp_val == soc2/lsu/ldq_6_bits_uop_fp_val &&
  soc1/lsu/ldq_6_bits_uop_is_amo == soc2/lsu/ldq_6_bits_uop_is_amo &&
  soc1/lsu/ldq_6_bits_uop_is_fence == soc2/lsu/ldq_6_bits_uop_is_fence &&
  soc1/lsu/ldq_6_bits_uop_ldq_idx == soc2/lsu/ldq_6_bits_uop_ldq_idx &&
  soc1/lsu/ldq_6_bits_uop_mem_cmd == soc2/lsu/ldq_6_bits_uop_mem_cmd &&
  soc1/lsu/ldq_6_bits_uop_mem_signed == soc2/lsu/ldq_6_bits_uop_mem_signed &&
  soc1/lsu/ldq_6_bits_uop_mem_size == soc2/lsu/ldq_6_bits_uop_mem_size &&
  soc1/lsu/ldq_6_bits_uop_pdst == soc2/lsu/ldq_6_bits_uop_pdst &&
  soc1/lsu/ldq_6_bits_uop_rob_idx == soc2/lsu/ldq_6_bits_uop_rob_idx &&
  soc1/lsu/ldq_6_bits_uop_stq_idx == soc2/lsu/ldq_6_bits_uop_stq_idx &&
  soc1/lsu/ldq_6_bits_uop_uopc == soc2/lsu/ldq_6_bits_uop_uopc &&
  soc1/lsu/ldq_6_bits_uop_uses_ldq == soc2/lsu/ldq_6_bits_uop_uses_ldq &&
  soc1/lsu/ldq_6_bits_uop_uses_stq == soc2/lsu/ldq_6_bits_uop_uses_stq &&
  soc1/lsu/ldq_6_bits_youngest_stq_idx == soc2/lsu/ldq_6_bits_youngest_stq_idx &&
  soc1/lsu/ldq_6_valid == soc2/lsu/ldq_6_valid &&
  soc1/lsu/ldq_7_bits_addr_bits == soc2/lsu/ldq_7_bits_addr_bits &&
  soc1/lsu/ldq_7_bits_addr_is_uncacheable == soc2/lsu/ldq_7_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_7_bits_addr_is_virtual == soc2/lsu/ldq_7_bits_addr_is_virtual &&
  soc1/lsu/ldq_7_bits_addr_valid == soc2/lsu/ldq_7_bits_addr_valid &&
  soc1/lsu/ldq_7_bits_executed == soc2/lsu/ldq_7_bits_executed &&
  soc1/lsu/ldq_7_bits_forward_std_val == soc2/lsu/ldq_7_bits_forward_std_val &&
  soc1/lsu/ldq_7_bits_forward_stq_idx == soc2/lsu/ldq_7_bits_forward_stq_idx &&
  soc1/lsu/ldq_7_bits_observed == soc2/lsu/ldq_7_bits_observed &&
  soc1/lsu/ldq_7_bits_order_fail == soc2/lsu/ldq_7_bits_order_fail &&
  soc1/lsu/ldq_7_bits_st_dep_mask == soc2/lsu/ldq_7_bits_st_dep_mask &&
  soc1/lsu/ldq_7_bits_succeeded == soc2/lsu/ldq_7_bits_succeeded &&
  soc1/lsu/ldq_7_bits_uop_br_mask == soc2/lsu/ldq_7_bits_uop_br_mask &&
  soc1/lsu/ldq_7_bits_uop_ctrl_is_load == soc2/lsu/ldq_7_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_7_bits_uop_ctrl_is_sta == soc2/lsu/ldq_7_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_7_bits_uop_dst_rtype == soc2/lsu/ldq_7_bits_uop_dst_rtype &&
  soc1/lsu/ldq_7_bits_uop_fp_val == soc2/lsu/ldq_7_bits_uop_fp_val &&
  soc1/lsu/ldq_7_bits_uop_is_amo == soc2/lsu/ldq_7_bits_uop_is_amo &&
  soc1/lsu/ldq_7_bits_uop_is_fence == soc2/lsu/ldq_7_bits_uop_is_fence &&
  soc1/lsu/ldq_7_bits_uop_ldq_idx == soc2/lsu/ldq_7_bits_uop_ldq_idx &&
  soc1/lsu/ldq_7_bits_uop_mem_cmd == soc2/lsu/ldq_7_bits_uop_mem_cmd &&
  soc1/lsu/ldq_7_bits_uop_mem_signed == soc2/lsu/ldq_7_bits_uop_mem_signed &&
  soc1/lsu/ldq_7_bits_uop_mem_size == soc2/lsu/ldq_7_bits_uop_mem_size &&
  soc1/lsu/ldq_7_bits_uop_pdst == soc2/lsu/ldq_7_bits_uop_pdst &&
  soc1/lsu/ldq_7_bits_uop_rob_idx == soc2/lsu/ldq_7_bits_uop_rob_idx &&
  soc1/lsu/ldq_7_bits_uop_stq_idx == soc2/lsu/ldq_7_bits_uop_stq_idx &&
  soc1/lsu/ldq_7_bits_uop_uopc == soc2/lsu/ldq_7_bits_uop_uopc &&
  soc1/lsu/ldq_7_bits_uop_uses_ldq == soc2/lsu/ldq_7_bits_uop_uses_ldq &&
  soc1/lsu/ldq_7_bits_uop_uses_stq == soc2/lsu/ldq_7_bits_uop_uses_stq &&
  soc1/lsu/ldq_7_bits_youngest_stq_idx == soc2/lsu/ldq_7_bits_youngest_stq_idx &&
  soc1/lsu/ldq_7_valid == soc2/lsu/ldq_7_valid &&
  soc1/lsu/ldq_8_bits_addr_bits == soc2/lsu/ldq_8_bits_addr_bits &&
  soc1/lsu/ldq_8_bits_addr_is_uncacheable == soc2/lsu/ldq_8_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_8_bits_addr_is_virtual == soc2/lsu/ldq_8_bits_addr_is_virtual &&
  soc1/lsu/ldq_8_bits_addr_valid == soc2/lsu/ldq_8_bits_addr_valid &&
  soc1/lsu/ldq_8_bits_executed == soc2/lsu/ldq_8_bits_executed &&
  soc1/lsu/ldq_8_bits_forward_std_val == soc2/lsu/ldq_8_bits_forward_std_val &&
  soc1/lsu/ldq_8_bits_forward_stq_idx == soc2/lsu/ldq_8_bits_forward_stq_idx &&
  soc1/lsu/ldq_8_bits_observed == soc2/lsu/ldq_8_bits_observed &&
  soc1/lsu/ldq_8_bits_order_fail == soc2/lsu/ldq_8_bits_order_fail &&
  soc1/lsu/ldq_8_bits_st_dep_mask == soc2/lsu/ldq_8_bits_st_dep_mask &&
  soc1/lsu/ldq_8_bits_succeeded == soc2/lsu/ldq_8_bits_succeeded &&
  soc1/lsu/ldq_8_bits_uop_br_mask == soc2/lsu/ldq_8_bits_uop_br_mask &&
  soc1/lsu/ldq_8_bits_uop_ctrl_is_load == soc2/lsu/ldq_8_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_8_bits_uop_ctrl_is_sta == soc2/lsu/ldq_8_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_8_bits_uop_dst_rtype == soc2/lsu/ldq_8_bits_uop_dst_rtype &&
  soc1/lsu/ldq_8_bits_uop_fp_val == soc2/lsu/ldq_8_bits_uop_fp_val &&
  soc1/lsu/ldq_8_bits_uop_is_amo == soc2/lsu/ldq_8_bits_uop_is_amo &&
  soc1/lsu/ldq_8_bits_uop_is_fence == soc2/lsu/ldq_8_bits_uop_is_fence &&
  soc1/lsu/ldq_8_bits_uop_ldq_idx == soc2/lsu/ldq_8_bits_uop_ldq_idx &&
  soc1/lsu/ldq_8_bits_uop_mem_cmd == soc2/lsu/ldq_8_bits_uop_mem_cmd &&
  soc1/lsu/ldq_8_bits_uop_mem_signed == soc2/lsu/ldq_8_bits_uop_mem_signed &&
  soc1/lsu/ldq_8_bits_uop_mem_size == soc2/lsu/ldq_8_bits_uop_mem_size &&
  soc1/lsu/ldq_8_bits_uop_pdst == soc2/lsu/ldq_8_bits_uop_pdst &&
  soc1/lsu/ldq_8_bits_uop_rob_idx == soc2/lsu/ldq_8_bits_uop_rob_idx &&
  soc1/lsu/ldq_8_bits_uop_stq_idx == soc2/lsu/ldq_8_bits_uop_stq_idx &&
  soc1/lsu/ldq_8_bits_uop_uopc == soc2/lsu/ldq_8_bits_uop_uopc &&
  soc1/lsu/ldq_8_bits_uop_uses_ldq == soc2/lsu/ldq_8_bits_uop_uses_ldq &&
  soc1/lsu/ldq_8_bits_uop_uses_stq == soc2/lsu/ldq_8_bits_uop_uses_stq &&
  soc1/lsu/ldq_8_bits_youngest_stq_idx == soc2/lsu/ldq_8_bits_youngest_stq_idx &&
  soc1/lsu/ldq_8_valid == soc2/lsu/ldq_8_valid &&
  soc1/lsu/ldq_9_bits_addr_bits == soc2/lsu/ldq_9_bits_addr_bits &&
  soc1/lsu/ldq_9_bits_addr_is_uncacheable == soc2/lsu/ldq_9_bits_addr_is_uncacheable &&
  soc1/lsu/ldq_9_bits_addr_is_virtual == soc2/lsu/ldq_9_bits_addr_is_virtual &&
  soc1/lsu/ldq_9_bits_addr_valid == soc2/lsu/ldq_9_bits_addr_valid &&
  soc1/lsu/ldq_9_bits_executed == soc2/lsu/ldq_9_bits_executed &&
  soc1/lsu/ldq_9_bits_forward_std_val == soc2/lsu/ldq_9_bits_forward_std_val &&
  soc1/lsu/ldq_9_bits_forward_stq_idx == soc2/lsu/ldq_9_bits_forward_stq_idx &&
  soc1/lsu/ldq_9_bits_observed == soc2/lsu/ldq_9_bits_observed &&
  soc1/lsu/ldq_9_bits_order_fail == soc2/lsu/ldq_9_bits_order_fail &&
  soc1/lsu/ldq_9_bits_st_dep_mask == soc2/lsu/ldq_9_bits_st_dep_mask &&
  soc1/lsu/ldq_9_bits_succeeded == soc2/lsu/ldq_9_bits_succeeded &&
  soc1/lsu/ldq_9_bits_uop_br_mask == soc2/lsu/ldq_9_bits_uop_br_mask &&
  soc1/lsu/ldq_9_bits_uop_ctrl_is_load == soc2/lsu/ldq_9_bits_uop_ctrl_is_load &&
  soc1/lsu/ldq_9_bits_uop_ctrl_is_sta == soc2/lsu/ldq_9_bits_uop_ctrl_is_sta &&
  soc1/lsu/ldq_9_bits_uop_dst_rtype == soc2/lsu/ldq_9_bits_uop_dst_rtype &&
  soc1/lsu/ldq_9_bits_uop_fp_val == soc2/lsu/ldq_9_bits_uop_fp_val &&
  soc1/lsu/ldq_9_bits_uop_is_amo == soc2/lsu/ldq_9_bits_uop_is_amo &&
  soc1/lsu/ldq_9_bits_uop_is_fence == soc2/lsu/ldq_9_bits_uop_is_fence &&
  soc1/lsu/ldq_9_bits_uop_ldq_idx == soc2/lsu/ldq_9_bits_uop_ldq_idx &&
  soc1/lsu/ldq_9_bits_uop_mem_cmd == soc2/lsu/ldq_9_bits_uop_mem_cmd &&
  soc1/lsu/ldq_9_bits_uop_mem_signed == soc2/lsu/ldq_9_bits_uop_mem_signed &&
  soc1/lsu/ldq_9_bits_uop_mem_size == soc2/lsu/ldq_9_bits_uop_mem_size &&
  soc1/lsu/ldq_9_bits_uop_pdst == soc2/lsu/ldq_9_bits_uop_pdst &&
  soc1/lsu/ldq_9_bits_uop_rob_idx == soc2/lsu/ldq_9_bits_uop_rob_idx &&
  soc1/lsu/ldq_9_bits_uop_stq_idx == soc2/lsu/ldq_9_bits_uop_stq_idx &&
  soc1/lsu/ldq_9_bits_uop_uopc == soc2/lsu/ldq_9_bits_uop_uopc &&
  soc1/lsu/ldq_9_bits_uop_uses_ldq == soc2/lsu/ldq_9_bits_uop_uses_ldq &&
  soc1/lsu/ldq_9_bits_uop_uses_stq == soc2/lsu/ldq_9_bits_uop_uses_stq &&
  soc1/lsu/ldq_9_bits_youngest_stq_idx == soc2/lsu/ldq_9_bits_youngest_stq_idx &&
  soc1/lsu/ldq_9_valid == soc2/lsu/ldq_9_valid &&
  soc1/lsu/ldq_head == soc2/lsu/ldq_head &&
  soc1/lsu/ldq_retry_idx == soc2/lsu/ldq_retry_idx &&
  soc1/lsu/ldq_tail == soc2/lsu/ldq_tail &&
  soc1/lsu/ldq_wakeup_idx == soc2/lsu/ldq_wakeup_idx &&
  soc1/lsu/live_store_mask == soc2/lsu/live_store_mask &&
  soc1/lsu/mem_incoming_uop_0_br_mask == soc2/lsu/mem_incoming_uop_0_br_mask &&
  soc1/lsu/mem_incoming_uop_0_fp_val == soc2/lsu/mem_incoming_uop_0_fp_val &&
  soc1/lsu/mem_incoming_uop_0_ldq_idx == soc2/lsu/mem_incoming_uop_0_ldq_idx &&
  soc1/lsu/mem_incoming_uop_0_pdst == soc2/lsu/mem_incoming_uop_0_pdst &&
  soc1/lsu/mem_incoming_uop_0_rob_idx == soc2/lsu/mem_incoming_uop_0_rob_idx &&
  soc1/lsu/mem_incoming_uop_0_stq_idx == soc2/lsu/mem_incoming_uop_0_stq_idx &&
  soc1/lsu/mem_ldq_incoming_e_0_bits_st_dep_mask == soc2/lsu/mem_ldq_incoming_e_0_bits_st_dep_mask &&
  soc1/lsu/mem_ldq_incoming_e_0_bits_uop_br_mask == soc2/lsu/mem_ldq_incoming_e_0_bits_uop_br_mask &&
  soc1/lsu/mem_ldq_incoming_e_0_bits_uop_mem_size == soc2/lsu/mem_ldq_incoming_e_0_bits_uop_mem_size &&
  soc1/lsu/mem_ldq_incoming_e_0_bits_uop_stq_idx == soc2/lsu/mem_ldq_incoming_e_0_bits_uop_stq_idx &&
  soc1/lsu/mem_ldq_retry_e_bits_st_dep_mask == soc2/lsu/mem_ldq_retry_e_bits_st_dep_mask &&
  soc1/lsu/mem_ldq_retry_e_bits_uop_br_mask == soc2/lsu/mem_ldq_retry_e_bits_uop_br_mask &&
  soc1/lsu/mem_ldq_retry_e_bits_uop_mem_size == soc2/lsu/mem_ldq_retry_e_bits_uop_mem_size &&
  soc1/lsu/mem_ldq_retry_e_bits_uop_stq_idx == soc2/lsu/mem_ldq_retry_e_bits_uop_stq_idx &&
  soc1/lsu/mem_ldq_wakeup_e_bits_st_dep_mask == soc2/lsu/mem_ldq_wakeup_e_bits_st_dep_mask &&
  soc1/lsu/mem_ldq_wakeup_e_bits_uop_br_mask == soc2/lsu/mem_ldq_wakeup_e_bits_uop_br_mask &&
  soc1/lsu/mem_ldq_wakeup_e_bits_uop_mem_size == soc2/lsu/mem_ldq_wakeup_e_bits_uop_mem_size &&
  soc1/lsu/mem_ldq_wakeup_e_bits_uop_stq_idx == soc2/lsu/mem_ldq_wakeup_e_bits_uop_stq_idx &&
  soc1/lsu/mem_paddr_0 == soc2/lsu/mem_paddr_0 &&
  soc1/lsu/mem_stdf_uop_br_mask == soc2/lsu/mem_stdf_uop_br_mask &&
  soc1/lsu/mem_stdf_uop_rob_idx == soc2/lsu/mem_stdf_uop_rob_idx &&
  soc1/lsu/mem_stdf_uop_stq_idx == soc2/lsu/mem_stdf_uop_stq_idx &&
  soc1/lsu/mem_stq_incoming_e_0_bits_addr_is_virtual == soc2/lsu/mem_stq_incoming_e_0_bits_addr_is_virtual &&
  soc1/lsu/mem_stq_incoming_e_0_bits_addr_valid == soc2/lsu/mem_stq_incoming_e_0_bits_addr_valid &&
  soc1/lsu/mem_stq_incoming_e_0_bits_data_valid == soc2/lsu/mem_stq_incoming_e_0_bits_data_valid &&
  soc1/lsu/mem_stq_incoming_e_0_bits_uop_br_mask == soc2/lsu/mem_stq_incoming_e_0_bits_uop_br_mask &&
  soc1/lsu/mem_stq_incoming_e_0_bits_uop_is_amo == soc2/lsu/mem_stq_incoming_e_0_bits_uop_is_amo &&
  soc1/lsu/mem_stq_incoming_e_0_bits_uop_mem_size == soc2/lsu/mem_stq_incoming_e_0_bits_uop_mem_size &&
  soc1/lsu/mem_stq_incoming_e_0_bits_uop_rob_idx == soc2/lsu/mem_stq_incoming_e_0_bits_uop_rob_idx &&
  soc1/lsu/mem_stq_incoming_e_0_bits_uop_stq_idx == soc2/lsu/mem_stq_incoming_e_0_bits_uop_stq_idx &&
  soc1/lsu/mem_stq_incoming_e_0_valid == soc2/lsu/mem_stq_incoming_e_0_valid &&
  soc1/lsu/mem_stq_retry_e_bits_data_valid == soc2/lsu/mem_stq_retry_e_bits_data_valid &&
  soc1/lsu/mem_stq_retry_e_bits_uop_br_mask == soc2/lsu/mem_stq_retry_e_bits_uop_br_mask &&
  soc1/lsu/mem_stq_retry_e_bits_uop_is_amo == soc2/lsu/mem_stq_retry_e_bits_uop_is_amo &&
  soc1/lsu/mem_stq_retry_e_bits_uop_mem_size == soc2/lsu/mem_stq_retry_e_bits_uop_mem_size &&
  soc1/lsu/mem_stq_retry_e_bits_uop_rob_idx == soc2/lsu/mem_stq_retry_e_bits_uop_rob_idx &&
  soc1/lsu/mem_stq_retry_e_bits_uop_stq_idx == soc2/lsu/mem_stq_retry_e_bits_uop_stq_idx &&
  soc1/lsu/mem_stq_retry_e_valid == soc2/lsu/mem_stq_retry_e_valid &&
  soc1/lsu/mem_tlb_miss_0 == soc2/lsu/mem_tlb_miss_0 &&
  soc1/lsu/mem_tlb_uncacheable_0 == soc2/lsu/mem_tlb_uncacheable_0 &&
  soc1/lsu/mem_xcpt_causes_0 == soc2/lsu/mem_xcpt_causes_0 &&
  soc1/lsu/mem_xcpt_uops_0_br_mask == soc2/lsu/mem_xcpt_uops_0_br_mask &&
  soc1/lsu/mem_xcpt_uops_0_rob_idx == soc2/lsu/mem_xcpt_uops_0_rob_idx &&
  soc1/lsu/mem_xcpt_uops_0_stq_idx == soc2/lsu/mem_xcpt_uops_0_stq_idx &&
  soc1/lsu/mem_xcpt_uops_0_uses_ldq == soc2/lsu/mem_xcpt_uops_0_uses_ldq &&
  soc1/lsu/mem_xcpt_uops_0_uses_stq == soc2/lsu/mem_xcpt_uops_0_uses_stq &&
  soc1/lsu/mem_xcpt_vaddrs_0 == soc2/lsu/mem_xcpt_vaddrs_0 &&
  soc1/lsu/mem_xcpt_valids_0 == soc2/lsu/mem_xcpt_valids_0 &&
  soc1/lsu/p1_block_load_mask_0 == soc2/lsu/p1_block_load_mask_0 &&
  soc1/lsu/p1_block_load_mask_1 == soc2/lsu/p1_block_load_mask_1 &&
  soc1/lsu/p1_block_load_mask_10 == soc2/lsu/p1_block_load_mask_10 &&
  soc1/lsu/p1_block_load_mask_11 == soc2/lsu/p1_block_load_mask_11 &&
  soc1/lsu/p1_block_load_mask_12 == soc2/lsu/p1_block_load_mask_12 &&
  soc1/lsu/p1_block_load_mask_13 == soc2/lsu/p1_block_load_mask_13 &&
  soc1/lsu/p1_block_load_mask_14 == soc2/lsu/p1_block_load_mask_14 &&
  soc1/lsu/p1_block_load_mask_15 == soc2/lsu/p1_block_load_mask_15 &&
  soc1/lsu/p1_block_load_mask_2 == soc2/lsu/p1_block_load_mask_2 &&
  soc1/lsu/p1_block_load_mask_3 == soc2/lsu/p1_block_load_mask_3 &&
  soc1/lsu/p1_block_load_mask_4 == soc2/lsu/p1_block_load_mask_4 &&
  soc1/lsu/p1_block_load_mask_5 == soc2/lsu/p1_block_load_mask_5 &&
  soc1/lsu/p1_block_load_mask_6 == soc2/lsu/p1_block_load_mask_6 &&
  soc1/lsu/p1_block_load_mask_7 == soc2/lsu/p1_block_load_mask_7 &&
  soc1/lsu/p1_block_load_mask_8 == soc2/lsu/p1_block_load_mask_8 &&
  soc1/lsu/p1_block_load_mask_9 == soc2/lsu/p1_block_load_mask_9 &&
  soc1/lsu/p2_block_load_mask_0 == soc2/lsu/p2_block_load_mask_0 &&
  soc1/lsu/p2_block_load_mask_1 == soc2/lsu/p2_block_load_mask_1 &&
  soc1/lsu/p2_block_load_mask_10 == soc2/lsu/p2_block_load_mask_10 &&
  soc1/lsu/p2_block_load_mask_11 == soc2/lsu/p2_block_load_mask_11 &&
  soc1/lsu/p2_block_load_mask_12 == soc2/lsu/p2_block_load_mask_12 &&
  soc1/lsu/p2_block_load_mask_13 == soc2/lsu/p2_block_load_mask_13 &&
  soc1/lsu/p2_block_load_mask_14 == soc2/lsu/p2_block_load_mask_14 &&
  soc1/lsu/p2_block_load_mask_15 == soc2/lsu/p2_block_load_mask_15 &&
  soc1/lsu/p2_block_load_mask_2 == soc2/lsu/p2_block_load_mask_2 &&
  soc1/lsu/p2_block_load_mask_3 == soc2/lsu/p2_block_load_mask_3 &&
  soc1/lsu/p2_block_load_mask_4 == soc2/lsu/p2_block_load_mask_4 &&
  soc1/lsu/p2_block_load_mask_5 == soc2/lsu/p2_block_load_mask_5 &&
  soc1/lsu/p2_block_load_mask_6 == soc2/lsu/p2_block_load_mask_6 &&
  soc1/lsu/p2_block_load_mask_7 == soc2/lsu/p2_block_load_mask_7 &&
  soc1/lsu/p2_block_load_mask_8 == soc2/lsu/p2_block_load_mask_8 &&
  soc1/lsu/p2_block_load_mask_9 == soc2/lsu/p2_block_load_mask_9 &&
  soc1/lsu/r_xcpt_badvaddr == soc2/lsu/r_xcpt_badvaddr &&
  soc1/lsu/r_xcpt_cause == soc2/lsu/r_xcpt_cause &&
  soc1/lsu/r_xcpt_uop_br_mask == soc2/lsu/r_xcpt_uop_br_mask &&
  soc1/lsu/r_xcpt_uop_rob_idx == soc2/lsu/r_xcpt_uop_rob_idx &&
  soc1/lsu/r_xcpt_valid == soc2/lsu/r_xcpt_valid &&
  soc1/lsu/s1_executing_loads_0 == soc2/lsu/s1_executing_loads_0 &&
  soc1/lsu/s1_executing_loads_1 == soc2/lsu/s1_executing_loads_1 &&
  soc1/lsu/s1_executing_loads_10 == soc2/lsu/s1_executing_loads_10 &&
  soc1/lsu/s1_executing_loads_11 == soc2/lsu/s1_executing_loads_11 &&
  soc1/lsu/s1_executing_loads_12 == soc2/lsu/s1_executing_loads_12 &&
  soc1/lsu/s1_executing_loads_13 == soc2/lsu/s1_executing_loads_13 &&
  soc1/lsu/s1_executing_loads_14 == soc2/lsu/s1_executing_loads_14 &&
  soc1/lsu/s1_executing_loads_15 == soc2/lsu/s1_executing_loads_15 &&
  soc1/lsu/s1_executing_loads_2 == soc2/lsu/s1_executing_loads_2 &&
  soc1/lsu/s1_executing_loads_3 == soc2/lsu/s1_executing_loads_3 &&
  soc1/lsu/s1_executing_loads_4 == soc2/lsu/s1_executing_loads_4 &&
  soc1/lsu/s1_executing_loads_5 == soc2/lsu/s1_executing_loads_5 &&
  soc1/lsu/s1_executing_loads_6 == soc2/lsu/s1_executing_loads_6 &&
  soc1/lsu/s1_executing_loads_7 == soc2/lsu/s1_executing_loads_7 &&
  soc1/lsu/s1_executing_loads_8 == soc2/lsu/s1_executing_loads_8 &&
  soc1/lsu/s1_executing_loads_9 == soc2/lsu/s1_executing_loads_9 &&
  soc1/lsu/stdf_clr_bsy_brmask == soc2/lsu/stdf_clr_bsy_brmask &&
  soc1/lsu/stdf_clr_bsy_rob_idx == soc2/lsu/stdf_clr_bsy_rob_idx &&
  soc1/lsu/stdf_clr_bsy_valid == soc2/lsu/stdf_clr_bsy_valid &&
  soc1/lsu/stq_0_bits_addr_bits == soc2/lsu/stq_0_bits_addr_bits &&
  soc1/lsu/stq_0_bits_addr_is_virtual == soc2/lsu/stq_0_bits_addr_is_virtual &&
  soc1/lsu/stq_0_bits_addr_valid == soc2/lsu/stq_0_bits_addr_valid &&
  soc1/lsu/stq_0_bits_committed == soc2/lsu/stq_0_bits_committed &&
  soc1/lsu/stq_0_bits_data_bits == soc2/lsu/stq_0_bits_data_bits &&
  soc1/lsu/stq_0_bits_data_valid == soc2/lsu/stq_0_bits_data_valid &&
  soc1/lsu/stq_0_bits_succeeded == soc2/lsu/stq_0_bits_succeeded &&
  soc1/lsu/stq_0_bits_uop_br_mask == soc2/lsu/stq_0_bits_uop_br_mask &&
  soc1/lsu/stq_0_bits_uop_ctrl_is_load == soc2/lsu/stq_0_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_0_bits_uop_ctrl_is_sta == soc2/lsu/stq_0_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_0_bits_uop_dst_rtype == soc2/lsu/stq_0_bits_uop_dst_rtype &&
  soc1/lsu/stq_0_bits_uop_exception == soc2/lsu/stq_0_bits_uop_exception &&
  soc1/lsu/stq_0_bits_uop_is_amo == soc2/lsu/stq_0_bits_uop_is_amo &&
  soc1/lsu/stq_0_bits_uop_is_fence == soc2/lsu/stq_0_bits_uop_is_fence &&
  soc1/lsu/stq_0_bits_uop_ldq_idx == soc2/lsu/stq_0_bits_uop_ldq_idx &&
  soc1/lsu/stq_0_bits_uop_mem_cmd == soc2/lsu/stq_0_bits_uop_mem_cmd &&
  soc1/lsu/stq_0_bits_uop_mem_signed == soc2/lsu/stq_0_bits_uop_mem_signed &&
  soc1/lsu/stq_0_bits_uop_mem_size == soc2/lsu/stq_0_bits_uop_mem_size &&
  soc1/lsu/stq_0_bits_uop_pdst == soc2/lsu/stq_0_bits_uop_pdst &&
  soc1/lsu/stq_0_bits_uop_rob_idx == soc2/lsu/stq_0_bits_uop_rob_idx &&
  soc1/lsu/stq_0_bits_uop_stq_idx == soc2/lsu/stq_0_bits_uop_stq_idx &&
  soc1/lsu/stq_0_bits_uop_uses_ldq == soc2/lsu/stq_0_bits_uop_uses_ldq &&
  soc1/lsu/stq_0_bits_uop_uses_stq == soc2/lsu/stq_0_bits_uop_uses_stq &&
  soc1/lsu/stq_0_valid == soc2/lsu/stq_0_valid &&
  soc1/lsu/stq_10_bits_addr_bits == soc2/lsu/stq_10_bits_addr_bits &&
  soc1/lsu/stq_10_bits_addr_is_virtual == soc2/lsu/stq_10_bits_addr_is_virtual &&
  soc1/lsu/stq_10_bits_addr_valid == soc2/lsu/stq_10_bits_addr_valid &&
  soc1/lsu/stq_10_bits_committed == soc2/lsu/stq_10_bits_committed &&
  soc1/lsu/stq_10_bits_data_bits == soc2/lsu/stq_10_bits_data_bits &&
  soc1/lsu/stq_10_bits_data_valid == soc2/lsu/stq_10_bits_data_valid &&
  soc1/lsu/stq_10_bits_succeeded == soc2/lsu/stq_10_bits_succeeded &&
  soc1/lsu/stq_10_bits_uop_br_mask == soc2/lsu/stq_10_bits_uop_br_mask &&
  soc1/lsu/stq_10_bits_uop_ctrl_is_load == soc2/lsu/stq_10_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_10_bits_uop_ctrl_is_sta == soc2/lsu/stq_10_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_10_bits_uop_dst_rtype == soc2/lsu/stq_10_bits_uop_dst_rtype &&
  soc1/lsu/stq_10_bits_uop_exception == soc2/lsu/stq_10_bits_uop_exception &&
  soc1/lsu/stq_10_bits_uop_is_amo == soc2/lsu/stq_10_bits_uop_is_amo &&
  soc1/lsu/stq_10_bits_uop_is_fence == soc2/lsu/stq_10_bits_uop_is_fence &&
  soc1/lsu/stq_10_bits_uop_ldq_idx == soc2/lsu/stq_10_bits_uop_ldq_idx &&
  soc1/lsu/stq_10_bits_uop_mem_cmd == soc2/lsu/stq_10_bits_uop_mem_cmd &&
  soc1/lsu/stq_10_bits_uop_mem_signed == soc2/lsu/stq_10_bits_uop_mem_signed &&
  soc1/lsu/stq_10_bits_uop_mem_size == soc2/lsu/stq_10_bits_uop_mem_size &&
  soc1/lsu/stq_10_bits_uop_pdst == soc2/lsu/stq_10_bits_uop_pdst &&
  soc1/lsu/stq_10_bits_uop_rob_idx == soc2/lsu/stq_10_bits_uop_rob_idx &&
  soc1/lsu/stq_10_bits_uop_stq_idx == soc2/lsu/stq_10_bits_uop_stq_idx &&
  soc1/lsu/stq_10_bits_uop_uses_ldq == soc2/lsu/stq_10_bits_uop_uses_ldq &&
  soc1/lsu/stq_10_bits_uop_uses_stq == soc2/lsu/stq_10_bits_uop_uses_stq &&
  soc1/lsu/stq_10_valid == soc2/lsu/stq_10_valid &&
  soc1/lsu/stq_11_bits_addr_bits == soc2/lsu/stq_11_bits_addr_bits &&
  soc1/lsu/stq_11_bits_addr_is_virtual == soc2/lsu/stq_11_bits_addr_is_virtual &&
  soc1/lsu/stq_11_bits_addr_valid == soc2/lsu/stq_11_bits_addr_valid &&
  soc1/lsu/stq_11_bits_committed == soc2/lsu/stq_11_bits_committed &&
  soc1/lsu/stq_11_bits_data_bits == soc2/lsu/stq_11_bits_data_bits &&
  soc1/lsu/stq_11_bits_data_valid == soc2/lsu/stq_11_bits_data_valid &&
  soc1/lsu/stq_11_bits_succeeded == soc2/lsu/stq_11_bits_succeeded &&
  soc1/lsu/stq_11_bits_uop_br_mask == soc2/lsu/stq_11_bits_uop_br_mask &&
  soc1/lsu/stq_11_bits_uop_ctrl_is_load == soc2/lsu/stq_11_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_11_bits_uop_ctrl_is_sta == soc2/lsu/stq_11_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_11_bits_uop_dst_rtype == soc2/lsu/stq_11_bits_uop_dst_rtype &&
  soc1/lsu/stq_11_bits_uop_exception == soc2/lsu/stq_11_bits_uop_exception &&
  soc1/lsu/stq_11_bits_uop_is_amo == soc2/lsu/stq_11_bits_uop_is_amo &&
  soc1/lsu/stq_11_bits_uop_is_fence == soc2/lsu/stq_11_bits_uop_is_fence &&
  soc1/lsu/stq_11_bits_uop_ldq_idx == soc2/lsu/stq_11_bits_uop_ldq_idx &&
  soc1/lsu/stq_11_bits_uop_mem_cmd == soc2/lsu/stq_11_bits_uop_mem_cmd &&
  soc1/lsu/stq_11_bits_uop_mem_signed == soc2/lsu/stq_11_bits_uop_mem_signed &&
  soc1/lsu/stq_11_bits_uop_mem_size == soc2/lsu/stq_11_bits_uop_mem_size &&
  soc1/lsu/stq_11_bits_uop_pdst == soc2/lsu/stq_11_bits_uop_pdst &&
  soc1/lsu/stq_11_bits_uop_rob_idx == soc2/lsu/stq_11_bits_uop_rob_idx &&
  soc1/lsu/stq_11_bits_uop_stq_idx == soc2/lsu/stq_11_bits_uop_stq_idx &&
  soc1/lsu/stq_11_bits_uop_uses_ldq == soc2/lsu/stq_11_bits_uop_uses_ldq &&
  soc1/lsu/stq_11_bits_uop_uses_stq == soc2/lsu/stq_11_bits_uop_uses_stq &&
  soc1/lsu/stq_11_valid == soc2/lsu/stq_11_valid &&
  soc1/lsu/stq_12_bits_addr_bits == soc2/lsu/stq_12_bits_addr_bits &&
  soc1/lsu/stq_12_bits_addr_is_virtual == soc2/lsu/stq_12_bits_addr_is_virtual &&
  soc1/lsu/stq_12_bits_addr_valid == soc2/lsu/stq_12_bits_addr_valid &&
  soc1/lsu/stq_12_bits_committed == soc2/lsu/stq_12_bits_committed &&
  soc1/lsu/stq_12_bits_data_bits == soc2/lsu/stq_12_bits_data_bits &&
  soc1/lsu/stq_12_bits_data_valid == soc2/lsu/stq_12_bits_data_valid &&
  soc1/lsu/stq_12_bits_succeeded == soc2/lsu/stq_12_bits_succeeded &&
  soc1/lsu/stq_12_bits_uop_br_mask == soc2/lsu/stq_12_bits_uop_br_mask &&
  soc1/lsu/stq_12_bits_uop_ctrl_is_load == soc2/lsu/stq_12_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_12_bits_uop_ctrl_is_sta == soc2/lsu/stq_12_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_12_bits_uop_dst_rtype == soc2/lsu/stq_12_bits_uop_dst_rtype &&
  soc1/lsu/stq_12_bits_uop_exception == soc2/lsu/stq_12_bits_uop_exception &&
  soc1/lsu/stq_12_bits_uop_is_amo == soc2/lsu/stq_12_bits_uop_is_amo &&
  soc1/lsu/stq_12_bits_uop_is_fence == soc2/lsu/stq_12_bits_uop_is_fence &&
  soc1/lsu/stq_12_bits_uop_ldq_idx == soc2/lsu/stq_12_bits_uop_ldq_idx &&
  soc1/lsu/stq_12_bits_uop_mem_cmd == soc2/lsu/stq_12_bits_uop_mem_cmd &&
  soc1/lsu/stq_12_bits_uop_mem_signed == soc2/lsu/stq_12_bits_uop_mem_signed &&
  soc1/lsu/stq_12_bits_uop_mem_size == soc2/lsu/stq_12_bits_uop_mem_size &&
  soc1/lsu/stq_12_bits_uop_pdst == soc2/lsu/stq_12_bits_uop_pdst &&
  soc1/lsu/stq_12_bits_uop_rob_idx == soc2/lsu/stq_12_bits_uop_rob_idx &&
  soc1/lsu/stq_12_bits_uop_stq_idx == soc2/lsu/stq_12_bits_uop_stq_idx &&
  soc1/lsu/stq_12_bits_uop_uses_ldq == soc2/lsu/stq_12_bits_uop_uses_ldq &&
  soc1/lsu/stq_12_bits_uop_uses_stq == soc2/lsu/stq_12_bits_uop_uses_stq &&
  soc1/lsu/stq_12_valid == soc2/lsu/stq_12_valid &&
  soc1/lsu/stq_13_bits_addr_bits == soc2/lsu/stq_13_bits_addr_bits &&
  soc1/lsu/stq_13_bits_addr_is_virtual == soc2/lsu/stq_13_bits_addr_is_virtual &&
  soc1/lsu/stq_13_bits_addr_valid == soc2/lsu/stq_13_bits_addr_valid &&
  soc1/lsu/stq_13_bits_committed == soc2/lsu/stq_13_bits_committed &&
  soc1/lsu/stq_13_bits_data_bits == soc2/lsu/stq_13_bits_data_bits &&
  soc1/lsu/stq_13_bits_data_valid == soc2/lsu/stq_13_bits_data_valid &&
  soc1/lsu/stq_13_bits_succeeded == soc2/lsu/stq_13_bits_succeeded &&
  soc1/lsu/stq_13_bits_uop_br_mask == soc2/lsu/stq_13_bits_uop_br_mask &&
  soc1/lsu/stq_13_bits_uop_ctrl_is_load == soc2/lsu/stq_13_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_13_bits_uop_ctrl_is_sta == soc2/lsu/stq_13_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_13_bits_uop_dst_rtype == soc2/lsu/stq_13_bits_uop_dst_rtype &&
  soc1/lsu/stq_13_bits_uop_exception == soc2/lsu/stq_13_bits_uop_exception &&
  soc1/lsu/stq_13_bits_uop_is_amo == soc2/lsu/stq_13_bits_uop_is_amo &&
  soc1/lsu/stq_13_bits_uop_is_fence == soc2/lsu/stq_13_bits_uop_is_fence &&
  soc1/lsu/stq_13_bits_uop_ldq_idx == soc2/lsu/stq_13_bits_uop_ldq_idx &&
  soc1/lsu/stq_13_bits_uop_mem_cmd == soc2/lsu/stq_13_bits_uop_mem_cmd &&
  soc1/lsu/stq_13_bits_uop_mem_signed == soc2/lsu/stq_13_bits_uop_mem_signed &&
  soc1/lsu/stq_13_bits_uop_mem_size == soc2/lsu/stq_13_bits_uop_mem_size &&
  soc1/lsu/stq_13_bits_uop_pdst == soc2/lsu/stq_13_bits_uop_pdst &&
  soc1/lsu/stq_13_bits_uop_rob_idx == soc2/lsu/stq_13_bits_uop_rob_idx &&
  soc1/lsu/stq_13_bits_uop_stq_idx == soc2/lsu/stq_13_bits_uop_stq_idx &&
  soc1/lsu/stq_13_bits_uop_uses_ldq == soc2/lsu/stq_13_bits_uop_uses_ldq &&
  soc1/lsu/stq_13_bits_uop_uses_stq == soc2/lsu/stq_13_bits_uop_uses_stq &&
  soc1/lsu/stq_13_valid == soc2/lsu/stq_13_valid &&
  soc1/lsu/stq_14_bits_addr_bits == soc2/lsu/stq_14_bits_addr_bits &&
  soc1/lsu/stq_14_bits_addr_is_virtual == soc2/lsu/stq_14_bits_addr_is_virtual &&
  soc1/lsu/stq_14_bits_addr_valid == soc2/lsu/stq_14_bits_addr_valid &&
  soc1/lsu/stq_14_bits_committed == soc2/lsu/stq_14_bits_committed &&
  soc1/lsu/stq_14_bits_data_bits == soc2/lsu/stq_14_bits_data_bits &&
  soc1/lsu/stq_14_bits_data_valid == soc2/lsu/stq_14_bits_data_valid &&
  soc1/lsu/stq_14_bits_succeeded == soc2/lsu/stq_14_bits_succeeded &&
  soc1/lsu/stq_14_bits_uop_br_mask == soc2/lsu/stq_14_bits_uop_br_mask &&
  soc1/lsu/stq_14_bits_uop_ctrl_is_load == soc2/lsu/stq_14_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_14_bits_uop_ctrl_is_sta == soc2/lsu/stq_14_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_14_bits_uop_dst_rtype == soc2/lsu/stq_14_bits_uop_dst_rtype &&
  soc1/lsu/stq_14_bits_uop_exception == soc2/lsu/stq_14_bits_uop_exception &&
  soc1/lsu/stq_14_bits_uop_is_amo == soc2/lsu/stq_14_bits_uop_is_amo &&
  soc1/lsu/stq_14_bits_uop_is_fence == soc2/lsu/stq_14_bits_uop_is_fence &&
  soc1/lsu/stq_14_bits_uop_ldq_idx == soc2/lsu/stq_14_bits_uop_ldq_idx &&
  soc1/lsu/stq_14_bits_uop_mem_cmd == soc2/lsu/stq_14_bits_uop_mem_cmd &&
  soc1/lsu/stq_14_bits_uop_mem_signed == soc2/lsu/stq_14_bits_uop_mem_signed &&
  soc1/lsu/stq_14_bits_uop_mem_size == soc2/lsu/stq_14_bits_uop_mem_size &&
  soc1/lsu/stq_14_bits_uop_pdst == soc2/lsu/stq_14_bits_uop_pdst &&
  soc1/lsu/stq_14_bits_uop_rob_idx == soc2/lsu/stq_14_bits_uop_rob_idx &&
  soc1/lsu/stq_14_bits_uop_stq_idx == soc2/lsu/stq_14_bits_uop_stq_idx &&
  soc1/lsu/stq_14_bits_uop_uses_ldq == soc2/lsu/stq_14_bits_uop_uses_ldq &&
  soc1/lsu/stq_14_bits_uop_uses_stq == soc2/lsu/stq_14_bits_uop_uses_stq &&
  soc1/lsu/stq_14_valid == soc2/lsu/stq_14_valid &&
  soc1/lsu/stq_15_bits_addr_bits == soc2/lsu/stq_15_bits_addr_bits &&
  soc1/lsu/stq_15_bits_addr_is_virtual == soc2/lsu/stq_15_bits_addr_is_virtual &&
  soc1/lsu/stq_15_bits_addr_valid == soc2/lsu/stq_15_bits_addr_valid &&
  soc1/lsu/stq_15_bits_committed == soc2/lsu/stq_15_bits_committed &&
  soc1/lsu/stq_15_bits_data_bits == soc2/lsu/stq_15_bits_data_bits &&
  soc1/lsu/stq_15_bits_data_valid == soc2/lsu/stq_15_bits_data_valid &&
  soc1/lsu/stq_15_bits_succeeded == soc2/lsu/stq_15_bits_succeeded &&
  soc1/lsu/stq_15_bits_uop_br_mask == soc2/lsu/stq_15_bits_uop_br_mask &&
  soc1/lsu/stq_15_bits_uop_ctrl_is_load == soc2/lsu/stq_15_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_15_bits_uop_ctrl_is_sta == soc2/lsu/stq_15_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_15_bits_uop_dst_rtype == soc2/lsu/stq_15_bits_uop_dst_rtype &&
  soc1/lsu/stq_15_bits_uop_exception == soc2/lsu/stq_15_bits_uop_exception &&
  soc1/lsu/stq_15_bits_uop_is_amo == soc2/lsu/stq_15_bits_uop_is_amo &&
  soc1/lsu/stq_15_bits_uop_is_fence == soc2/lsu/stq_15_bits_uop_is_fence &&
  soc1/lsu/stq_15_bits_uop_ldq_idx == soc2/lsu/stq_15_bits_uop_ldq_idx &&
  soc1/lsu/stq_15_bits_uop_mem_cmd == soc2/lsu/stq_15_bits_uop_mem_cmd &&
  soc1/lsu/stq_15_bits_uop_mem_signed == soc2/lsu/stq_15_bits_uop_mem_signed &&
  soc1/lsu/stq_15_bits_uop_mem_size == soc2/lsu/stq_15_bits_uop_mem_size &&
  soc1/lsu/stq_15_bits_uop_pdst == soc2/lsu/stq_15_bits_uop_pdst &&
  soc1/lsu/stq_15_bits_uop_rob_idx == soc2/lsu/stq_15_bits_uop_rob_idx &&
  soc1/lsu/stq_15_bits_uop_stq_idx == soc2/lsu/stq_15_bits_uop_stq_idx &&
  soc1/lsu/stq_15_bits_uop_uses_ldq == soc2/lsu/stq_15_bits_uop_uses_ldq &&
  soc1/lsu/stq_15_bits_uop_uses_stq == soc2/lsu/stq_15_bits_uop_uses_stq &&
  soc1/lsu/stq_15_valid == soc2/lsu/stq_15_valid &&
  soc1/lsu/stq_1_bits_addr_bits == soc2/lsu/stq_1_bits_addr_bits &&
  soc1/lsu/stq_1_bits_addr_is_virtual == soc2/lsu/stq_1_bits_addr_is_virtual &&
  soc1/lsu/stq_1_bits_addr_valid == soc2/lsu/stq_1_bits_addr_valid &&
  soc1/lsu/stq_1_bits_committed == soc2/lsu/stq_1_bits_committed &&
  soc1/lsu/stq_1_bits_data_bits == soc2/lsu/stq_1_bits_data_bits &&
  soc1/lsu/stq_1_bits_data_valid == soc2/lsu/stq_1_bits_data_valid &&
  soc1/lsu/stq_1_bits_succeeded == soc2/lsu/stq_1_bits_succeeded &&
  soc1/lsu/stq_1_bits_uop_br_mask == soc2/lsu/stq_1_bits_uop_br_mask &&
  soc1/lsu/stq_1_bits_uop_ctrl_is_load == soc2/lsu/stq_1_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_1_bits_uop_ctrl_is_sta == soc2/lsu/stq_1_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_1_bits_uop_dst_rtype == soc2/lsu/stq_1_bits_uop_dst_rtype &&
  soc1/lsu/stq_1_bits_uop_exception == soc2/lsu/stq_1_bits_uop_exception &&
  soc1/lsu/stq_1_bits_uop_is_amo == soc2/lsu/stq_1_bits_uop_is_amo &&
  soc1/lsu/stq_1_bits_uop_is_fence == soc2/lsu/stq_1_bits_uop_is_fence &&
  soc1/lsu/stq_1_bits_uop_ldq_idx == soc2/lsu/stq_1_bits_uop_ldq_idx &&
  soc1/lsu/stq_1_bits_uop_mem_cmd == soc2/lsu/stq_1_bits_uop_mem_cmd &&
  soc1/lsu/stq_1_bits_uop_mem_signed == soc2/lsu/stq_1_bits_uop_mem_signed &&
  soc1/lsu/stq_1_bits_uop_mem_size == soc2/lsu/stq_1_bits_uop_mem_size &&
  soc1/lsu/stq_1_bits_uop_pdst == soc2/lsu/stq_1_bits_uop_pdst &&
  soc1/lsu/stq_1_bits_uop_rob_idx == soc2/lsu/stq_1_bits_uop_rob_idx &&
  soc1/lsu/stq_1_bits_uop_stq_idx == soc2/lsu/stq_1_bits_uop_stq_idx &&
  soc1/lsu/stq_1_bits_uop_uses_ldq == soc2/lsu/stq_1_bits_uop_uses_ldq &&
  soc1/lsu/stq_1_bits_uop_uses_stq == soc2/lsu/stq_1_bits_uop_uses_stq &&
  soc1/lsu/stq_1_valid == soc2/lsu/stq_1_valid &&
  soc1/lsu/stq_2_bits_addr_bits == soc2/lsu/stq_2_bits_addr_bits &&
  soc1/lsu/stq_2_bits_addr_is_virtual == soc2/lsu/stq_2_bits_addr_is_virtual &&
  soc1/lsu/stq_2_bits_addr_valid == soc2/lsu/stq_2_bits_addr_valid &&
  soc1/lsu/stq_2_bits_committed == soc2/lsu/stq_2_bits_committed &&
  soc1/lsu/stq_2_bits_data_bits == soc2/lsu/stq_2_bits_data_bits &&
  soc1/lsu/stq_2_bits_data_valid == soc2/lsu/stq_2_bits_data_valid &&
  soc1/lsu/stq_2_bits_succeeded == soc2/lsu/stq_2_bits_succeeded &&
  soc1/lsu/stq_2_bits_uop_br_mask == soc2/lsu/stq_2_bits_uop_br_mask &&
  soc1/lsu/stq_2_bits_uop_ctrl_is_load == soc2/lsu/stq_2_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_2_bits_uop_ctrl_is_sta == soc2/lsu/stq_2_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_2_bits_uop_dst_rtype == soc2/lsu/stq_2_bits_uop_dst_rtype &&
  soc1/lsu/stq_2_bits_uop_exception == soc2/lsu/stq_2_bits_uop_exception &&
  soc1/lsu/stq_2_bits_uop_is_amo == soc2/lsu/stq_2_bits_uop_is_amo &&
  soc1/lsu/stq_2_bits_uop_is_fence == soc2/lsu/stq_2_bits_uop_is_fence &&
  soc1/lsu/stq_2_bits_uop_ldq_idx == soc2/lsu/stq_2_bits_uop_ldq_idx &&
  soc1/lsu/stq_2_bits_uop_mem_cmd == soc2/lsu/stq_2_bits_uop_mem_cmd &&
  soc1/lsu/stq_2_bits_uop_mem_signed == soc2/lsu/stq_2_bits_uop_mem_signed &&
  soc1/lsu/stq_2_bits_uop_mem_size == soc2/lsu/stq_2_bits_uop_mem_size &&
  soc1/lsu/stq_2_bits_uop_pdst == soc2/lsu/stq_2_bits_uop_pdst &&
  soc1/lsu/stq_2_bits_uop_rob_idx == soc2/lsu/stq_2_bits_uop_rob_idx &&
  soc1/lsu/stq_2_bits_uop_stq_idx == soc2/lsu/stq_2_bits_uop_stq_idx &&
  soc1/lsu/stq_2_bits_uop_uses_ldq == soc2/lsu/stq_2_bits_uop_uses_ldq &&
  soc1/lsu/stq_2_bits_uop_uses_stq == soc2/lsu/stq_2_bits_uop_uses_stq &&
  soc1/lsu/stq_2_valid == soc2/lsu/stq_2_valid &&
  soc1/lsu/stq_3_bits_addr_bits == soc2/lsu/stq_3_bits_addr_bits &&
  soc1/lsu/stq_3_bits_addr_is_virtual == soc2/lsu/stq_3_bits_addr_is_virtual &&
  soc1/lsu/stq_3_bits_addr_valid == soc2/lsu/stq_3_bits_addr_valid &&
  soc1/lsu/stq_3_bits_committed == soc2/lsu/stq_3_bits_committed &&
  soc1/lsu/stq_3_bits_data_bits == soc2/lsu/stq_3_bits_data_bits &&
  soc1/lsu/stq_3_bits_data_valid == soc2/lsu/stq_3_bits_data_valid &&
  soc1/lsu/stq_3_bits_succeeded == soc2/lsu/stq_3_bits_succeeded &&
  soc1/lsu/stq_3_bits_uop_br_mask == soc2/lsu/stq_3_bits_uop_br_mask &&
  soc1/lsu/stq_3_bits_uop_ctrl_is_load == soc2/lsu/stq_3_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_3_bits_uop_ctrl_is_sta == soc2/lsu/stq_3_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_3_bits_uop_dst_rtype == soc2/lsu/stq_3_bits_uop_dst_rtype &&
  soc1/lsu/stq_3_bits_uop_exception == soc2/lsu/stq_3_bits_uop_exception &&
  soc1/lsu/stq_3_bits_uop_is_amo == soc2/lsu/stq_3_bits_uop_is_amo &&
  soc1/lsu/stq_3_bits_uop_is_fence == soc2/lsu/stq_3_bits_uop_is_fence &&
  soc1/lsu/stq_3_bits_uop_ldq_idx == soc2/lsu/stq_3_bits_uop_ldq_idx &&
  soc1/lsu/stq_3_bits_uop_mem_cmd == soc2/lsu/stq_3_bits_uop_mem_cmd &&
  soc1/lsu/stq_3_bits_uop_mem_signed == soc2/lsu/stq_3_bits_uop_mem_signed &&
  soc1/lsu/stq_3_bits_uop_mem_size == soc2/lsu/stq_3_bits_uop_mem_size &&
  soc1/lsu/stq_3_bits_uop_pdst == soc2/lsu/stq_3_bits_uop_pdst &&
  soc1/lsu/stq_3_bits_uop_rob_idx == soc2/lsu/stq_3_bits_uop_rob_idx &&
  soc1/lsu/stq_3_bits_uop_stq_idx == soc2/lsu/stq_3_bits_uop_stq_idx &&
  soc1/lsu/stq_3_bits_uop_uses_ldq == soc2/lsu/stq_3_bits_uop_uses_ldq &&
  soc1/lsu/stq_3_bits_uop_uses_stq == soc2/lsu/stq_3_bits_uop_uses_stq &&
  soc1/lsu/stq_3_valid == soc2/lsu/stq_3_valid &&
  soc1/lsu/stq_4_bits_addr_bits == soc2/lsu/stq_4_bits_addr_bits &&
  soc1/lsu/stq_4_bits_addr_is_virtual == soc2/lsu/stq_4_bits_addr_is_virtual &&
  soc1/lsu/stq_4_bits_addr_valid == soc2/lsu/stq_4_bits_addr_valid &&
  soc1/lsu/stq_4_bits_committed == soc2/lsu/stq_4_bits_committed &&
  soc1/lsu/stq_4_bits_data_bits == soc2/lsu/stq_4_bits_data_bits &&
  soc1/lsu/stq_4_bits_data_valid == soc2/lsu/stq_4_bits_data_valid &&
  soc1/lsu/stq_4_bits_succeeded == soc2/lsu/stq_4_bits_succeeded &&
  soc1/lsu/stq_4_bits_uop_br_mask == soc2/lsu/stq_4_bits_uop_br_mask &&
  soc1/lsu/stq_4_bits_uop_ctrl_is_load == soc2/lsu/stq_4_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_4_bits_uop_ctrl_is_sta == soc2/lsu/stq_4_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_4_bits_uop_dst_rtype == soc2/lsu/stq_4_bits_uop_dst_rtype &&
  soc1/lsu/stq_4_bits_uop_exception == soc2/lsu/stq_4_bits_uop_exception &&
  soc1/lsu/stq_4_bits_uop_is_amo == soc2/lsu/stq_4_bits_uop_is_amo &&
  soc1/lsu/stq_4_bits_uop_is_fence == soc2/lsu/stq_4_bits_uop_is_fence &&
  soc1/lsu/stq_4_bits_uop_ldq_idx == soc2/lsu/stq_4_bits_uop_ldq_idx &&
  soc1/lsu/stq_4_bits_uop_mem_cmd == soc2/lsu/stq_4_bits_uop_mem_cmd &&
  soc1/lsu/stq_4_bits_uop_mem_signed == soc2/lsu/stq_4_bits_uop_mem_signed &&
  soc1/lsu/stq_4_bits_uop_mem_size == soc2/lsu/stq_4_bits_uop_mem_size &&
  soc1/lsu/stq_4_bits_uop_pdst == soc2/lsu/stq_4_bits_uop_pdst &&
  soc1/lsu/stq_4_bits_uop_rob_idx == soc2/lsu/stq_4_bits_uop_rob_idx &&
  soc1/lsu/stq_4_bits_uop_stq_idx == soc2/lsu/stq_4_bits_uop_stq_idx &&
  soc1/lsu/stq_4_bits_uop_uses_ldq == soc2/lsu/stq_4_bits_uop_uses_ldq &&
  soc1/lsu/stq_4_bits_uop_uses_stq == soc2/lsu/stq_4_bits_uop_uses_stq &&
  soc1/lsu/stq_4_valid == soc2/lsu/stq_4_valid &&
  soc1/lsu/stq_5_bits_addr_bits == soc2/lsu/stq_5_bits_addr_bits &&
  soc1/lsu/stq_5_bits_addr_is_virtual == soc2/lsu/stq_5_bits_addr_is_virtual &&
  soc1/lsu/stq_5_bits_addr_valid == soc2/lsu/stq_5_bits_addr_valid &&
  soc1/lsu/stq_5_bits_committed == soc2/lsu/stq_5_bits_committed &&
  soc1/lsu/stq_5_bits_data_bits == soc2/lsu/stq_5_bits_data_bits &&
  soc1/lsu/stq_5_bits_data_valid == soc2/lsu/stq_5_bits_data_valid &&
  soc1/lsu/stq_5_bits_succeeded == soc2/lsu/stq_5_bits_succeeded &&
  soc1/lsu/stq_5_bits_uop_br_mask == soc2/lsu/stq_5_bits_uop_br_mask &&
  soc1/lsu/stq_5_bits_uop_ctrl_is_load == soc2/lsu/stq_5_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_5_bits_uop_ctrl_is_sta == soc2/lsu/stq_5_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_5_bits_uop_dst_rtype == soc2/lsu/stq_5_bits_uop_dst_rtype &&
  soc1/lsu/stq_5_bits_uop_exception == soc2/lsu/stq_5_bits_uop_exception &&
  soc1/lsu/stq_5_bits_uop_is_amo == soc2/lsu/stq_5_bits_uop_is_amo &&
  soc1/lsu/stq_5_bits_uop_is_fence == soc2/lsu/stq_5_bits_uop_is_fence &&
  soc1/lsu/stq_5_bits_uop_ldq_idx == soc2/lsu/stq_5_bits_uop_ldq_idx &&
  soc1/lsu/stq_5_bits_uop_mem_cmd == soc2/lsu/stq_5_bits_uop_mem_cmd &&
  soc1/lsu/stq_5_bits_uop_mem_signed == soc2/lsu/stq_5_bits_uop_mem_signed &&
  soc1/lsu/stq_5_bits_uop_mem_size == soc2/lsu/stq_5_bits_uop_mem_size &&
  soc1/lsu/stq_5_bits_uop_pdst == soc2/lsu/stq_5_bits_uop_pdst &&
  soc1/lsu/stq_5_bits_uop_rob_idx == soc2/lsu/stq_5_bits_uop_rob_idx &&
  soc1/lsu/stq_5_bits_uop_stq_idx == soc2/lsu/stq_5_bits_uop_stq_idx &&
  soc1/lsu/stq_5_bits_uop_uses_ldq == soc2/lsu/stq_5_bits_uop_uses_ldq &&
  soc1/lsu/stq_5_bits_uop_uses_stq == soc2/lsu/stq_5_bits_uop_uses_stq &&
  soc1/lsu/stq_5_valid == soc2/lsu/stq_5_valid &&
  soc1/lsu/stq_6_bits_addr_bits == soc2/lsu/stq_6_bits_addr_bits &&
  soc1/lsu/stq_6_bits_addr_is_virtual == soc2/lsu/stq_6_bits_addr_is_virtual &&
  soc1/lsu/stq_6_bits_addr_valid == soc2/lsu/stq_6_bits_addr_valid &&
  soc1/lsu/stq_6_bits_committed == soc2/lsu/stq_6_bits_committed &&
  soc1/lsu/stq_6_bits_data_bits == soc2/lsu/stq_6_bits_data_bits &&
  soc1/lsu/stq_6_bits_data_valid == soc2/lsu/stq_6_bits_data_valid &&
  soc1/lsu/stq_6_bits_succeeded == soc2/lsu/stq_6_bits_succeeded &&
  soc1/lsu/stq_6_bits_uop_br_mask == soc2/lsu/stq_6_bits_uop_br_mask &&
  soc1/lsu/stq_6_bits_uop_ctrl_is_load == soc2/lsu/stq_6_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_6_bits_uop_ctrl_is_sta == soc2/lsu/stq_6_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_6_bits_uop_dst_rtype == soc2/lsu/stq_6_bits_uop_dst_rtype &&
  soc1/lsu/stq_6_bits_uop_exception == soc2/lsu/stq_6_bits_uop_exception &&
  soc1/lsu/stq_6_bits_uop_is_amo == soc2/lsu/stq_6_bits_uop_is_amo &&
  soc1/lsu/stq_6_bits_uop_is_fence == soc2/lsu/stq_6_bits_uop_is_fence &&
  soc1/lsu/stq_6_bits_uop_ldq_idx == soc2/lsu/stq_6_bits_uop_ldq_idx &&
  soc1/lsu/stq_6_bits_uop_mem_cmd == soc2/lsu/stq_6_bits_uop_mem_cmd &&
  soc1/lsu/stq_6_bits_uop_mem_signed == soc2/lsu/stq_6_bits_uop_mem_signed &&
  soc1/lsu/stq_6_bits_uop_mem_size == soc2/lsu/stq_6_bits_uop_mem_size &&
  soc1/lsu/stq_6_bits_uop_pdst == soc2/lsu/stq_6_bits_uop_pdst &&
  soc1/lsu/stq_6_bits_uop_rob_idx == soc2/lsu/stq_6_bits_uop_rob_idx &&
  soc1/lsu/stq_6_bits_uop_stq_idx == soc2/lsu/stq_6_bits_uop_stq_idx &&
  soc1/lsu/stq_6_bits_uop_uses_ldq == soc2/lsu/stq_6_bits_uop_uses_ldq &&
  soc1/lsu/stq_6_bits_uop_uses_stq == soc2/lsu/stq_6_bits_uop_uses_stq &&
  soc1/lsu/stq_6_valid == soc2/lsu/stq_6_valid &&
  soc1/lsu/stq_7_bits_addr_bits == soc2/lsu/stq_7_bits_addr_bits &&
  soc1/lsu/stq_7_bits_addr_is_virtual == soc2/lsu/stq_7_bits_addr_is_virtual &&
  soc1/lsu/stq_7_bits_addr_valid == soc2/lsu/stq_7_bits_addr_valid &&
  soc1/lsu/stq_7_bits_committed == soc2/lsu/stq_7_bits_committed &&
  soc1/lsu/stq_7_bits_data_bits == soc2/lsu/stq_7_bits_data_bits &&
  soc1/lsu/stq_7_bits_data_valid == soc2/lsu/stq_7_bits_data_valid &&
  soc1/lsu/stq_7_bits_succeeded == soc2/lsu/stq_7_bits_succeeded &&
  soc1/lsu/stq_7_bits_uop_br_mask == soc2/lsu/stq_7_bits_uop_br_mask &&
  soc1/lsu/stq_7_bits_uop_ctrl_is_load == soc2/lsu/stq_7_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_7_bits_uop_ctrl_is_sta == soc2/lsu/stq_7_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_7_bits_uop_dst_rtype == soc2/lsu/stq_7_bits_uop_dst_rtype &&
  soc1/lsu/stq_7_bits_uop_exception == soc2/lsu/stq_7_bits_uop_exception &&
  soc1/lsu/stq_7_bits_uop_is_amo == soc2/lsu/stq_7_bits_uop_is_amo &&
  soc1/lsu/stq_7_bits_uop_is_fence == soc2/lsu/stq_7_bits_uop_is_fence &&
  soc1/lsu/stq_7_bits_uop_ldq_idx == soc2/lsu/stq_7_bits_uop_ldq_idx &&
  soc1/lsu/stq_7_bits_uop_mem_cmd == soc2/lsu/stq_7_bits_uop_mem_cmd &&
  soc1/lsu/stq_7_bits_uop_mem_signed == soc2/lsu/stq_7_bits_uop_mem_signed &&
  soc1/lsu/stq_7_bits_uop_mem_size == soc2/lsu/stq_7_bits_uop_mem_size &&
  soc1/lsu/stq_7_bits_uop_pdst == soc2/lsu/stq_7_bits_uop_pdst &&
  soc1/lsu/stq_7_bits_uop_rob_idx == soc2/lsu/stq_7_bits_uop_rob_idx &&
  soc1/lsu/stq_7_bits_uop_stq_idx == soc2/lsu/stq_7_bits_uop_stq_idx &&
  soc1/lsu/stq_7_bits_uop_uses_ldq == soc2/lsu/stq_7_bits_uop_uses_ldq &&
  soc1/lsu/stq_7_bits_uop_uses_stq == soc2/lsu/stq_7_bits_uop_uses_stq &&
  soc1/lsu/stq_7_valid == soc2/lsu/stq_7_valid &&
  soc1/lsu/stq_8_bits_addr_bits == soc2/lsu/stq_8_bits_addr_bits &&
  soc1/lsu/stq_8_bits_addr_is_virtual == soc2/lsu/stq_8_bits_addr_is_virtual &&
  soc1/lsu/stq_8_bits_addr_valid == soc2/lsu/stq_8_bits_addr_valid &&
  soc1/lsu/stq_8_bits_committed == soc2/lsu/stq_8_bits_committed &&
  soc1/lsu/stq_8_bits_data_bits == soc2/lsu/stq_8_bits_data_bits &&
  soc1/lsu/stq_8_bits_data_valid == soc2/lsu/stq_8_bits_data_valid &&
  soc1/lsu/stq_8_bits_succeeded == soc2/lsu/stq_8_bits_succeeded &&
  soc1/lsu/stq_8_bits_uop_br_mask == soc2/lsu/stq_8_bits_uop_br_mask &&
  soc1/lsu/stq_8_bits_uop_ctrl_is_load == soc2/lsu/stq_8_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_8_bits_uop_ctrl_is_sta == soc2/lsu/stq_8_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_8_bits_uop_dst_rtype == soc2/lsu/stq_8_bits_uop_dst_rtype &&
  soc1/lsu/stq_8_bits_uop_exception == soc2/lsu/stq_8_bits_uop_exception &&
  soc1/lsu/stq_8_bits_uop_is_amo == soc2/lsu/stq_8_bits_uop_is_amo &&
  soc1/lsu/stq_8_bits_uop_is_fence == soc2/lsu/stq_8_bits_uop_is_fence &&
  soc1/lsu/stq_8_bits_uop_ldq_idx == soc2/lsu/stq_8_bits_uop_ldq_idx &&
  soc1/lsu/stq_8_bits_uop_mem_cmd == soc2/lsu/stq_8_bits_uop_mem_cmd &&
  soc1/lsu/stq_8_bits_uop_mem_signed == soc2/lsu/stq_8_bits_uop_mem_signed &&
  soc1/lsu/stq_8_bits_uop_mem_size == soc2/lsu/stq_8_bits_uop_mem_size &&
  soc1/lsu/stq_8_bits_uop_pdst == soc2/lsu/stq_8_bits_uop_pdst &&
  soc1/lsu/stq_8_bits_uop_rob_idx == soc2/lsu/stq_8_bits_uop_rob_idx &&
  soc1/lsu/stq_8_bits_uop_stq_idx == soc2/lsu/stq_8_bits_uop_stq_idx &&
  soc1/lsu/stq_8_bits_uop_uses_ldq == soc2/lsu/stq_8_bits_uop_uses_ldq &&
  soc1/lsu/stq_8_bits_uop_uses_stq == soc2/lsu/stq_8_bits_uop_uses_stq &&
  soc1/lsu/stq_8_valid == soc2/lsu/stq_8_valid &&
  soc1/lsu/stq_9_bits_addr_bits == soc2/lsu/stq_9_bits_addr_bits &&
  soc1/lsu/stq_9_bits_addr_is_virtual == soc2/lsu/stq_9_bits_addr_is_virtual &&
  soc1/lsu/stq_9_bits_addr_valid == soc2/lsu/stq_9_bits_addr_valid &&
  soc1/lsu/stq_9_bits_committed == soc2/lsu/stq_9_bits_committed &&
  soc1/lsu/stq_9_bits_data_bits == soc2/lsu/stq_9_bits_data_bits &&
  soc1/lsu/stq_9_bits_data_valid == soc2/lsu/stq_9_bits_data_valid &&
  soc1/lsu/stq_9_bits_succeeded == soc2/lsu/stq_9_bits_succeeded &&
  soc1/lsu/stq_9_bits_uop_br_mask == soc2/lsu/stq_9_bits_uop_br_mask &&
  soc1/lsu/stq_9_bits_uop_ctrl_is_load == soc2/lsu/stq_9_bits_uop_ctrl_is_load &&
  soc1/lsu/stq_9_bits_uop_ctrl_is_sta == soc2/lsu/stq_9_bits_uop_ctrl_is_sta &&
  soc1/lsu/stq_9_bits_uop_dst_rtype == soc2/lsu/stq_9_bits_uop_dst_rtype &&
  soc1/lsu/stq_9_bits_uop_exception == soc2/lsu/stq_9_bits_uop_exception &&
  soc1/lsu/stq_9_bits_uop_is_amo == soc2/lsu/stq_9_bits_uop_is_amo &&
  soc1/lsu/stq_9_bits_uop_is_fence == soc2/lsu/stq_9_bits_uop_is_fence &&
  soc1/lsu/stq_9_bits_uop_ldq_idx == soc2/lsu/stq_9_bits_uop_ldq_idx &&
  soc1/lsu/stq_9_bits_uop_mem_cmd == soc2/lsu/stq_9_bits_uop_mem_cmd &&
  soc1/lsu/stq_9_bits_uop_mem_signed == soc2/lsu/stq_9_bits_uop_mem_signed &&
  soc1/lsu/stq_9_bits_uop_mem_size == soc2/lsu/stq_9_bits_uop_mem_size &&
  soc1/lsu/stq_9_bits_uop_pdst == soc2/lsu/stq_9_bits_uop_pdst &&
  soc1/lsu/stq_9_bits_uop_rob_idx == soc2/lsu/stq_9_bits_uop_rob_idx &&
  soc1/lsu/stq_9_bits_uop_stq_idx == soc2/lsu/stq_9_bits_uop_stq_idx &&
  soc1/lsu/stq_9_bits_uop_uses_ldq == soc2/lsu/stq_9_bits_uop_uses_ldq &&
  soc1/lsu/stq_9_bits_uop_uses_stq == soc2/lsu/stq_9_bits_uop_uses_stq &&
  soc1/lsu/stq_9_valid == soc2/lsu/stq_9_valid &&
  soc1/lsu/stq_commit_head == soc2/lsu/stq_commit_head &&
  soc1/lsu/stq_execute_head == soc2/lsu/stq_execute_head &&
  soc1/lsu/stq_head == soc2/lsu/stq_head &&
  soc1/lsu/stq_retry_idx == soc2/lsu/stq_retry_idx &&
  soc1/lsu/stq_tail == soc2/lsu/stq_tail &&
  soc1/lsu/wb_forward_ld_addr_0 == soc2/lsu/wb_forward_ld_addr_0 &&
  soc1/lsu/wb_forward_ldq_idx_0 == soc2/lsu/wb_forward_ldq_idx_0 &&
  soc1/lsu/wb_forward_stq_idx_0 == soc2/lsu/wb_forward_stq_idx_0 &&
  soc1/lsu/wb_forward_valid_0 == soc2/lsu/wb_forward_valid_0 &&
  soc1/ptw/_T_227 == soc2/ptw/_T_227 &&
  soc1/ptw/_T_56 == soc2/ptw/_T_56 &&
  soc1/ptw/count == soc2/ptw/count &&
  soc1/ptw/data_0 == soc2/ptw/data_0 &&
  soc1/ptw/data_1 == soc2/ptw/data_1 &&
  soc1/ptw/data_2 == soc2/ptw/data_2 &&
  soc1/ptw/data_3 == soc2/ptw/data_3 &&
  soc1/ptw/data_4 == soc2/ptw/data_4 &&
  soc1/ptw/data_5 == soc2/ptw/data_5 &&
  soc1/ptw/data_6 == soc2/ptw/data_6 &&
  soc1/ptw/data_7 == soc2/ptw/data_7 &&
  soc1/ptw/g == soc2/ptw/g &&
  soc1/ptw/invalidated == soc2/ptw/invalidated &&
  soc1/ptw/l2_refill == soc2/ptw/l2_refill &&
  soc1/ptw/mem_resp_data == soc2/ptw/mem_resp_data &&
  soc1/ptw/mem_resp_valid == soc2/ptw/mem_resp_valid &&
  soc1/ptw/r_pte_a == soc2/ptw/r_pte_a &&
  soc1/ptw/r_pte_d == soc2/ptw/r_pte_d &&
  soc1/ptw/r_pte_g == soc2/ptw/r_pte_g &&
  soc1/ptw/r_pte_ppn == soc2/ptw/r_pte_ppn &&
  soc1/ptw/r_pte_r == soc2/ptw/r_pte_r &&
  soc1/ptw/r_pte_u == soc2/ptw/r_pte_u &&
  soc1/ptw/r_pte_v == soc2/ptw/r_pte_v &&
  soc1/ptw/r_pte_w == soc2/ptw/r_pte_w &&
  soc1/ptw/r_pte_x == soc2/ptw/r_pte_x &&
  soc1/ptw/r_req_addr == soc2/ptw/r_req_addr &&
  soc1/ptw/r_req_dest == soc2/ptw/r_req_dest &&
  soc1/ptw/resp_ae == soc2/ptw/resp_ae &&
  soc1/ptw/resp_valid_0 == soc2/ptw/resp_valid_0 &&
  soc1/ptw/resp_valid_1 == soc2/ptw/resp_valid_1 &&
  soc1/ptw/s1_valid == soc2/ptw/s1_valid &&
  soc1/ptw/s2_g == soc2/ptw/s2_g &&
  soc1/ptw/s2_valid == soc2/ptw/s2_valid &&
  soc1/ptw/s2_valid_bit == soc2/ptw/s2_valid_bit &&
  soc1/ptw/state == soc2/ptw/state &&
  soc1/ptw/tags_0 == soc2/ptw/tags_0 &&
  soc1/ptw/tags_1 == soc2/ptw/tags_1 &&
  soc1/ptw/tags_2 == soc2/ptw/tags_2 &&
  soc1/ptw/tags_3 == soc2/ptw/tags_3 &&
  soc1/ptw/tags_4 == soc2/ptw/tags_4 &&
  soc1/ptw/tags_5 == soc2/ptw/tags_5 &&
  soc1/ptw/tags_6 == soc2/ptw/tags_6 &&
  soc1/ptw/tags_7 == soc2/ptw/tags_7 &&
  soc1/ptw/valid == soc2/ptw/valid &&
  soc1/ptw/valid_1 == soc2/ptw/valid_1 &&
  soc1/tlMasterXbar/_T_154 == soc2/tlMasterXbar/_T_154 &&
  soc1/tlMasterXbar/_T_163 == soc2/tlMasterXbar/_T_163 &&
  soc1/tlMasterXbar/_T_218_0 == soc2/tlMasterXbar/_T_218_0 &&
  soc1/tlMasterXbar/_T_218_1 == soc2/tlMasterXbar/_T_218_1 &&
  soc1/core/iregfile/read_addrs_0 == soc2/core/iregfile/read_addrs_0 &&
  soc1/core/iregfile/read_addrs_1 == soc2/core/iregfile/read_addrs_1 &&
  soc1/core/iregfile/read_addrs_2 == soc2/core/iregfile/read_addrs_2 &&
  soc1/core/iregfile/read_addrs_3 == soc2/core/iregfile/read_addrs_3 &&
  soc1/core/iregfile/read_addrs_4 == soc2/core/iregfile/read_addrs_4 &&
  soc1/core/iregfile/read_addrs_5 == soc2/core/iregfile/read_addrs_5 &&
  soc1/core/iregfile/regfile == soc2/core/iregfile/regfile;
end macro;
