// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [23:0] data_0_V_read;
input  [23:0] data_1_V_read;
input  [23:0] data_2_V_read;
input  [23:0] data_3_V_read;
input  [23:0] data_4_V_read;
input  [23:0] data_5_V_read;
output  [140:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] exp_table3_address0;
reg    exp_table3_ce0;
wire   [17:0] exp_table3_q0;
wire   [9:0] exp_table3_address1;
reg    exp_table3_ce1;
wire   [17:0] exp_table3_q1;
wire   [9:0] exp_table3_address2;
reg    exp_table3_ce2;
wire   [17:0] exp_table3_q2;
wire   [9:0] exp_table3_address3;
reg    exp_table3_ce3;
wire   [17:0] exp_table3_q3;
wire   [9:0] exp_table3_address4;
reg    exp_table3_ce4;
wire   [17:0] exp_table3_q4;
wire   [9:0] exp_table3_address5;
reg    exp_table3_ce5;
wire   [17:0] exp_table3_q5;
wire   [9:0] exp_table3_address6;
reg    exp_table3_ce6;
wire   [17:0] exp_table3_q6;
wire   [9:0] exp_table3_address7;
reg    exp_table3_ce7;
wire   [17:0] exp_table3_q7;
wire   [9:0] exp_table3_address8;
reg    exp_table3_ce8;
wire   [17:0] exp_table3_q8;
wire   [9:0] exp_table3_address9;
reg    exp_table3_ce9;
wire   [17:0] exp_table3_q9;
wire   [9:0] exp_table3_address10;
reg    exp_table3_ce10;
wire   [17:0] exp_table3_q10;
wire   [9:0] exp_table3_address11;
reg    exp_table3_ce11;
wire   [17:0] exp_table3_q11;
wire   [9:0] exp_table3_address12;
reg    exp_table3_ce12;
wire   [17:0] exp_table3_q12;
wire   [9:0] exp_table3_address13;
reg    exp_table3_ce13;
wire   [17:0] exp_table3_q13;
wire   [9:0] exp_table3_address14;
reg    exp_table3_ce14;
wire   [17:0] exp_table3_q14;
wire   [9:0] exp_table3_address15;
reg    exp_table3_ce15;
wire   [17:0] exp_table3_q15;
wire   [9:0] exp_table3_address16;
reg    exp_table3_ce16;
wire   [17:0] exp_table3_q16;
wire   [9:0] exp_table3_address17;
reg    exp_table3_ce17;
wire   [17:0] exp_table3_q17;
wire   [9:0] exp_table3_address18;
reg    exp_table3_ce18;
wire   [17:0] exp_table3_q18;
wire   [9:0] exp_table3_address19;
reg    exp_table3_ce19;
wire   [17:0] exp_table3_q19;
wire   [9:0] exp_table3_address20;
reg    exp_table3_ce20;
wire   [17:0] exp_table3_q20;
wire   [9:0] exp_table3_address21;
reg    exp_table3_ce21;
wire   [17:0] exp_table3_q21;
wire   [9:0] exp_table3_address22;
reg    exp_table3_ce22;
wire   [17:0] exp_table3_q22;
wire   [9:0] exp_table3_address23;
reg    exp_table3_ce23;
wire   [17:0] exp_table3_q23;
wire   [9:0] exp_table3_address24;
reg    exp_table3_ce24;
wire   [17:0] exp_table3_q24;
wire   [9:0] exp_table3_address25;
reg    exp_table3_ce25;
wire   [17:0] exp_table3_q25;
wire   [9:0] exp_table3_address26;
reg    exp_table3_ce26;
wire   [17:0] exp_table3_q26;
wire   [9:0] exp_table3_address27;
reg    exp_table3_ce27;
wire   [17:0] exp_table3_q27;
wire   [9:0] exp_table3_address28;
reg    exp_table3_ce28;
wire   [17:0] exp_table3_q28;
wire   [9:0] exp_table3_address29;
reg    exp_table3_ce29;
wire   [17:0] exp_table3_q29;
wire   [9:0] invert_table4_address0;
reg    invert_table4_ce0;
wire   [14:0] invert_table4_q0;
wire   [9:0] invert_table4_address1;
reg    invert_table4_ce1;
wire   [14:0] invert_table4_q1;
wire   [9:0] invert_table4_address2;
reg    invert_table4_ce2;
wire   [14:0] invert_table4_q2;
wire   [9:0] invert_table4_address3;
reg    invert_table4_ce3;
wire   [14:0] invert_table4_q3;
wire   [9:0] invert_table4_address4;
reg    invert_table4_ce4;
wire   [14:0] invert_table4_q4;
wire   [9:0] invert_table4_address5;
reg    invert_table4_ce5;
wire   [14:0] invert_table4_q5;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln256_fu_720_p1;
wire   [63:0] zext_ln256_1_fu_863_p1;
wire   [63:0] zext_ln256_2_fu_1006_p1;
wire   [63:0] zext_ln256_3_fu_1149_p1;
wire   [63:0] zext_ln256_4_fu_1292_p1;
wire   [63:0] zext_ln256_5_fu_1431_p1;
wire   [63:0] zext_ln256_6_fu_1570_p1;
wire   [63:0] zext_ln256_7_fu_1709_p1;
wire   [63:0] zext_ln256_8_fu_1848_p1;
wire   [63:0] zext_ln256_9_fu_1987_p1;
wire   [63:0] zext_ln256_10_fu_2126_p1;
wire   [63:0] zext_ln256_11_fu_2265_p1;
wire   [63:0] zext_ln256_12_fu_2404_p1;
wire   [63:0] zext_ln256_13_fu_2543_p1;
wire   [63:0] zext_ln256_14_fu_2682_p1;
wire   [63:0] zext_ln256_15_fu_2821_p1;
wire   [63:0] zext_ln256_16_fu_2960_p1;
wire   [63:0] zext_ln256_17_fu_3099_p1;
wire   [63:0] zext_ln256_18_fu_3238_p1;
wire   [63:0] zext_ln256_19_fu_3377_p1;
wire   [63:0] zext_ln256_20_fu_3516_p1;
wire   [63:0] zext_ln256_21_fu_3655_p1;
wire   [63:0] zext_ln256_22_fu_3794_p1;
wire   [63:0] zext_ln256_23_fu_3933_p1;
wire   [63:0] zext_ln256_24_fu_4072_p1;
wire   [63:0] zext_ln256_25_fu_4211_p1;
wire   [63:0] zext_ln256_26_fu_4350_p1;
wire   [63:0] zext_ln256_27_fu_4489_p1;
wire   [63:0] zext_ln256_28_fu_4628_p1;
wire   [63:0] zext_ln256_29_fu_4767_p1;
wire   [63:0] zext_ln268_fu_5068_p1;
wire   [63:0] zext_ln268_1_fu_5189_p1;
wire   [63:0] zext_ln268_2_fu_5310_p1;
wire   [63:0] zext_ln268_3_fu_5431_p1;
wire   [63:0] zext_ln268_4_fu_5552_p1;
wire   [63:0] zext_ln268_5_fu_5673_p1;
wire  signed [24:0] sext_ln703_1_fu_582_p1;
wire  signed [24:0] sext_ln703_fu_578_p1;
wire   [24:0] sub_ln1193_fu_586_p2;
wire   [14:0] tmp_1_fu_600_p4;
wire   [34:0] shl_ln_fu_592_p3;
wire   [9:0] trunc_ln851_fu_620_p1;
wire   [15:0] p_Result_5_0_1_fu_624_p3;
wire  signed [15:0] sext_ln850_fu_610_p1;
wire   [0:0] icmp_ln851_fu_632_p2;
wire   [15:0] add_ln700_fu_638_p2;
wire   [0:0] icmp_ln850_fu_614_p2;
wire   [15:0] select_ln851_fu_644_p3;
wire   [15:0] select_ln850_fu_652_p3;
wire   [14:0] trunc_ln253_fu_660_p1;
wire   [15:0] add_ln253_fu_664_p2;
wire   [0:0] tmp_2_fu_676_p3;
wire   [14:0] add_ln253_30_fu_670_p2;
wire   [14:0] select_ln254_fu_684_p3;
wire   [4:0] tmp_4_fu_696_p4;
wire   [0:0] icmp_ln255_fu_706_p2;
wire   [9:0] trunc_ln254_fu_692_p1;
wire   [9:0] select_ln255_fu_712_p3;
wire  signed [24:0] sext_ln703_2_fu_725_p1;
wire   [24:0] sub_ln1193_1_fu_729_p2;
wire   [14:0] tmp_3_fu_743_p4;
wire   [34:0] shl_ln1118_1_fu_735_p3;
wire   [9:0] trunc_ln851_1_fu_763_p1;
wire   [15:0] p_Result_5_0_2_fu_767_p3;
wire  signed [15:0] sext_ln850_1_fu_753_p1;
wire   [0:0] icmp_ln851_6_fu_775_p2;
wire   [15:0] add_ln700_1_fu_781_p2;
wire   [0:0] icmp_ln850_1_fu_757_p2;
wire   [15:0] select_ln851_6_fu_787_p3;
wire   [15:0] select_ln850_1_fu_795_p3;
wire   [14:0] trunc_ln253_1_fu_803_p1;
wire   [15:0] add_ln253_1_fu_807_p2;
wire   [0:0] tmp_6_fu_819_p3;
wire   [14:0] add_ln253_31_fu_813_p2;
wire   [14:0] select_ln254_1_fu_827_p3;
wire   [4:0] tmp_8_fu_839_p4;
wire   [0:0] icmp_ln255_1_fu_849_p2;
wire   [9:0] trunc_ln254_1_fu_835_p1;
wire   [9:0] select_ln255_1_fu_855_p3;
wire  signed [24:0] sext_ln703_3_fu_868_p1;
wire   [24:0] sub_ln1193_2_fu_872_p2;
wire   [14:0] tmp_5_fu_886_p4;
wire   [34:0] shl_ln1118_2_fu_878_p3;
wire   [9:0] trunc_ln851_2_fu_906_p1;
wire   [15:0] p_Result_5_0_3_fu_910_p3;
wire  signed [15:0] sext_ln850_2_fu_896_p1;
wire   [0:0] icmp_ln851_7_fu_918_p2;
wire   [15:0] add_ln700_2_fu_924_p2;
wire   [0:0] icmp_ln850_2_fu_900_p2;
wire   [15:0] select_ln851_7_fu_930_p3;
wire   [15:0] select_ln850_2_fu_938_p3;
wire   [14:0] trunc_ln253_2_fu_946_p1;
wire   [15:0] add_ln253_2_fu_950_p2;
wire   [0:0] tmp_11_fu_962_p3;
wire   [14:0] add_ln253_32_fu_956_p2;
wire   [14:0] select_ln254_2_fu_970_p3;
wire   [4:0] tmp_13_fu_982_p4;
wire   [0:0] icmp_ln255_2_fu_992_p2;
wire   [9:0] trunc_ln254_2_fu_978_p1;
wire   [9:0] select_ln255_2_fu_998_p3;
wire  signed [24:0] sext_ln703_4_fu_1011_p1;
wire   [24:0] sub_ln1193_3_fu_1015_p2;
wire   [14:0] tmp_7_fu_1029_p4;
wire   [34:0] shl_ln1118_3_fu_1021_p3;
wire   [9:0] trunc_ln851_3_fu_1049_p1;
wire   [15:0] p_Result_5_0_4_fu_1053_p3;
wire  signed [15:0] sext_ln850_3_fu_1039_p1;
wire   [0:0] icmp_ln851_8_fu_1061_p2;
wire   [15:0] add_ln700_3_fu_1067_p2;
wire   [0:0] icmp_ln850_3_fu_1043_p2;
wire   [15:0] select_ln851_8_fu_1073_p3;
wire   [15:0] select_ln850_3_fu_1081_p3;
wire   [14:0] trunc_ln253_3_fu_1089_p1;
wire   [15:0] add_ln253_3_fu_1093_p2;
wire   [0:0] tmp_15_fu_1105_p3;
wire   [14:0] add_ln253_33_fu_1099_p2;
wire   [14:0] select_ln254_3_fu_1113_p3;
wire   [4:0] tmp_17_fu_1125_p4;
wire   [0:0] icmp_ln255_3_fu_1135_p2;
wire   [9:0] trunc_ln254_3_fu_1121_p1;
wire   [9:0] select_ln255_3_fu_1141_p3;
wire  signed [24:0] sext_ln703_5_fu_1154_p1;
wire   [24:0] sub_ln1193_4_fu_1158_p2;
wire   [14:0] tmp_9_fu_1172_p4;
wire   [34:0] shl_ln1118_4_fu_1164_p3;
wire   [9:0] trunc_ln851_4_fu_1192_p1;
wire   [15:0] p_Result_5_0_5_fu_1196_p3;
wire  signed [15:0] sext_ln850_4_fu_1182_p1;
wire   [0:0] icmp_ln851_9_fu_1204_p2;
wire   [15:0] add_ln700_4_fu_1210_p2;
wire   [0:0] icmp_ln850_4_fu_1186_p2;
wire   [15:0] select_ln851_9_fu_1216_p3;
wire   [15:0] select_ln850_4_fu_1224_p3;
wire   [14:0] trunc_ln253_4_fu_1232_p1;
wire   [15:0] add_ln253_4_fu_1236_p2;
wire   [0:0] tmp_19_fu_1248_p3;
wire   [14:0] add_ln253_34_fu_1242_p2;
wire   [14:0] select_ln254_4_fu_1256_p3;
wire   [4:0] tmp_21_fu_1268_p4;
wire   [0:0] icmp_ln255_4_fu_1278_p2;
wire   [9:0] trunc_ln254_4_fu_1264_p1;
wire   [9:0] select_ln255_4_fu_1284_p3;
wire   [24:0] sub_ln1193_5_fu_1297_p2;
wire   [14:0] tmp_s_fu_1311_p4;
wire   [34:0] shl_ln1118_5_fu_1303_p3;
wire   [9:0] trunc_ln851_5_fu_1331_p1;
wire   [15:0] p_Result_5_1_fu_1335_p3;
wire  signed [15:0] sext_ln850_5_fu_1321_p1;
wire   [0:0] icmp_ln851_10_fu_1343_p2;
wire   [15:0] add_ln700_5_fu_1349_p2;
wire   [0:0] icmp_ln850_5_fu_1325_p2;
wire   [15:0] select_ln851_10_fu_1355_p3;
wire   [15:0] select_ln850_5_fu_1363_p3;
wire   [14:0] trunc_ln253_5_fu_1371_p1;
wire   [15:0] add_ln253_5_fu_1375_p2;
wire   [0:0] tmp_23_fu_1387_p3;
wire   [14:0] add_ln253_35_fu_1381_p2;
wire   [14:0] select_ln254_5_fu_1395_p3;
wire   [4:0] tmp_25_fu_1407_p4;
wire   [0:0] icmp_ln255_5_fu_1417_p2;
wire   [9:0] trunc_ln254_5_fu_1403_p1;
wire   [9:0] select_ln255_5_fu_1423_p3;
wire   [24:0] sub_ln1193_6_fu_1436_p2;
wire   [14:0] tmp_10_fu_1450_p4;
wire   [34:0] shl_ln1118_6_fu_1442_p3;
wire   [9:0] trunc_ln851_6_fu_1470_p1;
wire   [15:0] p_Result_5_1_2_fu_1474_p3;
wire  signed [15:0] sext_ln850_6_fu_1460_p1;
wire   [0:0] icmp_ln851_11_fu_1482_p2;
wire   [15:0] add_ln700_6_fu_1488_p2;
wire   [0:0] icmp_ln850_6_fu_1464_p2;
wire   [15:0] select_ln851_11_fu_1494_p3;
wire   [15:0] select_ln850_6_fu_1502_p3;
wire   [14:0] trunc_ln253_6_fu_1510_p1;
wire   [15:0] add_ln253_6_fu_1514_p2;
wire   [0:0] tmp_27_fu_1526_p3;
wire   [14:0] add_ln253_36_fu_1520_p2;
wire   [14:0] select_ln254_6_fu_1534_p3;
wire   [4:0] tmp_29_fu_1546_p4;
wire   [0:0] icmp_ln255_6_fu_1556_p2;
wire   [9:0] trunc_ln254_6_fu_1542_p1;
wire   [9:0] select_ln255_6_fu_1562_p3;
wire   [24:0] sub_ln1193_7_fu_1575_p2;
wire   [14:0] tmp_12_fu_1589_p4;
wire   [34:0] shl_ln1118_7_fu_1581_p3;
wire   [9:0] trunc_ln851_7_fu_1609_p1;
wire   [15:0] p_Result_5_1_3_fu_1613_p3;
wire  signed [15:0] sext_ln850_7_fu_1599_p1;
wire   [0:0] icmp_ln851_12_fu_1621_p2;
wire   [15:0] add_ln700_7_fu_1627_p2;
wire   [0:0] icmp_ln850_7_fu_1603_p2;
wire   [15:0] select_ln851_12_fu_1633_p3;
wire   [15:0] select_ln850_7_fu_1641_p3;
wire   [14:0] trunc_ln253_7_fu_1649_p1;
wire   [15:0] add_ln253_7_fu_1653_p2;
wire   [0:0] tmp_31_fu_1665_p3;
wire   [14:0] add_ln253_37_fu_1659_p2;
wire   [14:0] select_ln254_7_fu_1673_p3;
wire   [4:0] tmp_33_fu_1685_p4;
wire   [0:0] icmp_ln255_7_fu_1695_p2;
wire   [9:0] trunc_ln254_7_fu_1681_p1;
wire   [9:0] select_ln255_7_fu_1701_p3;
wire   [24:0] sub_ln1193_8_fu_1714_p2;
wire   [14:0] tmp_14_fu_1728_p4;
wire   [34:0] shl_ln1118_8_fu_1720_p3;
wire   [9:0] trunc_ln851_8_fu_1748_p1;
wire   [15:0] p_Result_5_1_4_fu_1752_p3;
wire  signed [15:0] sext_ln850_8_fu_1738_p1;
wire   [0:0] icmp_ln851_13_fu_1760_p2;
wire   [15:0] add_ln700_8_fu_1766_p2;
wire   [0:0] icmp_ln850_8_fu_1742_p2;
wire   [15:0] select_ln851_13_fu_1772_p3;
wire   [15:0] select_ln850_8_fu_1780_p3;
wire   [14:0] trunc_ln253_8_fu_1788_p1;
wire   [15:0] add_ln253_8_fu_1792_p2;
wire   [0:0] tmp_35_fu_1804_p3;
wire   [14:0] add_ln253_38_fu_1798_p2;
wire   [14:0] select_ln254_8_fu_1812_p3;
wire   [4:0] tmp_37_fu_1824_p4;
wire   [0:0] icmp_ln255_8_fu_1834_p2;
wire   [9:0] trunc_ln254_8_fu_1820_p1;
wire   [9:0] select_ln255_8_fu_1840_p3;
wire   [24:0] sub_ln1193_9_fu_1853_p2;
wire   [14:0] tmp_16_fu_1867_p4;
wire   [34:0] shl_ln1118_9_fu_1859_p3;
wire   [9:0] trunc_ln851_9_fu_1887_p1;
wire   [15:0] p_Result_5_1_5_fu_1891_p3;
wire  signed [15:0] sext_ln850_9_fu_1877_p1;
wire   [0:0] icmp_ln851_14_fu_1899_p2;
wire   [15:0] add_ln700_9_fu_1905_p2;
wire   [0:0] icmp_ln850_9_fu_1881_p2;
wire   [15:0] select_ln851_14_fu_1911_p3;
wire   [15:0] select_ln850_9_fu_1919_p3;
wire   [14:0] trunc_ln253_9_fu_1927_p1;
wire   [15:0] add_ln253_9_fu_1931_p2;
wire   [0:0] tmp_39_fu_1943_p3;
wire   [14:0] add_ln253_39_fu_1937_p2;
wire   [14:0] select_ln254_9_fu_1951_p3;
wire   [4:0] tmp_41_fu_1963_p4;
wire   [0:0] icmp_ln255_9_fu_1973_p2;
wire   [9:0] trunc_ln254_9_fu_1959_p1;
wire   [9:0] select_ln255_9_fu_1979_p3;
wire   [24:0] sub_ln1193_10_fu_1992_p2;
wire   [14:0] tmp_18_fu_2006_p4;
wire   [34:0] shl_ln1118_s_fu_1998_p3;
wire   [9:0] trunc_ln851_10_fu_2026_p1;
wire   [15:0] p_Result_5_2_fu_2030_p3;
wire  signed [15:0] sext_ln850_10_fu_2016_p1;
wire   [0:0] icmp_ln851_15_fu_2038_p2;
wire   [15:0] add_ln700_10_fu_2044_p2;
wire   [0:0] icmp_ln850_10_fu_2020_p2;
wire   [15:0] select_ln851_15_fu_2050_p3;
wire   [15:0] select_ln850_10_fu_2058_p3;
wire   [14:0] trunc_ln253_10_fu_2066_p1;
wire   [15:0] add_ln253_10_fu_2070_p2;
wire   [0:0] tmp_43_fu_2082_p3;
wire   [14:0] add_ln253_40_fu_2076_p2;
wire   [14:0] select_ln254_10_fu_2090_p3;
wire   [4:0] tmp_45_fu_2102_p4;
wire   [0:0] icmp_ln255_10_fu_2112_p2;
wire   [9:0] trunc_ln254_10_fu_2098_p1;
wire   [9:0] select_ln255_10_fu_2118_p3;
wire   [24:0] sub_ln1193_11_fu_2131_p2;
wire   [14:0] tmp_20_fu_2145_p4;
wire   [34:0] shl_ln1118_10_fu_2137_p3;
wire   [9:0] trunc_ln851_11_fu_2165_p1;
wire   [15:0] p_Result_5_2_1_fu_2169_p3;
wire  signed [15:0] sext_ln850_11_fu_2155_p1;
wire   [0:0] icmp_ln851_16_fu_2177_p2;
wire   [15:0] add_ln700_11_fu_2183_p2;
wire   [0:0] icmp_ln850_11_fu_2159_p2;
wire   [15:0] select_ln851_16_fu_2189_p3;
wire   [15:0] select_ln850_11_fu_2197_p3;
wire   [14:0] trunc_ln253_11_fu_2205_p1;
wire   [15:0] add_ln253_11_fu_2209_p2;
wire   [0:0] tmp_47_fu_2221_p3;
wire   [14:0] add_ln253_41_fu_2215_p2;
wire   [14:0] select_ln254_11_fu_2229_p3;
wire   [4:0] tmp_49_fu_2241_p4;
wire   [0:0] icmp_ln255_11_fu_2251_p2;
wire   [9:0] trunc_ln254_11_fu_2237_p1;
wire   [9:0] select_ln255_11_fu_2257_p3;
wire   [24:0] sub_ln1193_12_fu_2270_p2;
wire   [14:0] tmp_22_fu_2284_p4;
wire   [34:0] shl_ln1118_11_fu_2276_p3;
wire   [9:0] trunc_ln851_12_fu_2304_p1;
wire   [15:0] p_Result_5_2_3_fu_2308_p3;
wire  signed [15:0] sext_ln850_12_fu_2294_p1;
wire   [0:0] icmp_ln851_17_fu_2316_p2;
wire   [15:0] add_ln700_12_fu_2322_p2;
wire   [0:0] icmp_ln850_12_fu_2298_p2;
wire   [15:0] select_ln851_17_fu_2328_p3;
wire   [15:0] select_ln850_12_fu_2336_p3;
wire   [14:0] trunc_ln253_12_fu_2344_p1;
wire   [15:0] add_ln253_12_fu_2348_p2;
wire   [0:0] tmp_51_fu_2360_p3;
wire   [14:0] add_ln253_42_fu_2354_p2;
wire   [14:0] select_ln254_12_fu_2368_p3;
wire   [4:0] tmp_53_fu_2380_p4;
wire   [0:0] icmp_ln255_12_fu_2390_p2;
wire   [9:0] trunc_ln254_12_fu_2376_p1;
wire   [9:0] select_ln255_12_fu_2396_p3;
wire   [24:0] sub_ln1193_13_fu_2409_p2;
wire   [14:0] tmp_24_fu_2423_p4;
wire   [34:0] shl_ln1118_12_fu_2415_p3;
wire   [9:0] trunc_ln851_13_fu_2443_p1;
wire   [15:0] p_Result_5_2_4_fu_2447_p3;
wire  signed [15:0] sext_ln850_13_fu_2433_p1;
wire   [0:0] icmp_ln851_18_fu_2455_p2;
wire   [15:0] add_ln700_13_fu_2461_p2;
wire   [0:0] icmp_ln850_13_fu_2437_p2;
wire   [15:0] select_ln851_18_fu_2467_p3;
wire   [15:0] select_ln850_13_fu_2475_p3;
wire   [14:0] trunc_ln253_13_fu_2483_p1;
wire   [15:0] add_ln253_13_fu_2487_p2;
wire   [0:0] tmp_55_fu_2499_p3;
wire   [14:0] add_ln253_43_fu_2493_p2;
wire   [14:0] select_ln254_13_fu_2507_p3;
wire   [4:0] tmp_57_fu_2519_p4;
wire   [0:0] icmp_ln255_13_fu_2529_p2;
wire   [9:0] trunc_ln254_13_fu_2515_p1;
wire   [9:0] select_ln255_13_fu_2535_p3;
wire   [24:0] sub_ln1193_14_fu_2548_p2;
wire   [14:0] tmp_26_fu_2562_p4;
wire   [34:0] shl_ln1118_13_fu_2554_p3;
wire   [9:0] trunc_ln851_14_fu_2582_p1;
wire   [15:0] p_Result_5_2_5_fu_2586_p3;
wire  signed [15:0] sext_ln850_14_fu_2572_p1;
wire   [0:0] icmp_ln851_19_fu_2594_p2;
wire   [15:0] add_ln700_14_fu_2600_p2;
wire   [0:0] icmp_ln850_14_fu_2576_p2;
wire   [15:0] select_ln851_19_fu_2606_p3;
wire   [15:0] select_ln850_14_fu_2614_p3;
wire   [14:0] trunc_ln253_14_fu_2622_p1;
wire   [15:0] add_ln253_14_fu_2626_p2;
wire   [0:0] tmp_59_fu_2638_p3;
wire   [14:0] add_ln253_44_fu_2632_p2;
wire   [14:0] select_ln254_14_fu_2646_p3;
wire   [4:0] tmp_61_fu_2658_p4;
wire   [0:0] icmp_ln255_14_fu_2668_p2;
wire   [9:0] trunc_ln254_14_fu_2654_p1;
wire   [9:0] select_ln255_14_fu_2674_p3;
wire   [24:0] sub_ln1193_15_fu_2687_p2;
wire   [14:0] tmp_28_fu_2701_p4;
wire   [34:0] shl_ln1118_14_fu_2693_p3;
wire   [9:0] trunc_ln851_15_fu_2721_p1;
wire   [15:0] p_Result_5_3_fu_2725_p3;
wire  signed [15:0] sext_ln850_15_fu_2711_p1;
wire   [0:0] icmp_ln851_20_fu_2733_p2;
wire   [15:0] add_ln700_15_fu_2739_p2;
wire   [0:0] icmp_ln850_15_fu_2715_p2;
wire   [15:0] select_ln851_20_fu_2745_p3;
wire   [15:0] select_ln850_15_fu_2753_p3;
wire   [14:0] trunc_ln253_15_fu_2761_p1;
wire   [15:0] add_ln253_15_fu_2765_p2;
wire   [0:0] tmp_63_fu_2777_p3;
wire   [14:0] add_ln253_45_fu_2771_p2;
wire   [14:0] select_ln254_15_fu_2785_p3;
wire   [4:0] tmp_65_fu_2797_p4;
wire   [0:0] icmp_ln255_15_fu_2807_p2;
wire   [9:0] trunc_ln254_15_fu_2793_p1;
wire   [9:0] select_ln255_15_fu_2813_p3;
wire   [24:0] sub_ln1193_16_fu_2826_p2;
wire   [14:0] tmp_30_fu_2840_p4;
wire   [34:0] shl_ln1118_15_fu_2832_p3;
wire   [9:0] trunc_ln851_16_fu_2860_p1;
wire   [15:0] p_Result_5_3_1_fu_2864_p3;
wire  signed [15:0] sext_ln850_16_fu_2850_p1;
wire   [0:0] icmp_ln851_21_fu_2872_p2;
wire   [15:0] add_ln700_16_fu_2878_p2;
wire   [0:0] icmp_ln850_16_fu_2854_p2;
wire   [15:0] select_ln851_21_fu_2884_p3;
wire   [15:0] select_ln850_16_fu_2892_p3;
wire   [14:0] trunc_ln253_16_fu_2900_p1;
wire   [15:0] add_ln253_16_fu_2904_p2;
wire   [0:0] tmp_67_fu_2916_p3;
wire   [14:0] add_ln253_46_fu_2910_p2;
wire   [14:0] select_ln254_16_fu_2924_p3;
wire   [4:0] tmp_69_fu_2936_p4;
wire   [0:0] icmp_ln255_16_fu_2946_p2;
wire   [9:0] trunc_ln254_16_fu_2932_p1;
wire   [9:0] select_ln255_16_fu_2952_p3;
wire   [24:0] sub_ln1193_17_fu_2965_p2;
wire   [14:0] tmp_32_fu_2979_p4;
wire   [34:0] shl_ln1118_16_fu_2971_p3;
wire   [9:0] trunc_ln851_17_fu_2999_p1;
wire   [15:0] p_Result_5_3_2_fu_3003_p3;
wire  signed [15:0] sext_ln850_17_fu_2989_p1;
wire   [0:0] icmp_ln851_22_fu_3011_p2;
wire   [15:0] add_ln700_17_fu_3017_p2;
wire   [0:0] icmp_ln850_17_fu_2993_p2;
wire   [15:0] select_ln851_22_fu_3023_p3;
wire   [15:0] select_ln850_17_fu_3031_p3;
wire   [14:0] trunc_ln253_17_fu_3039_p1;
wire   [15:0] add_ln253_17_fu_3043_p2;
wire   [0:0] tmp_71_fu_3055_p3;
wire   [14:0] add_ln253_47_fu_3049_p2;
wire   [14:0] select_ln254_17_fu_3063_p3;
wire   [4:0] tmp_73_fu_3075_p4;
wire   [0:0] icmp_ln255_17_fu_3085_p2;
wire   [9:0] trunc_ln254_17_fu_3071_p1;
wire   [9:0] select_ln255_17_fu_3091_p3;
wire   [24:0] sub_ln1193_18_fu_3104_p2;
wire   [14:0] tmp_34_fu_3118_p4;
wire   [34:0] shl_ln1118_17_fu_3110_p3;
wire   [9:0] trunc_ln851_18_fu_3138_p1;
wire   [15:0] p_Result_5_3_4_fu_3142_p3;
wire  signed [15:0] sext_ln850_18_fu_3128_p1;
wire   [0:0] icmp_ln851_23_fu_3150_p2;
wire   [15:0] add_ln700_18_fu_3156_p2;
wire   [0:0] icmp_ln850_18_fu_3132_p2;
wire   [15:0] select_ln851_23_fu_3162_p3;
wire   [15:0] select_ln850_18_fu_3170_p3;
wire   [14:0] trunc_ln253_18_fu_3178_p1;
wire   [15:0] add_ln253_18_fu_3182_p2;
wire   [0:0] tmp_74_fu_3194_p3;
wire   [14:0] add_ln253_48_fu_3188_p2;
wire   [14:0] select_ln254_18_fu_3202_p3;
wire   [4:0] tmp_75_fu_3214_p4;
wire   [0:0] icmp_ln255_18_fu_3224_p2;
wire   [9:0] trunc_ln254_18_fu_3210_p1;
wire   [9:0] select_ln255_18_fu_3230_p3;
wire   [24:0] sub_ln1193_19_fu_3243_p2;
wire   [14:0] tmp_36_fu_3257_p4;
wire   [34:0] shl_ln1118_18_fu_3249_p3;
wire   [9:0] trunc_ln851_19_fu_3277_p1;
wire   [15:0] p_Result_5_3_5_fu_3281_p3;
wire  signed [15:0] sext_ln850_19_fu_3267_p1;
wire   [0:0] icmp_ln851_24_fu_3289_p2;
wire   [15:0] add_ln700_19_fu_3295_p2;
wire   [0:0] icmp_ln850_19_fu_3271_p2;
wire   [15:0] select_ln851_24_fu_3301_p3;
wire   [15:0] select_ln850_19_fu_3309_p3;
wire   [14:0] trunc_ln253_19_fu_3317_p1;
wire   [15:0] add_ln253_19_fu_3321_p2;
wire   [0:0] tmp_76_fu_3333_p3;
wire   [14:0] add_ln253_49_fu_3327_p2;
wire   [14:0] select_ln254_19_fu_3341_p3;
wire   [4:0] tmp_77_fu_3353_p4;
wire   [0:0] icmp_ln255_19_fu_3363_p2;
wire   [9:0] trunc_ln254_19_fu_3349_p1;
wire   [9:0] select_ln255_19_fu_3369_p3;
wire   [24:0] sub_ln1193_20_fu_3382_p2;
wire   [14:0] tmp_38_fu_3396_p4;
wire   [34:0] shl_ln1118_19_fu_3388_p3;
wire   [9:0] trunc_ln851_20_fu_3416_p1;
wire   [15:0] p_Result_5_4_fu_3420_p3;
wire  signed [15:0] sext_ln850_20_fu_3406_p1;
wire   [0:0] icmp_ln851_25_fu_3428_p2;
wire   [15:0] add_ln700_20_fu_3434_p2;
wire   [0:0] icmp_ln850_20_fu_3410_p2;
wire   [15:0] select_ln851_25_fu_3440_p3;
wire   [15:0] select_ln850_20_fu_3448_p3;
wire   [14:0] trunc_ln253_20_fu_3456_p1;
wire   [15:0] add_ln253_20_fu_3460_p2;
wire   [0:0] tmp_78_fu_3472_p3;
wire   [14:0] add_ln253_50_fu_3466_p2;
wire   [14:0] select_ln254_20_fu_3480_p3;
wire   [4:0] tmp_79_fu_3492_p4;
wire   [0:0] icmp_ln255_20_fu_3502_p2;
wire   [9:0] trunc_ln254_20_fu_3488_p1;
wire   [9:0] select_ln255_20_fu_3508_p3;
wire   [24:0] sub_ln1193_21_fu_3521_p2;
wire   [14:0] tmp_40_fu_3535_p4;
wire   [34:0] shl_ln1118_20_fu_3527_p3;
wire   [9:0] trunc_ln851_21_fu_3555_p1;
wire   [15:0] p_Result_5_4_1_fu_3559_p3;
wire  signed [15:0] sext_ln850_21_fu_3545_p1;
wire   [0:0] icmp_ln851_26_fu_3567_p2;
wire   [15:0] add_ln700_21_fu_3573_p2;
wire   [0:0] icmp_ln850_21_fu_3549_p2;
wire   [15:0] select_ln851_26_fu_3579_p3;
wire   [15:0] select_ln850_21_fu_3587_p3;
wire   [14:0] trunc_ln253_21_fu_3595_p1;
wire   [15:0] add_ln253_21_fu_3599_p2;
wire   [0:0] tmp_80_fu_3611_p3;
wire   [14:0] add_ln253_51_fu_3605_p2;
wire   [14:0] select_ln254_21_fu_3619_p3;
wire   [4:0] tmp_81_fu_3631_p4;
wire   [0:0] icmp_ln255_21_fu_3641_p2;
wire   [9:0] trunc_ln254_21_fu_3627_p1;
wire   [9:0] select_ln255_21_fu_3647_p3;
wire   [24:0] sub_ln1193_22_fu_3660_p2;
wire   [14:0] tmp_42_fu_3674_p4;
wire   [34:0] shl_ln1118_21_fu_3666_p3;
wire   [9:0] trunc_ln851_22_fu_3694_p1;
wire   [15:0] p_Result_5_4_2_fu_3698_p3;
wire  signed [15:0] sext_ln850_22_fu_3684_p1;
wire   [0:0] icmp_ln851_27_fu_3706_p2;
wire   [15:0] add_ln700_22_fu_3712_p2;
wire   [0:0] icmp_ln850_22_fu_3688_p2;
wire   [15:0] select_ln851_27_fu_3718_p3;
wire   [15:0] select_ln850_22_fu_3726_p3;
wire   [14:0] trunc_ln253_22_fu_3734_p1;
wire   [15:0] add_ln253_22_fu_3738_p2;
wire   [0:0] tmp_82_fu_3750_p3;
wire   [14:0] add_ln253_52_fu_3744_p2;
wire   [14:0] select_ln254_22_fu_3758_p3;
wire   [4:0] tmp_83_fu_3770_p4;
wire   [0:0] icmp_ln255_22_fu_3780_p2;
wire   [9:0] trunc_ln254_22_fu_3766_p1;
wire   [9:0] select_ln255_22_fu_3786_p3;
wire   [24:0] sub_ln1193_23_fu_3799_p2;
wire   [14:0] tmp_44_fu_3813_p4;
wire   [34:0] shl_ln1118_22_fu_3805_p3;
wire   [9:0] trunc_ln851_23_fu_3833_p1;
wire   [15:0] p_Result_5_4_3_fu_3837_p3;
wire  signed [15:0] sext_ln850_23_fu_3823_p1;
wire   [0:0] icmp_ln851_28_fu_3845_p2;
wire   [15:0] add_ln700_23_fu_3851_p2;
wire   [0:0] icmp_ln850_23_fu_3827_p2;
wire   [15:0] select_ln851_28_fu_3857_p3;
wire   [15:0] select_ln850_23_fu_3865_p3;
wire   [14:0] trunc_ln253_23_fu_3873_p1;
wire   [15:0] add_ln253_23_fu_3877_p2;
wire   [0:0] tmp_84_fu_3889_p3;
wire   [14:0] add_ln253_53_fu_3883_p2;
wire   [14:0] select_ln254_23_fu_3897_p3;
wire   [4:0] tmp_85_fu_3909_p4;
wire   [0:0] icmp_ln255_23_fu_3919_p2;
wire   [9:0] trunc_ln254_23_fu_3905_p1;
wire   [9:0] select_ln255_23_fu_3925_p3;
wire   [24:0] sub_ln1193_24_fu_3938_p2;
wire   [14:0] tmp_46_fu_3952_p4;
wire   [34:0] shl_ln1118_23_fu_3944_p3;
wire   [9:0] trunc_ln851_24_fu_3972_p1;
wire   [15:0] p_Result_5_4_5_fu_3976_p3;
wire  signed [15:0] sext_ln850_24_fu_3962_p1;
wire   [0:0] icmp_ln851_29_fu_3984_p2;
wire   [15:0] add_ln700_24_fu_3990_p2;
wire   [0:0] icmp_ln850_24_fu_3966_p2;
wire   [15:0] select_ln851_29_fu_3996_p3;
wire   [15:0] select_ln850_24_fu_4004_p3;
wire   [14:0] trunc_ln253_24_fu_4012_p1;
wire   [15:0] add_ln253_24_fu_4016_p2;
wire   [0:0] tmp_86_fu_4028_p3;
wire   [14:0] add_ln253_54_fu_4022_p2;
wire   [14:0] select_ln254_24_fu_4036_p3;
wire   [4:0] tmp_87_fu_4048_p4;
wire   [0:0] icmp_ln255_24_fu_4058_p2;
wire   [9:0] trunc_ln254_24_fu_4044_p1;
wire   [9:0] select_ln255_24_fu_4064_p3;
wire   [24:0] sub_ln1193_25_fu_4077_p2;
wire   [14:0] tmp_48_fu_4091_p4;
wire   [34:0] shl_ln1118_24_fu_4083_p3;
wire   [9:0] trunc_ln851_25_fu_4111_p1;
wire   [15:0] p_Result_5_5_fu_4115_p3;
wire  signed [15:0] sext_ln850_25_fu_4101_p1;
wire   [0:0] icmp_ln851_30_fu_4123_p2;
wire   [15:0] add_ln700_25_fu_4129_p2;
wire   [0:0] icmp_ln850_25_fu_4105_p2;
wire   [15:0] select_ln851_30_fu_4135_p3;
wire   [15:0] select_ln850_25_fu_4143_p3;
wire   [14:0] trunc_ln253_25_fu_4151_p1;
wire   [15:0] add_ln253_25_fu_4155_p2;
wire   [0:0] tmp_88_fu_4167_p3;
wire   [14:0] add_ln253_55_fu_4161_p2;
wire   [14:0] select_ln254_25_fu_4175_p3;
wire   [4:0] tmp_89_fu_4187_p4;
wire   [0:0] icmp_ln255_25_fu_4197_p2;
wire   [9:0] trunc_ln254_25_fu_4183_p1;
wire   [9:0] select_ln255_25_fu_4203_p3;
wire   [24:0] sub_ln1193_26_fu_4216_p2;
wire   [14:0] tmp_50_fu_4230_p4;
wire   [34:0] shl_ln1118_25_fu_4222_p3;
wire   [9:0] trunc_ln851_26_fu_4250_p1;
wire   [15:0] p_Result_5_5_1_fu_4254_p3;
wire  signed [15:0] sext_ln850_26_fu_4240_p1;
wire   [0:0] icmp_ln851_31_fu_4262_p2;
wire   [15:0] add_ln700_26_fu_4268_p2;
wire   [0:0] icmp_ln850_26_fu_4244_p2;
wire   [15:0] select_ln851_31_fu_4274_p3;
wire   [15:0] select_ln850_26_fu_4282_p3;
wire   [14:0] trunc_ln253_26_fu_4290_p1;
wire   [15:0] add_ln253_26_fu_4294_p2;
wire   [0:0] tmp_90_fu_4306_p3;
wire   [14:0] add_ln253_56_fu_4300_p2;
wire   [14:0] select_ln254_26_fu_4314_p3;
wire   [4:0] tmp_91_fu_4326_p4;
wire   [0:0] icmp_ln255_26_fu_4336_p2;
wire   [9:0] trunc_ln254_26_fu_4322_p1;
wire   [9:0] select_ln255_26_fu_4342_p3;
wire   [24:0] sub_ln1193_27_fu_4355_p2;
wire   [14:0] tmp_52_fu_4369_p4;
wire   [34:0] shl_ln1118_26_fu_4361_p3;
wire   [9:0] trunc_ln851_27_fu_4389_p1;
wire   [15:0] p_Result_5_5_2_fu_4393_p3;
wire  signed [15:0] sext_ln850_27_fu_4379_p1;
wire   [0:0] icmp_ln851_32_fu_4401_p2;
wire   [15:0] add_ln700_27_fu_4407_p2;
wire   [0:0] icmp_ln850_27_fu_4383_p2;
wire   [15:0] select_ln851_32_fu_4413_p3;
wire   [15:0] select_ln850_27_fu_4421_p3;
wire   [14:0] trunc_ln253_27_fu_4429_p1;
wire   [15:0] add_ln253_27_fu_4433_p2;
wire   [0:0] tmp_92_fu_4445_p3;
wire   [14:0] add_ln253_57_fu_4439_p2;
wire   [14:0] select_ln254_27_fu_4453_p3;
wire   [4:0] tmp_93_fu_4465_p4;
wire   [0:0] icmp_ln255_27_fu_4475_p2;
wire   [9:0] trunc_ln254_27_fu_4461_p1;
wire   [9:0] select_ln255_27_fu_4481_p3;
wire   [24:0] sub_ln1193_28_fu_4494_p2;
wire   [14:0] tmp_54_fu_4508_p4;
wire   [34:0] shl_ln1118_27_fu_4500_p3;
wire   [9:0] trunc_ln851_28_fu_4528_p1;
wire   [15:0] p_Result_5_5_3_fu_4532_p3;
wire  signed [15:0] sext_ln850_28_fu_4518_p1;
wire   [0:0] icmp_ln851_33_fu_4540_p2;
wire   [15:0] add_ln700_28_fu_4546_p2;
wire   [0:0] icmp_ln850_28_fu_4522_p2;
wire   [15:0] select_ln851_33_fu_4552_p3;
wire   [15:0] select_ln850_28_fu_4560_p3;
wire   [14:0] trunc_ln253_28_fu_4568_p1;
wire   [15:0] add_ln253_28_fu_4572_p2;
wire   [0:0] tmp_94_fu_4584_p3;
wire   [14:0] add_ln253_58_fu_4578_p2;
wire   [14:0] select_ln254_28_fu_4592_p3;
wire   [4:0] tmp_95_fu_4604_p4;
wire   [0:0] icmp_ln255_28_fu_4614_p2;
wire   [9:0] trunc_ln254_28_fu_4600_p1;
wire   [9:0] select_ln255_28_fu_4620_p3;
wire   [24:0] sub_ln1193_29_fu_4633_p2;
wire   [14:0] tmp_56_fu_4647_p4;
wire   [34:0] shl_ln1118_28_fu_4639_p3;
wire   [9:0] trunc_ln851_29_fu_4667_p1;
wire   [15:0] p_Result_5_5_4_fu_4671_p3;
wire  signed [15:0] sext_ln850_29_fu_4657_p1;
wire   [0:0] icmp_ln851_34_fu_4679_p2;
wire   [15:0] add_ln700_29_fu_4685_p2;
wire   [0:0] icmp_ln850_29_fu_4661_p2;
wire   [15:0] select_ln851_34_fu_4691_p3;
wire   [15:0] select_ln850_29_fu_4699_p3;
wire   [14:0] trunc_ln253_29_fu_4707_p1;
wire   [15:0] add_ln253_29_fu_4711_p2;
wire   [0:0] tmp_96_fu_4723_p3;
wire   [14:0] add_ln253_59_fu_4717_p2;
wire   [14:0] select_ln254_29_fu_4731_p3;
wire   [4:0] tmp_97_fu_4743_p4;
wire   [0:0] icmp_ln255_29_fu_4753_p2;
wire   [9:0] trunc_ln254_29_fu_4739_p1;
wire   [9:0] select_ln255_29_fu_4759_p3;
wire   [17:0] add_ln703_fu_4772_p2;
wire   [17:0] add_ln703_2_fu_4784_p2;
wire   [17:0] add_ln703_3_fu_4790_p2;
wire   [17:0] add_ln703_1_fu_4778_p2;
wire   [17:0] add_ln703_5_fu_4802_p2;
wire   [17:0] add_ln703_7_fu_4814_p2;
wire   [17:0] add_ln703_8_fu_4820_p2;
wire   [17:0] add_ln703_6_fu_4808_p2;
wire   [17:0] add_ln703_10_fu_4832_p2;
wire   [17:0] add_ln703_12_fu_4844_p2;
wire   [17:0] add_ln703_13_fu_4850_p2;
wire   [17:0] add_ln703_11_fu_4838_p2;
wire   [17:0] add_ln703_15_fu_4862_p2;
wire   [17:0] add_ln703_17_fu_4874_p2;
wire   [17:0] add_ln703_18_fu_4880_p2;
wire   [17:0] add_ln703_16_fu_4868_p2;
wire   [17:0] add_ln703_20_fu_4892_p2;
wire   [17:0] add_ln703_22_fu_4904_p2;
wire   [17:0] add_ln703_23_fu_4910_p2;
wire   [17:0] add_ln703_21_fu_4898_p2;
wire   [17:0] add_ln703_25_fu_4922_p2;
wire   [17:0] add_ln703_27_fu_4934_p2;
wire   [17:0] add_ln703_28_fu_4940_p2;
wire   [17:0] add_ln703_26_fu_4928_p2;
wire   [17:0] add_ln703_4_fu_4796_p2;
wire   [11:0] tmp_58_fu_4960_p4;
wire   [27:0] shl_ln1118_29_fu_4952_p3;
wire   [5:0] trunc_ln851_30_fu_4980_p1;
wire   [9:0] p_Result_2_fu_4984_p3;
wire  signed [12:0] sext_ln850_30_fu_4970_p1;
wire   [0:0] icmp_ln851_35_fu_4992_p2;
wire   [12:0] add_ln700_30_fu_4998_p2;
wire   [0:0] icmp_ln850_30_fu_4974_p2;
wire   [12:0] select_ln851_35_fu_5004_p3;
wire   [12:0] select_ln850_30_fu_5012_p3;
wire   [0:0] tmp_98_fu_5024_p3;
wire   [11:0] trunc_ln265_fu_5020_p1;
wire   [11:0] select_ln265_fu_5032_p3;
wire   [1:0] tmp_99_fu_5044_p4;
wire   [0:0] icmp_ln266_fu_5054_p2;
wire   [9:0] trunc_ln265_1_fu_5040_p1;
wire   [9:0] select_ln266_fu_5060_p3;
wire   [17:0] add_ln703_9_fu_4826_p2;
wire   [11:0] tmp_60_fu_5081_p4;
wire   [27:0] shl_ln1118_30_fu_5073_p3;
wire   [5:0] trunc_ln851_31_fu_5101_p1;
wire   [9:0] p_Result_2_1_fu_5105_p3;
wire  signed [12:0] sext_ln850_31_fu_5091_p1;
wire   [0:0] icmp_ln851_1_fu_5113_p2;
wire   [12:0] add_ln700_31_fu_5119_p2;
wire   [0:0] icmp_ln850_31_fu_5095_p2;
wire   [12:0] select_ln851_1_fu_5125_p3;
wire   [12:0] select_ln850_31_fu_5133_p3;
wire   [0:0] tmp_100_fu_5145_p3;
wire   [11:0] trunc_ln265_2_fu_5141_p1;
wire   [11:0] select_ln265_1_fu_5153_p3;
wire   [1:0] tmp_101_fu_5165_p4;
wire   [0:0] icmp_ln266_1_fu_5175_p2;
wire   [9:0] trunc_ln265_3_fu_5161_p1;
wire   [9:0] select_ln266_1_fu_5181_p3;
wire   [17:0] add_ln703_14_fu_4856_p2;
wire   [11:0] tmp_62_fu_5202_p4;
wire   [27:0] shl_ln1118_31_fu_5194_p3;
wire   [5:0] trunc_ln851_32_fu_5222_p1;
wire   [9:0] p_Result_2_2_fu_5226_p3;
wire  signed [12:0] sext_ln850_32_fu_5212_p1;
wire   [0:0] icmp_ln851_2_fu_5234_p2;
wire   [12:0] add_ln700_32_fu_5240_p2;
wire   [0:0] icmp_ln850_32_fu_5216_p2;
wire   [12:0] select_ln851_2_fu_5246_p3;
wire   [12:0] select_ln850_32_fu_5254_p3;
wire   [0:0] tmp_102_fu_5266_p3;
wire   [11:0] trunc_ln265_4_fu_5262_p1;
wire   [11:0] select_ln265_2_fu_5274_p3;
wire   [1:0] tmp_103_fu_5286_p4;
wire   [0:0] icmp_ln266_2_fu_5296_p2;
wire   [9:0] trunc_ln265_5_fu_5282_p1;
wire   [9:0] select_ln266_2_fu_5302_p3;
wire   [17:0] add_ln703_19_fu_4886_p2;
wire   [11:0] tmp_64_fu_5323_p4;
wire   [27:0] shl_ln1118_32_fu_5315_p3;
wire   [5:0] trunc_ln851_33_fu_5343_p1;
wire   [9:0] p_Result_2_3_fu_5347_p3;
wire  signed [12:0] sext_ln850_33_fu_5333_p1;
wire   [0:0] icmp_ln851_3_fu_5355_p2;
wire   [12:0] add_ln700_33_fu_5361_p2;
wire   [0:0] icmp_ln850_33_fu_5337_p2;
wire   [12:0] select_ln851_3_fu_5367_p3;
wire   [12:0] select_ln850_33_fu_5375_p3;
wire   [0:0] tmp_104_fu_5387_p3;
wire   [11:0] trunc_ln265_6_fu_5383_p1;
wire   [11:0] select_ln265_3_fu_5395_p3;
wire   [1:0] tmp_105_fu_5407_p4;
wire   [0:0] icmp_ln266_3_fu_5417_p2;
wire   [9:0] trunc_ln265_7_fu_5403_p1;
wire   [9:0] select_ln266_3_fu_5423_p3;
wire   [17:0] add_ln703_24_fu_4916_p2;
wire   [11:0] tmp_66_fu_5444_p4;
wire   [27:0] shl_ln1118_33_fu_5436_p3;
wire   [5:0] trunc_ln851_34_fu_5464_p1;
wire   [9:0] p_Result_2_4_fu_5468_p3;
wire  signed [12:0] sext_ln850_34_fu_5454_p1;
wire   [0:0] icmp_ln851_4_fu_5476_p2;
wire   [12:0] add_ln700_34_fu_5482_p2;
wire   [0:0] icmp_ln850_34_fu_5458_p2;
wire   [12:0] select_ln851_4_fu_5488_p3;
wire   [12:0] select_ln850_34_fu_5496_p3;
wire   [0:0] tmp_106_fu_5508_p3;
wire   [11:0] trunc_ln265_8_fu_5504_p1;
wire   [11:0] select_ln265_4_fu_5516_p3;
wire   [1:0] tmp_107_fu_5528_p4;
wire   [0:0] icmp_ln266_4_fu_5538_p2;
wire   [9:0] trunc_ln265_9_fu_5524_p1;
wire   [9:0] select_ln266_4_fu_5544_p3;
wire   [17:0] add_ln703_29_fu_4946_p2;
wire   [11:0] tmp_68_fu_5565_p4;
wire   [27:0] shl_ln1118_34_fu_5557_p3;
wire   [5:0] trunc_ln851_35_fu_5585_p1;
wire   [9:0] p_Result_2_5_fu_5589_p3;
wire  signed [12:0] sext_ln850_35_fu_5575_p1;
wire   [0:0] icmp_ln851_5_fu_5597_p2;
wire   [12:0] add_ln700_35_fu_5603_p2;
wire   [0:0] icmp_ln850_35_fu_5579_p2;
wire   [12:0] select_ln851_5_fu_5609_p3;
wire   [12:0] select_ln850_35_fu_5617_p3;
wire   [0:0] tmp_108_fu_5629_p3;
wire   [11:0] trunc_ln265_10_fu_5625_p1;
wire   [11:0] select_ln265_5_fu_5637_p3;
wire   [1:0] tmp_109_fu_5649_p4;
wire   [0:0] icmp_ln266_5_fu_5659_p2;
wire   [9:0] trunc_ln265_11_fu_5645_p1;
wire   [9:0] select_ln266_5_fu_5665_p3;
wire   [20:0] shl_ln1_fu_5678_p3;
wire   [20:0] shl_ln728_1_fu_5690_p3;
wire   [20:0] shl_ln728_2_fu_5702_p3;
wire   [20:0] shl_ln728_3_fu_5714_p3;
wire   [20:0] shl_ln728_4_fu_5726_p3;
wire   [23:0] zext_ln728_4_fu_5734_p1;
wire   [23:0] zext_ln728_3_fu_5722_p1;
wire   [23:0] zext_ln728_2_fu_5710_p1;
wire   [23:0] zext_ln728_1_fu_5698_p1;
wire   [23:0] zext_ln728_fu_5686_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

softmax_exp_table3 #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table3_address0),
    .ce0(exp_table3_ce0),
    .q0(exp_table3_q0),
    .address1(exp_table3_address1),
    .ce1(exp_table3_ce1),
    .q1(exp_table3_q1),
    .address2(exp_table3_address2),
    .ce2(exp_table3_ce2),
    .q2(exp_table3_q2),
    .address3(exp_table3_address3),
    .ce3(exp_table3_ce3),
    .q3(exp_table3_q3),
    .address4(exp_table3_address4),
    .ce4(exp_table3_ce4),
    .q4(exp_table3_q4),
    .address5(exp_table3_address5),
    .ce5(exp_table3_ce5),
    .q5(exp_table3_q5),
    .address6(exp_table3_address6),
    .ce6(exp_table3_ce6),
    .q6(exp_table3_q6),
    .address7(exp_table3_address7),
    .ce7(exp_table3_ce7),
    .q7(exp_table3_q7),
    .address8(exp_table3_address8),
    .ce8(exp_table3_ce8),
    .q8(exp_table3_q8),
    .address9(exp_table3_address9),
    .ce9(exp_table3_ce9),
    .q9(exp_table3_q9),
    .address10(exp_table3_address10),
    .ce10(exp_table3_ce10),
    .q10(exp_table3_q10),
    .address11(exp_table3_address11),
    .ce11(exp_table3_ce11),
    .q11(exp_table3_q11),
    .address12(exp_table3_address12),
    .ce12(exp_table3_ce12),
    .q12(exp_table3_q12),
    .address13(exp_table3_address13),
    .ce13(exp_table3_ce13),
    .q13(exp_table3_q13),
    .address14(exp_table3_address14),
    .ce14(exp_table3_ce14),
    .q14(exp_table3_q14),
    .address15(exp_table3_address15),
    .ce15(exp_table3_ce15),
    .q15(exp_table3_q15),
    .address16(exp_table3_address16),
    .ce16(exp_table3_ce16),
    .q16(exp_table3_q16),
    .address17(exp_table3_address17),
    .ce17(exp_table3_ce17),
    .q17(exp_table3_q17),
    .address18(exp_table3_address18),
    .ce18(exp_table3_ce18),
    .q18(exp_table3_q18),
    .address19(exp_table3_address19),
    .ce19(exp_table3_ce19),
    .q19(exp_table3_q19),
    .address20(exp_table3_address20),
    .ce20(exp_table3_ce20),
    .q20(exp_table3_q20),
    .address21(exp_table3_address21),
    .ce21(exp_table3_ce21),
    .q21(exp_table3_q21),
    .address22(exp_table3_address22),
    .ce22(exp_table3_ce22),
    .q22(exp_table3_q22),
    .address23(exp_table3_address23),
    .ce23(exp_table3_ce23),
    .q23(exp_table3_q23),
    .address24(exp_table3_address24),
    .ce24(exp_table3_ce24),
    .q24(exp_table3_q24),
    .address25(exp_table3_address25),
    .ce25(exp_table3_ce25),
    .q25(exp_table3_q25),
    .address26(exp_table3_address26),
    .ce26(exp_table3_ce26),
    .q26(exp_table3_q26),
    .address27(exp_table3_address27),
    .ce27(exp_table3_ce27),
    .q27(exp_table3_q27),
    .address28(exp_table3_address28),
    .ce28(exp_table3_ce28),
    .q28(exp_table3_q28),
    .address29(exp_table3_address29),
    .ce29(exp_table3_ce29),
    .q29(exp_table3_q29)
);

softmax_invert_table4 #(
    .DataWidth( 15 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table4_address0),
    .ce0(invert_table4_ce0),
    .q0(invert_table4_q0),
    .address1(invert_table4_address1),
    .ce1(invert_table4_ce1),
    .q1(invert_table4_q1),
    .address2(invert_table4_address2),
    .ce2(invert_table4_ce2),
    .q2(invert_table4_q2),
    .address3(invert_table4_address3),
    .ce3(invert_table4_ce3),
    .q3(invert_table4_q3),
    .address4(invert_table4_address4),
    .ce4(invert_table4_ce4),
    .q4(invert_table4_q4),
    .address5(invert_table4_address5),
    .ce5(invert_table4_ce5),
    .q5(invert_table4_q5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce0 = 1'b1;
    end else begin
        exp_table3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce1 = 1'b1;
    end else begin
        exp_table3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce10 = 1'b1;
    end else begin
        exp_table3_ce10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce11 = 1'b1;
    end else begin
        exp_table3_ce11 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce12 = 1'b1;
    end else begin
        exp_table3_ce12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce13 = 1'b1;
    end else begin
        exp_table3_ce13 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce14 = 1'b1;
    end else begin
        exp_table3_ce14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce15 = 1'b1;
    end else begin
        exp_table3_ce15 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce16 = 1'b1;
    end else begin
        exp_table3_ce16 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce17 = 1'b1;
    end else begin
        exp_table3_ce17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce18 = 1'b1;
    end else begin
        exp_table3_ce18 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce19 = 1'b1;
    end else begin
        exp_table3_ce19 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce2 = 1'b1;
    end else begin
        exp_table3_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce20 = 1'b1;
    end else begin
        exp_table3_ce20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce21 = 1'b1;
    end else begin
        exp_table3_ce21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce22 = 1'b1;
    end else begin
        exp_table3_ce22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce23 = 1'b1;
    end else begin
        exp_table3_ce23 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce24 = 1'b1;
    end else begin
        exp_table3_ce24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce25 = 1'b1;
    end else begin
        exp_table3_ce25 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce26 = 1'b1;
    end else begin
        exp_table3_ce26 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce27 = 1'b1;
    end else begin
        exp_table3_ce27 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce28 = 1'b1;
    end else begin
        exp_table3_ce28 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce29 = 1'b1;
    end else begin
        exp_table3_ce29 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce3 = 1'b1;
    end else begin
        exp_table3_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce4 = 1'b1;
    end else begin
        exp_table3_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce5 = 1'b1;
    end else begin
        exp_table3_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce6 = 1'b1;
    end else begin
        exp_table3_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce7 = 1'b1;
    end else begin
        exp_table3_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce8 = 1'b1;
    end else begin
        exp_table3_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exp_table3_ce9 = 1'b1;
    end else begin
        exp_table3_ce9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce0 = 1'b1;
    end else begin
        invert_table4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce1 = 1'b1;
    end else begin
        invert_table4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce2 = 1'b1;
    end else begin
        invert_table4_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce3 = 1'b1;
    end else begin
        invert_table4_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce4 = 1'b1;
    end else begin
        invert_table4_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        invert_table4_ce5 = 1'b1;
    end else begin
        invert_table4_ce5 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln253_10_fu_2070_p2 = (16'd512 + select_ln850_10_fu_2058_p3);

assign add_ln253_11_fu_2209_p2 = (16'd512 + select_ln850_11_fu_2197_p3);

assign add_ln253_12_fu_2348_p2 = (16'd512 + select_ln850_12_fu_2336_p3);

assign add_ln253_13_fu_2487_p2 = (16'd512 + select_ln850_13_fu_2475_p3);

assign add_ln253_14_fu_2626_p2 = (16'd512 + select_ln850_14_fu_2614_p3);

assign add_ln253_15_fu_2765_p2 = (16'd512 + select_ln850_15_fu_2753_p3);

assign add_ln253_16_fu_2904_p2 = (16'd512 + select_ln850_16_fu_2892_p3);

assign add_ln253_17_fu_3043_p2 = (16'd512 + select_ln850_17_fu_3031_p3);

assign add_ln253_18_fu_3182_p2 = (16'd512 + select_ln850_18_fu_3170_p3);

assign add_ln253_19_fu_3321_p2 = (16'd512 + select_ln850_19_fu_3309_p3);

assign add_ln253_1_fu_807_p2 = (16'd512 + select_ln850_1_fu_795_p3);

assign add_ln253_20_fu_3460_p2 = (16'd512 + select_ln850_20_fu_3448_p3);

assign add_ln253_21_fu_3599_p2 = (16'd512 + select_ln850_21_fu_3587_p3);

assign add_ln253_22_fu_3738_p2 = (16'd512 + select_ln850_22_fu_3726_p3);

assign add_ln253_23_fu_3877_p2 = (16'd512 + select_ln850_23_fu_3865_p3);

assign add_ln253_24_fu_4016_p2 = (16'd512 + select_ln850_24_fu_4004_p3);

assign add_ln253_25_fu_4155_p2 = (16'd512 + select_ln850_25_fu_4143_p3);

assign add_ln253_26_fu_4294_p2 = (16'd512 + select_ln850_26_fu_4282_p3);

assign add_ln253_27_fu_4433_p2 = (16'd512 + select_ln850_27_fu_4421_p3);

assign add_ln253_28_fu_4572_p2 = (16'd512 + select_ln850_28_fu_4560_p3);

assign add_ln253_29_fu_4711_p2 = (16'd512 + select_ln850_29_fu_4699_p3);

assign add_ln253_2_fu_950_p2 = (16'd512 + select_ln850_2_fu_938_p3);

assign add_ln253_30_fu_670_p2 = (15'd512 + trunc_ln253_fu_660_p1);

assign add_ln253_31_fu_813_p2 = (15'd512 + trunc_ln253_1_fu_803_p1);

assign add_ln253_32_fu_956_p2 = (15'd512 + trunc_ln253_2_fu_946_p1);

assign add_ln253_33_fu_1099_p2 = (15'd512 + trunc_ln253_3_fu_1089_p1);

assign add_ln253_34_fu_1242_p2 = (15'd512 + trunc_ln253_4_fu_1232_p1);

assign add_ln253_35_fu_1381_p2 = (15'd512 + trunc_ln253_5_fu_1371_p1);

assign add_ln253_36_fu_1520_p2 = (15'd512 + trunc_ln253_6_fu_1510_p1);

assign add_ln253_37_fu_1659_p2 = (15'd512 + trunc_ln253_7_fu_1649_p1);

assign add_ln253_38_fu_1798_p2 = (15'd512 + trunc_ln253_8_fu_1788_p1);

assign add_ln253_39_fu_1937_p2 = (15'd512 + trunc_ln253_9_fu_1927_p1);

assign add_ln253_3_fu_1093_p2 = (16'd512 + select_ln850_3_fu_1081_p3);

assign add_ln253_40_fu_2076_p2 = (15'd512 + trunc_ln253_10_fu_2066_p1);

assign add_ln253_41_fu_2215_p2 = (15'd512 + trunc_ln253_11_fu_2205_p1);

assign add_ln253_42_fu_2354_p2 = (15'd512 + trunc_ln253_12_fu_2344_p1);

assign add_ln253_43_fu_2493_p2 = (15'd512 + trunc_ln253_13_fu_2483_p1);

assign add_ln253_44_fu_2632_p2 = (15'd512 + trunc_ln253_14_fu_2622_p1);

assign add_ln253_45_fu_2771_p2 = (15'd512 + trunc_ln253_15_fu_2761_p1);

assign add_ln253_46_fu_2910_p2 = (15'd512 + trunc_ln253_16_fu_2900_p1);

assign add_ln253_47_fu_3049_p2 = (15'd512 + trunc_ln253_17_fu_3039_p1);

assign add_ln253_48_fu_3188_p2 = (15'd512 + trunc_ln253_18_fu_3178_p1);

assign add_ln253_49_fu_3327_p2 = (15'd512 + trunc_ln253_19_fu_3317_p1);

assign add_ln253_4_fu_1236_p2 = (16'd512 + select_ln850_4_fu_1224_p3);

assign add_ln253_50_fu_3466_p2 = (15'd512 + trunc_ln253_20_fu_3456_p1);

assign add_ln253_51_fu_3605_p2 = (15'd512 + trunc_ln253_21_fu_3595_p1);

assign add_ln253_52_fu_3744_p2 = (15'd512 + trunc_ln253_22_fu_3734_p1);

assign add_ln253_53_fu_3883_p2 = (15'd512 + trunc_ln253_23_fu_3873_p1);

assign add_ln253_54_fu_4022_p2 = (15'd512 + trunc_ln253_24_fu_4012_p1);

assign add_ln253_55_fu_4161_p2 = (15'd512 + trunc_ln253_25_fu_4151_p1);

assign add_ln253_56_fu_4300_p2 = (15'd512 + trunc_ln253_26_fu_4290_p1);

assign add_ln253_57_fu_4439_p2 = (15'd512 + trunc_ln253_27_fu_4429_p1);

assign add_ln253_58_fu_4578_p2 = (15'd512 + trunc_ln253_28_fu_4568_p1);

assign add_ln253_59_fu_4717_p2 = (15'd512 + trunc_ln253_29_fu_4707_p1);

assign add_ln253_5_fu_1375_p2 = (16'd512 + select_ln850_5_fu_1363_p3);

assign add_ln253_6_fu_1514_p2 = (16'd512 + select_ln850_6_fu_1502_p3);

assign add_ln253_7_fu_1653_p2 = (16'd512 + select_ln850_7_fu_1641_p3);

assign add_ln253_8_fu_1792_p2 = (16'd512 + select_ln850_8_fu_1780_p3);

assign add_ln253_9_fu_1931_p2 = (16'd512 + select_ln850_9_fu_1919_p3);

assign add_ln253_fu_664_p2 = (16'd512 + select_ln850_fu_652_p3);

assign add_ln700_10_fu_2044_p2 = ($signed(16'd1) + $signed(sext_ln850_10_fu_2016_p1));

assign add_ln700_11_fu_2183_p2 = ($signed(16'd1) + $signed(sext_ln850_11_fu_2155_p1));

assign add_ln700_12_fu_2322_p2 = ($signed(16'd1) + $signed(sext_ln850_12_fu_2294_p1));

assign add_ln700_13_fu_2461_p2 = ($signed(16'd1) + $signed(sext_ln850_13_fu_2433_p1));

assign add_ln700_14_fu_2600_p2 = ($signed(16'd1) + $signed(sext_ln850_14_fu_2572_p1));

assign add_ln700_15_fu_2739_p2 = ($signed(16'd1) + $signed(sext_ln850_15_fu_2711_p1));

assign add_ln700_16_fu_2878_p2 = ($signed(16'd1) + $signed(sext_ln850_16_fu_2850_p1));

assign add_ln700_17_fu_3017_p2 = ($signed(16'd1) + $signed(sext_ln850_17_fu_2989_p1));

assign add_ln700_18_fu_3156_p2 = ($signed(16'd1) + $signed(sext_ln850_18_fu_3128_p1));

assign add_ln700_19_fu_3295_p2 = ($signed(16'd1) + $signed(sext_ln850_19_fu_3267_p1));

assign add_ln700_1_fu_781_p2 = ($signed(16'd1) + $signed(sext_ln850_1_fu_753_p1));

assign add_ln700_20_fu_3434_p2 = ($signed(16'd1) + $signed(sext_ln850_20_fu_3406_p1));

assign add_ln700_21_fu_3573_p2 = ($signed(16'd1) + $signed(sext_ln850_21_fu_3545_p1));

assign add_ln700_22_fu_3712_p2 = ($signed(16'd1) + $signed(sext_ln850_22_fu_3684_p1));

assign add_ln700_23_fu_3851_p2 = ($signed(16'd1) + $signed(sext_ln850_23_fu_3823_p1));

assign add_ln700_24_fu_3990_p2 = ($signed(16'd1) + $signed(sext_ln850_24_fu_3962_p1));

assign add_ln700_25_fu_4129_p2 = ($signed(16'd1) + $signed(sext_ln850_25_fu_4101_p1));

assign add_ln700_26_fu_4268_p2 = ($signed(16'd1) + $signed(sext_ln850_26_fu_4240_p1));

assign add_ln700_27_fu_4407_p2 = ($signed(16'd1) + $signed(sext_ln850_27_fu_4379_p1));

assign add_ln700_28_fu_4546_p2 = ($signed(16'd1) + $signed(sext_ln850_28_fu_4518_p1));

assign add_ln700_29_fu_4685_p2 = ($signed(16'd1) + $signed(sext_ln850_29_fu_4657_p1));

assign add_ln700_2_fu_924_p2 = ($signed(16'd1) + $signed(sext_ln850_2_fu_896_p1));

assign add_ln700_30_fu_4998_p2 = ($signed(13'd1) + $signed(sext_ln850_30_fu_4970_p1));

assign add_ln700_31_fu_5119_p2 = ($signed(13'd1) + $signed(sext_ln850_31_fu_5091_p1));

assign add_ln700_32_fu_5240_p2 = ($signed(13'd1) + $signed(sext_ln850_32_fu_5212_p1));

assign add_ln700_33_fu_5361_p2 = ($signed(13'd1) + $signed(sext_ln850_33_fu_5333_p1));

assign add_ln700_34_fu_5482_p2 = ($signed(13'd1) + $signed(sext_ln850_34_fu_5454_p1));

assign add_ln700_35_fu_5603_p2 = ($signed(13'd1) + $signed(sext_ln850_35_fu_5575_p1));

assign add_ln700_3_fu_1067_p2 = ($signed(16'd1) + $signed(sext_ln850_3_fu_1039_p1));

assign add_ln700_4_fu_1210_p2 = ($signed(16'd1) + $signed(sext_ln850_4_fu_1182_p1));

assign add_ln700_5_fu_1349_p2 = ($signed(16'd1) + $signed(sext_ln850_5_fu_1321_p1));

assign add_ln700_6_fu_1488_p2 = ($signed(16'd1) + $signed(sext_ln850_6_fu_1460_p1));

assign add_ln700_7_fu_1627_p2 = ($signed(16'd1) + $signed(sext_ln850_7_fu_1599_p1));

assign add_ln700_8_fu_1766_p2 = ($signed(16'd1) + $signed(sext_ln850_8_fu_1738_p1));

assign add_ln700_9_fu_1905_p2 = ($signed(16'd1) + $signed(sext_ln850_9_fu_1877_p1));

assign add_ln700_fu_638_p2 = ($signed(16'd1) + $signed(sext_ln850_fu_610_p1));

assign add_ln703_10_fu_4832_p2 = (exp_table3_q12 + exp_table3_q11);

assign add_ln703_11_fu_4838_p2 = (add_ln703_10_fu_4832_p2 + exp_table3_q13);

assign add_ln703_12_fu_4844_p2 = (18'd1024 + exp_table3_q14);

assign add_ln703_13_fu_4850_p2 = (add_ln703_12_fu_4844_p2 + exp_table3_q10);

assign add_ln703_14_fu_4856_p2 = (add_ln703_13_fu_4850_p2 + add_ln703_11_fu_4838_p2);

assign add_ln703_15_fu_4862_p2 = (exp_table3_q17 + exp_table3_q16);

assign add_ln703_16_fu_4868_p2 = (add_ln703_15_fu_4862_p2 + exp_table3_q18);

assign add_ln703_17_fu_4874_p2 = (18'd1024 + exp_table3_q19);

assign add_ln703_18_fu_4880_p2 = (add_ln703_17_fu_4874_p2 + exp_table3_q15);

assign add_ln703_19_fu_4886_p2 = (add_ln703_18_fu_4880_p2 + add_ln703_16_fu_4868_p2);

assign add_ln703_1_fu_4778_p2 = (add_ln703_fu_4772_p2 + exp_table3_q3);

assign add_ln703_20_fu_4892_p2 = (exp_table3_q22 + exp_table3_q21);

assign add_ln703_21_fu_4898_p2 = (add_ln703_20_fu_4892_p2 + exp_table3_q23);

assign add_ln703_22_fu_4904_p2 = (18'd1024 + exp_table3_q24);

assign add_ln703_23_fu_4910_p2 = (add_ln703_22_fu_4904_p2 + exp_table3_q20);

assign add_ln703_24_fu_4916_p2 = (add_ln703_23_fu_4910_p2 + add_ln703_21_fu_4898_p2);

assign add_ln703_25_fu_4922_p2 = (exp_table3_q29 + exp_table3_q27);

assign add_ln703_26_fu_4928_p2 = (add_ln703_25_fu_4922_p2 + exp_table3_q28);

assign add_ln703_27_fu_4934_p2 = (18'd1024 + exp_table3_q25);

assign add_ln703_28_fu_4940_p2 = (add_ln703_27_fu_4934_p2 + exp_table3_q26);

assign add_ln703_29_fu_4946_p2 = (add_ln703_28_fu_4940_p2 + add_ln703_26_fu_4928_p2);

assign add_ln703_2_fu_4784_p2 = (18'd1024 + exp_table3_q4);

assign add_ln703_3_fu_4790_p2 = (add_ln703_2_fu_4784_p2 + exp_table3_q0);

assign add_ln703_4_fu_4796_p2 = (add_ln703_3_fu_4790_p2 + add_ln703_1_fu_4778_p2);

assign add_ln703_5_fu_4802_p2 = (exp_table3_q7 + exp_table3_q6);

assign add_ln703_6_fu_4808_p2 = (add_ln703_5_fu_4802_p2 + exp_table3_q8);

assign add_ln703_7_fu_4814_p2 = (18'd1024 + exp_table3_q9);

assign add_ln703_8_fu_4820_p2 = (add_ln703_7_fu_4814_p2 + exp_table3_q5);

assign add_ln703_9_fu_4826_p2 = (add_ln703_8_fu_4820_p2 + add_ln703_6_fu_4808_p2);

assign add_ln703_fu_4772_p2 = (exp_table3_q2 + exp_table3_q1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return = {{{{{{{invert_table4_q5}, {6'd0}}, {zext_ln728_4_fu_5734_p1}}, {zext_ln728_3_fu_5722_p1}}, {zext_ln728_2_fu_5710_p1}}, {zext_ln728_1_fu_5698_p1}}, {zext_ln728_fu_5686_p1}};

assign exp_table3_address0 = zext_ln256_fu_720_p1;

assign exp_table3_address1 = zext_ln256_1_fu_863_p1;

assign exp_table3_address10 = zext_ln256_10_fu_2126_p1;

assign exp_table3_address11 = zext_ln256_11_fu_2265_p1;

assign exp_table3_address12 = zext_ln256_12_fu_2404_p1;

assign exp_table3_address13 = zext_ln256_13_fu_2543_p1;

assign exp_table3_address14 = zext_ln256_14_fu_2682_p1;

assign exp_table3_address15 = zext_ln256_15_fu_2821_p1;

assign exp_table3_address16 = zext_ln256_16_fu_2960_p1;

assign exp_table3_address17 = zext_ln256_17_fu_3099_p1;

assign exp_table3_address18 = zext_ln256_18_fu_3238_p1;

assign exp_table3_address19 = zext_ln256_19_fu_3377_p1;

assign exp_table3_address2 = zext_ln256_2_fu_1006_p1;

assign exp_table3_address20 = zext_ln256_20_fu_3516_p1;

assign exp_table3_address21 = zext_ln256_21_fu_3655_p1;

assign exp_table3_address22 = zext_ln256_22_fu_3794_p1;

assign exp_table3_address23 = zext_ln256_23_fu_3933_p1;

assign exp_table3_address24 = zext_ln256_24_fu_4072_p1;

assign exp_table3_address25 = zext_ln256_25_fu_4211_p1;

assign exp_table3_address26 = zext_ln256_26_fu_4350_p1;

assign exp_table3_address27 = zext_ln256_27_fu_4489_p1;

assign exp_table3_address28 = zext_ln256_28_fu_4628_p1;

assign exp_table3_address29 = zext_ln256_29_fu_4767_p1;

assign exp_table3_address3 = zext_ln256_3_fu_1149_p1;

assign exp_table3_address4 = zext_ln256_4_fu_1292_p1;

assign exp_table3_address5 = zext_ln256_5_fu_1431_p1;

assign exp_table3_address6 = zext_ln256_6_fu_1570_p1;

assign exp_table3_address7 = zext_ln256_7_fu_1709_p1;

assign exp_table3_address8 = zext_ln256_8_fu_1848_p1;

assign exp_table3_address9 = zext_ln256_9_fu_1987_p1;

assign icmp_ln255_10_fu_2112_p2 = ((tmp_45_fu_2102_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_11_fu_2251_p2 = ((tmp_49_fu_2241_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_12_fu_2390_p2 = ((tmp_53_fu_2380_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_13_fu_2529_p2 = ((tmp_57_fu_2519_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_14_fu_2668_p2 = ((tmp_61_fu_2658_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_15_fu_2807_p2 = ((tmp_65_fu_2797_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_16_fu_2946_p2 = ((tmp_69_fu_2936_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_17_fu_3085_p2 = ((tmp_73_fu_3075_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_18_fu_3224_p2 = ((tmp_75_fu_3214_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_19_fu_3363_p2 = ((tmp_77_fu_3353_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_1_fu_849_p2 = ((tmp_8_fu_839_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_20_fu_3502_p2 = ((tmp_79_fu_3492_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_21_fu_3641_p2 = ((tmp_81_fu_3631_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_22_fu_3780_p2 = ((tmp_83_fu_3770_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_23_fu_3919_p2 = ((tmp_85_fu_3909_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_24_fu_4058_p2 = ((tmp_87_fu_4048_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_25_fu_4197_p2 = ((tmp_89_fu_4187_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_26_fu_4336_p2 = ((tmp_91_fu_4326_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_27_fu_4475_p2 = ((tmp_93_fu_4465_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_28_fu_4614_p2 = ((tmp_95_fu_4604_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_29_fu_4753_p2 = ((tmp_97_fu_4743_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_2_fu_992_p2 = ((tmp_13_fu_982_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_3_fu_1135_p2 = ((tmp_17_fu_1125_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_4_fu_1278_p2 = ((tmp_21_fu_1268_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_5_fu_1417_p2 = ((tmp_25_fu_1407_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_6_fu_1556_p2 = ((tmp_29_fu_1546_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_7_fu_1695_p2 = ((tmp_33_fu_1685_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_8_fu_1834_p2 = ((tmp_37_fu_1824_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_9_fu_1973_p2 = ((tmp_41_fu_1963_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_706_p2 = ((tmp_4_fu_696_p4 != 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_1_fu_5175_p2 = ((tmp_101_fu_5165_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_2_fu_5296_p2 = ((tmp_103_fu_5286_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_3_fu_5417_p2 = ((tmp_105_fu_5407_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_4_fu_5538_p2 = ((tmp_107_fu_5528_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_5_fu_5659_p2 = ((tmp_109_fu_5649_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_5054_p2 = ((tmp_99_fu_5044_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln850_10_fu_2020_p2 = (($signed(shl_ln1118_s_fu_1998_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_11_fu_2159_p2 = (($signed(shl_ln1118_10_fu_2137_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_12_fu_2298_p2 = (($signed(shl_ln1118_11_fu_2276_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_13_fu_2437_p2 = (($signed(shl_ln1118_12_fu_2415_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_14_fu_2576_p2 = (($signed(shl_ln1118_13_fu_2554_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_15_fu_2715_p2 = (($signed(shl_ln1118_14_fu_2693_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_16_fu_2854_p2 = (($signed(shl_ln1118_15_fu_2832_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_17_fu_2993_p2 = (($signed(shl_ln1118_16_fu_2971_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_18_fu_3132_p2 = (($signed(shl_ln1118_17_fu_3110_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_19_fu_3271_p2 = (($signed(shl_ln1118_18_fu_3249_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_1_fu_757_p2 = (($signed(shl_ln1118_1_fu_735_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_20_fu_3410_p2 = (($signed(shl_ln1118_19_fu_3388_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_21_fu_3549_p2 = (($signed(shl_ln1118_20_fu_3527_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_22_fu_3688_p2 = (($signed(shl_ln1118_21_fu_3666_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_23_fu_3827_p2 = (($signed(shl_ln1118_22_fu_3805_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_24_fu_3966_p2 = (($signed(shl_ln1118_23_fu_3944_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_25_fu_4105_p2 = (($signed(shl_ln1118_24_fu_4083_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_26_fu_4244_p2 = (($signed(shl_ln1118_25_fu_4222_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_27_fu_4383_p2 = (($signed(shl_ln1118_26_fu_4361_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_28_fu_4522_p2 = (($signed(shl_ln1118_27_fu_4500_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_29_fu_4661_p2 = (($signed(shl_ln1118_28_fu_4639_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_2_fu_900_p2 = (($signed(shl_ln1118_2_fu_878_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_30_fu_4974_p2 = (($signed(shl_ln1118_29_fu_4952_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_31_fu_5095_p2 = (($signed(shl_ln1118_30_fu_5073_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_32_fu_5216_p2 = (($signed(shl_ln1118_31_fu_5194_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_33_fu_5337_p2 = (($signed(shl_ln1118_32_fu_5315_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_34_fu_5458_p2 = (($signed(shl_ln1118_33_fu_5436_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_35_fu_5579_p2 = (($signed(shl_ln1118_34_fu_5557_p3) < $signed(28'd268435393)) ? 1'b1 : 1'b0);

assign icmp_ln850_3_fu_1043_p2 = (($signed(shl_ln1118_3_fu_1021_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_4_fu_1186_p2 = (($signed(shl_ln1118_4_fu_1164_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_5_fu_1325_p2 = (($signed(shl_ln1118_5_fu_1303_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_6_fu_1464_p2 = (($signed(shl_ln1118_6_fu_1442_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_7_fu_1603_p2 = (($signed(shl_ln1118_7_fu_1581_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_8_fu_1742_p2 = (($signed(shl_ln1118_8_fu_1720_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_9_fu_1881_p2 = (($signed(shl_ln1118_9_fu_1859_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln850_fu_614_p2 = (($signed(shl_ln_fu_592_p3) < $signed(35'd34359738353)) ? 1'b1 : 1'b0);

assign icmp_ln851_10_fu_1343_p2 = ((p_Result_5_1_fu_1335_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_11_fu_1482_p2 = ((p_Result_5_1_2_fu_1474_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_12_fu_1621_p2 = ((p_Result_5_1_3_fu_1613_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_13_fu_1760_p2 = ((p_Result_5_1_4_fu_1752_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_14_fu_1899_p2 = ((p_Result_5_1_5_fu_1891_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_15_fu_2038_p2 = ((p_Result_5_2_fu_2030_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_16_fu_2177_p2 = ((p_Result_5_2_1_fu_2169_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_17_fu_2316_p2 = ((p_Result_5_2_3_fu_2308_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_18_fu_2455_p2 = ((p_Result_5_2_4_fu_2447_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_19_fu_2594_p2 = ((p_Result_5_2_5_fu_2586_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_5113_p2 = ((p_Result_2_1_fu_5105_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_20_fu_2733_p2 = ((p_Result_5_3_fu_2725_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_21_fu_2872_p2 = ((p_Result_5_3_1_fu_2864_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_22_fu_3011_p2 = ((p_Result_5_3_2_fu_3003_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_23_fu_3150_p2 = ((p_Result_5_3_4_fu_3142_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_24_fu_3289_p2 = ((p_Result_5_3_5_fu_3281_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_25_fu_3428_p2 = ((p_Result_5_4_fu_3420_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_26_fu_3567_p2 = ((p_Result_5_4_1_fu_3559_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_27_fu_3706_p2 = ((p_Result_5_4_2_fu_3698_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_28_fu_3845_p2 = ((p_Result_5_4_3_fu_3837_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_29_fu_3984_p2 = ((p_Result_5_4_5_fu_3976_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_5234_p2 = ((p_Result_2_2_fu_5226_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_30_fu_4123_p2 = ((p_Result_5_5_fu_4115_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_31_fu_4262_p2 = ((p_Result_5_5_1_fu_4254_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_32_fu_4401_p2 = ((p_Result_5_5_2_fu_4393_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_33_fu_4540_p2 = ((p_Result_5_5_3_fu_4532_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_34_fu_4679_p2 = ((p_Result_5_5_4_fu_4671_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_35_fu_4992_p2 = ((p_Result_2_fu_4984_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_5355_p2 = ((p_Result_2_3_fu_5347_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_5476_p2 = ((p_Result_2_4_fu_5468_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_5597_p2 = ((p_Result_2_5_fu_5589_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_6_fu_775_p2 = ((p_Result_5_0_2_fu_767_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_7_fu_918_p2 = ((p_Result_5_0_3_fu_910_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_8_fu_1061_p2 = ((p_Result_5_0_4_fu_1053_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_9_fu_1204_p2 = ((p_Result_5_0_5_fu_1196_p3 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_632_p2 = ((p_Result_5_0_1_fu_624_p3 == 16'd0) ? 1'b1 : 1'b0);

assign invert_table4_address0 = zext_ln268_fu_5068_p1;

assign invert_table4_address1 = zext_ln268_1_fu_5189_p1;

assign invert_table4_address2 = zext_ln268_2_fu_5310_p1;

assign invert_table4_address3 = zext_ln268_3_fu_5431_p1;

assign invert_table4_address4 = zext_ln268_4_fu_5552_p1;

assign invert_table4_address5 = zext_ln268_5_fu_5673_p1;

assign p_Result_2_1_fu_5105_p3 = {{trunc_ln851_31_fu_5101_p1}, {4'd0}};

assign p_Result_2_2_fu_5226_p3 = {{trunc_ln851_32_fu_5222_p1}, {4'd0}};

assign p_Result_2_3_fu_5347_p3 = {{trunc_ln851_33_fu_5343_p1}, {4'd0}};

assign p_Result_2_4_fu_5468_p3 = {{trunc_ln851_34_fu_5464_p1}, {4'd0}};

assign p_Result_2_5_fu_5589_p3 = {{trunc_ln851_35_fu_5585_p1}, {4'd0}};

assign p_Result_2_fu_4984_p3 = {{trunc_ln851_30_fu_4980_p1}, {4'd0}};

assign p_Result_5_0_1_fu_624_p3 = {{trunc_ln851_fu_620_p1}, {6'd0}};

assign p_Result_5_0_2_fu_767_p3 = {{trunc_ln851_1_fu_763_p1}, {6'd0}};

assign p_Result_5_0_3_fu_910_p3 = {{trunc_ln851_2_fu_906_p1}, {6'd0}};

assign p_Result_5_0_4_fu_1053_p3 = {{trunc_ln851_3_fu_1049_p1}, {6'd0}};

assign p_Result_5_0_5_fu_1196_p3 = {{trunc_ln851_4_fu_1192_p1}, {6'd0}};

assign p_Result_5_1_2_fu_1474_p3 = {{trunc_ln851_6_fu_1470_p1}, {6'd0}};

assign p_Result_5_1_3_fu_1613_p3 = {{trunc_ln851_7_fu_1609_p1}, {6'd0}};

assign p_Result_5_1_4_fu_1752_p3 = {{trunc_ln851_8_fu_1748_p1}, {6'd0}};

assign p_Result_5_1_5_fu_1891_p3 = {{trunc_ln851_9_fu_1887_p1}, {6'd0}};

assign p_Result_5_1_fu_1335_p3 = {{trunc_ln851_5_fu_1331_p1}, {6'd0}};

assign p_Result_5_2_1_fu_2169_p3 = {{trunc_ln851_11_fu_2165_p1}, {6'd0}};

assign p_Result_5_2_3_fu_2308_p3 = {{trunc_ln851_12_fu_2304_p1}, {6'd0}};

assign p_Result_5_2_4_fu_2447_p3 = {{trunc_ln851_13_fu_2443_p1}, {6'd0}};

assign p_Result_5_2_5_fu_2586_p3 = {{trunc_ln851_14_fu_2582_p1}, {6'd0}};

assign p_Result_5_2_fu_2030_p3 = {{trunc_ln851_10_fu_2026_p1}, {6'd0}};

assign p_Result_5_3_1_fu_2864_p3 = {{trunc_ln851_16_fu_2860_p1}, {6'd0}};

assign p_Result_5_3_2_fu_3003_p3 = {{trunc_ln851_17_fu_2999_p1}, {6'd0}};

assign p_Result_5_3_4_fu_3142_p3 = {{trunc_ln851_18_fu_3138_p1}, {6'd0}};

assign p_Result_5_3_5_fu_3281_p3 = {{trunc_ln851_19_fu_3277_p1}, {6'd0}};

assign p_Result_5_3_fu_2725_p3 = {{trunc_ln851_15_fu_2721_p1}, {6'd0}};

assign p_Result_5_4_1_fu_3559_p3 = {{trunc_ln851_21_fu_3555_p1}, {6'd0}};

assign p_Result_5_4_2_fu_3698_p3 = {{trunc_ln851_22_fu_3694_p1}, {6'd0}};

assign p_Result_5_4_3_fu_3837_p3 = {{trunc_ln851_23_fu_3833_p1}, {6'd0}};

assign p_Result_5_4_5_fu_3976_p3 = {{trunc_ln851_24_fu_3972_p1}, {6'd0}};

assign p_Result_5_4_fu_3420_p3 = {{trunc_ln851_20_fu_3416_p1}, {6'd0}};

assign p_Result_5_5_1_fu_4254_p3 = {{trunc_ln851_26_fu_4250_p1}, {6'd0}};

assign p_Result_5_5_2_fu_4393_p3 = {{trunc_ln851_27_fu_4389_p1}, {6'd0}};

assign p_Result_5_5_3_fu_4532_p3 = {{trunc_ln851_28_fu_4528_p1}, {6'd0}};

assign p_Result_5_5_4_fu_4671_p3 = {{trunc_ln851_29_fu_4667_p1}, {6'd0}};

assign p_Result_5_5_fu_4115_p3 = {{trunc_ln851_25_fu_4111_p1}, {6'd0}};

assign select_ln254_10_fu_2090_p3 = ((tmp_43_fu_2082_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_40_fu_2076_p2);

assign select_ln254_11_fu_2229_p3 = ((tmp_47_fu_2221_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_41_fu_2215_p2);

assign select_ln254_12_fu_2368_p3 = ((tmp_51_fu_2360_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_42_fu_2354_p2);

assign select_ln254_13_fu_2507_p3 = ((tmp_55_fu_2499_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_43_fu_2493_p2);

assign select_ln254_14_fu_2646_p3 = ((tmp_59_fu_2638_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_44_fu_2632_p2);

assign select_ln254_15_fu_2785_p3 = ((tmp_63_fu_2777_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_45_fu_2771_p2);

assign select_ln254_16_fu_2924_p3 = ((tmp_67_fu_2916_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_46_fu_2910_p2);

assign select_ln254_17_fu_3063_p3 = ((tmp_71_fu_3055_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_47_fu_3049_p2);

assign select_ln254_18_fu_3202_p3 = ((tmp_74_fu_3194_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_48_fu_3188_p2);

assign select_ln254_19_fu_3341_p3 = ((tmp_76_fu_3333_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_49_fu_3327_p2);

assign select_ln254_1_fu_827_p3 = ((tmp_6_fu_819_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_31_fu_813_p2);

assign select_ln254_20_fu_3480_p3 = ((tmp_78_fu_3472_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_50_fu_3466_p2);

assign select_ln254_21_fu_3619_p3 = ((tmp_80_fu_3611_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_51_fu_3605_p2);

assign select_ln254_22_fu_3758_p3 = ((tmp_82_fu_3750_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_52_fu_3744_p2);

assign select_ln254_23_fu_3897_p3 = ((tmp_84_fu_3889_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_53_fu_3883_p2);

assign select_ln254_24_fu_4036_p3 = ((tmp_86_fu_4028_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_54_fu_4022_p2);

assign select_ln254_25_fu_4175_p3 = ((tmp_88_fu_4167_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_55_fu_4161_p2);

assign select_ln254_26_fu_4314_p3 = ((tmp_90_fu_4306_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_56_fu_4300_p2);

assign select_ln254_27_fu_4453_p3 = ((tmp_92_fu_4445_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_57_fu_4439_p2);

assign select_ln254_28_fu_4592_p3 = ((tmp_94_fu_4584_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_58_fu_4578_p2);

assign select_ln254_29_fu_4731_p3 = ((tmp_96_fu_4723_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_59_fu_4717_p2);

assign select_ln254_2_fu_970_p3 = ((tmp_11_fu_962_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_32_fu_956_p2);

assign select_ln254_3_fu_1113_p3 = ((tmp_15_fu_1105_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_33_fu_1099_p2);

assign select_ln254_4_fu_1256_p3 = ((tmp_19_fu_1248_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_34_fu_1242_p2);

assign select_ln254_5_fu_1395_p3 = ((tmp_23_fu_1387_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_35_fu_1381_p2);

assign select_ln254_6_fu_1534_p3 = ((tmp_27_fu_1526_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_36_fu_1520_p2);

assign select_ln254_7_fu_1673_p3 = ((tmp_31_fu_1665_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_37_fu_1659_p2);

assign select_ln254_8_fu_1812_p3 = ((tmp_35_fu_1804_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_38_fu_1798_p2);

assign select_ln254_9_fu_1951_p3 = ((tmp_39_fu_1943_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_39_fu_1937_p2);

assign select_ln254_fu_684_p3 = ((tmp_2_fu_676_p3[0:0] === 1'b1) ? 15'd0 : add_ln253_30_fu_670_p2);

assign select_ln255_10_fu_2118_p3 = ((icmp_ln255_10_fu_2112_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_10_fu_2098_p1);

assign select_ln255_11_fu_2257_p3 = ((icmp_ln255_11_fu_2251_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_11_fu_2237_p1);

assign select_ln255_12_fu_2396_p3 = ((icmp_ln255_12_fu_2390_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_12_fu_2376_p1);

assign select_ln255_13_fu_2535_p3 = ((icmp_ln255_13_fu_2529_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_13_fu_2515_p1);

assign select_ln255_14_fu_2674_p3 = ((icmp_ln255_14_fu_2668_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_14_fu_2654_p1);

assign select_ln255_15_fu_2813_p3 = ((icmp_ln255_15_fu_2807_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_15_fu_2793_p1);

assign select_ln255_16_fu_2952_p3 = ((icmp_ln255_16_fu_2946_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_16_fu_2932_p1);

assign select_ln255_17_fu_3091_p3 = ((icmp_ln255_17_fu_3085_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_17_fu_3071_p1);

assign select_ln255_18_fu_3230_p3 = ((icmp_ln255_18_fu_3224_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_18_fu_3210_p1);

assign select_ln255_19_fu_3369_p3 = ((icmp_ln255_19_fu_3363_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_19_fu_3349_p1);

assign select_ln255_1_fu_855_p3 = ((icmp_ln255_1_fu_849_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_1_fu_835_p1);

assign select_ln255_20_fu_3508_p3 = ((icmp_ln255_20_fu_3502_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_20_fu_3488_p1);

assign select_ln255_21_fu_3647_p3 = ((icmp_ln255_21_fu_3641_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_21_fu_3627_p1);

assign select_ln255_22_fu_3786_p3 = ((icmp_ln255_22_fu_3780_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_22_fu_3766_p1);

assign select_ln255_23_fu_3925_p3 = ((icmp_ln255_23_fu_3919_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_23_fu_3905_p1);

assign select_ln255_24_fu_4064_p3 = ((icmp_ln255_24_fu_4058_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_24_fu_4044_p1);

assign select_ln255_25_fu_4203_p3 = ((icmp_ln255_25_fu_4197_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_25_fu_4183_p1);

assign select_ln255_26_fu_4342_p3 = ((icmp_ln255_26_fu_4336_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_26_fu_4322_p1);

assign select_ln255_27_fu_4481_p3 = ((icmp_ln255_27_fu_4475_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_27_fu_4461_p1);

assign select_ln255_28_fu_4620_p3 = ((icmp_ln255_28_fu_4614_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_28_fu_4600_p1);

assign select_ln255_29_fu_4759_p3 = ((icmp_ln255_29_fu_4753_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_29_fu_4739_p1);

assign select_ln255_2_fu_998_p3 = ((icmp_ln255_2_fu_992_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_2_fu_978_p1);

assign select_ln255_3_fu_1141_p3 = ((icmp_ln255_3_fu_1135_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_3_fu_1121_p1);

assign select_ln255_4_fu_1284_p3 = ((icmp_ln255_4_fu_1278_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_4_fu_1264_p1);

assign select_ln255_5_fu_1423_p3 = ((icmp_ln255_5_fu_1417_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_5_fu_1403_p1);

assign select_ln255_6_fu_1562_p3 = ((icmp_ln255_6_fu_1556_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_6_fu_1542_p1);

assign select_ln255_7_fu_1701_p3 = ((icmp_ln255_7_fu_1695_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_7_fu_1681_p1);

assign select_ln255_8_fu_1840_p3 = ((icmp_ln255_8_fu_1834_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_8_fu_1820_p1);

assign select_ln255_9_fu_1979_p3 = ((icmp_ln255_9_fu_1973_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_9_fu_1959_p1);

assign select_ln255_fu_712_p3 = ((icmp_ln255_fu_706_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln254_fu_692_p1);

assign select_ln265_1_fu_5153_p3 = ((tmp_100_fu_5145_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_2_fu_5141_p1);

assign select_ln265_2_fu_5274_p3 = ((tmp_102_fu_5266_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_4_fu_5262_p1);

assign select_ln265_3_fu_5395_p3 = ((tmp_104_fu_5387_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_6_fu_5383_p1);

assign select_ln265_4_fu_5516_p3 = ((tmp_106_fu_5508_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_8_fu_5504_p1);

assign select_ln265_5_fu_5637_p3 = ((tmp_108_fu_5629_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_10_fu_5625_p1);

assign select_ln265_fu_5032_p3 = ((tmp_98_fu_5024_p3[0:0] === 1'b1) ? 12'd0 : trunc_ln265_fu_5020_p1);

assign select_ln266_1_fu_5181_p3 = ((icmp_ln266_1_fu_5175_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_3_fu_5161_p1);

assign select_ln266_2_fu_5302_p3 = ((icmp_ln266_2_fu_5296_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_5_fu_5282_p1);

assign select_ln266_3_fu_5423_p3 = ((icmp_ln266_3_fu_5417_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_7_fu_5403_p1);

assign select_ln266_4_fu_5544_p3 = ((icmp_ln266_4_fu_5538_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_9_fu_5524_p1);

assign select_ln266_5_fu_5665_p3 = ((icmp_ln266_5_fu_5659_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_11_fu_5645_p1);

assign select_ln266_fu_5060_p3 = ((icmp_ln266_fu_5054_p2[0:0] === 1'b1) ? 10'd1023 : trunc_ln265_1_fu_5040_p1);

assign select_ln850_10_fu_2058_p3 = ((icmp_ln850_10_fu_2020_p2[0:0] === 1'b1) ? select_ln851_15_fu_2050_p3 : sext_ln850_10_fu_2016_p1);

assign select_ln850_11_fu_2197_p3 = ((icmp_ln850_11_fu_2159_p2[0:0] === 1'b1) ? select_ln851_16_fu_2189_p3 : sext_ln850_11_fu_2155_p1);

assign select_ln850_12_fu_2336_p3 = ((icmp_ln850_12_fu_2298_p2[0:0] === 1'b1) ? select_ln851_17_fu_2328_p3 : sext_ln850_12_fu_2294_p1);

assign select_ln850_13_fu_2475_p3 = ((icmp_ln850_13_fu_2437_p2[0:0] === 1'b1) ? select_ln851_18_fu_2467_p3 : sext_ln850_13_fu_2433_p1);

assign select_ln850_14_fu_2614_p3 = ((icmp_ln850_14_fu_2576_p2[0:0] === 1'b1) ? select_ln851_19_fu_2606_p3 : sext_ln850_14_fu_2572_p1);

assign select_ln850_15_fu_2753_p3 = ((icmp_ln850_15_fu_2715_p2[0:0] === 1'b1) ? select_ln851_20_fu_2745_p3 : sext_ln850_15_fu_2711_p1);

assign select_ln850_16_fu_2892_p3 = ((icmp_ln850_16_fu_2854_p2[0:0] === 1'b1) ? select_ln851_21_fu_2884_p3 : sext_ln850_16_fu_2850_p1);

assign select_ln850_17_fu_3031_p3 = ((icmp_ln850_17_fu_2993_p2[0:0] === 1'b1) ? select_ln851_22_fu_3023_p3 : sext_ln850_17_fu_2989_p1);

assign select_ln850_18_fu_3170_p3 = ((icmp_ln850_18_fu_3132_p2[0:0] === 1'b1) ? select_ln851_23_fu_3162_p3 : sext_ln850_18_fu_3128_p1);

assign select_ln850_19_fu_3309_p3 = ((icmp_ln850_19_fu_3271_p2[0:0] === 1'b1) ? select_ln851_24_fu_3301_p3 : sext_ln850_19_fu_3267_p1);

assign select_ln850_1_fu_795_p3 = ((icmp_ln850_1_fu_757_p2[0:0] === 1'b1) ? select_ln851_6_fu_787_p3 : sext_ln850_1_fu_753_p1);

assign select_ln850_20_fu_3448_p3 = ((icmp_ln850_20_fu_3410_p2[0:0] === 1'b1) ? select_ln851_25_fu_3440_p3 : sext_ln850_20_fu_3406_p1);

assign select_ln850_21_fu_3587_p3 = ((icmp_ln850_21_fu_3549_p2[0:0] === 1'b1) ? select_ln851_26_fu_3579_p3 : sext_ln850_21_fu_3545_p1);

assign select_ln850_22_fu_3726_p3 = ((icmp_ln850_22_fu_3688_p2[0:0] === 1'b1) ? select_ln851_27_fu_3718_p3 : sext_ln850_22_fu_3684_p1);

assign select_ln850_23_fu_3865_p3 = ((icmp_ln850_23_fu_3827_p2[0:0] === 1'b1) ? select_ln851_28_fu_3857_p3 : sext_ln850_23_fu_3823_p1);

assign select_ln850_24_fu_4004_p3 = ((icmp_ln850_24_fu_3966_p2[0:0] === 1'b1) ? select_ln851_29_fu_3996_p3 : sext_ln850_24_fu_3962_p1);

assign select_ln850_25_fu_4143_p3 = ((icmp_ln850_25_fu_4105_p2[0:0] === 1'b1) ? select_ln851_30_fu_4135_p3 : sext_ln850_25_fu_4101_p1);

assign select_ln850_26_fu_4282_p3 = ((icmp_ln850_26_fu_4244_p2[0:0] === 1'b1) ? select_ln851_31_fu_4274_p3 : sext_ln850_26_fu_4240_p1);

assign select_ln850_27_fu_4421_p3 = ((icmp_ln850_27_fu_4383_p2[0:0] === 1'b1) ? select_ln851_32_fu_4413_p3 : sext_ln850_27_fu_4379_p1);

assign select_ln850_28_fu_4560_p3 = ((icmp_ln850_28_fu_4522_p2[0:0] === 1'b1) ? select_ln851_33_fu_4552_p3 : sext_ln850_28_fu_4518_p1);

assign select_ln850_29_fu_4699_p3 = ((icmp_ln850_29_fu_4661_p2[0:0] === 1'b1) ? select_ln851_34_fu_4691_p3 : sext_ln850_29_fu_4657_p1);

assign select_ln850_2_fu_938_p3 = ((icmp_ln850_2_fu_900_p2[0:0] === 1'b1) ? select_ln851_7_fu_930_p3 : sext_ln850_2_fu_896_p1);

assign select_ln850_30_fu_5012_p3 = ((icmp_ln850_30_fu_4974_p2[0:0] === 1'b1) ? select_ln851_35_fu_5004_p3 : sext_ln850_30_fu_4970_p1);

assign select_ln850_31_fu_5133_p3 = ((icmp_ln850_31_fu_5095_p2[0:0] === 1'b1) ? select_ln851_1_fu_5125_p3 : sext_ln850_31_fu_5091_p1);

assign select_ln850_32_fu_5254_p3 = ((icmp_ln850_32_fu_5216_p2[0:0] === 1'b1) ? select_ln851_2_fu_5246_p3 : sext_ln850_32_fu_5212_p1);

assign select_ln850_33_fu_5375_p3 = ((icmp_ln850_33_fu_5337_p2[0:0] === 1'b1) ? select_ln851_3_fu_5367_p3 : sext_ln850_33_fu_5333_p1);

assign select_ln850_34_fu_5496_p3 = ((icmp_ln850_34_fu_5458_p2[0:0] === 1'b1) ? select_ln851_4_fu_5488_p3 : sext_ln850_34_fu_5454_p1);

assign select_ln850_35_fu_5617_p3 = ((icmp_ln850_35_fu_5579_p2[0:0] === 1'b1) ? select_ln851_5_fu_5609_p3 : sext_ln850_35_fu_5575_p1);

assign select_ln850_3_fu_1081_p3 = ((icmp_ln850_3_fu_1043_p2[0:0] === 1'b1) ? select_ln851_8_fu_1073_p3 : sext_ln850_3_fu_1039_p1);

assign select_ln850_4_fu_1224_p3 = ((icmp_ln850_4_fu_1186_p2[0:0] === 1'b1) ? select_ln851_9_fu_1216_p3 : sext_ln850_4_fu_1182_p1);

assign select_ln850_5_fu_1363_p3 = ((icmp_ln850_5_fu_1325_p2[0:0] === 1'b1) ? select_ln851_10_fu_1355_p3 : sext_ln850_5_fu_1321_p1);

assign select_ln850_6_fu_1502_p3 = ((icmp_ln850_6_fu_1464_p2[0:0] === 1'b1) ? select_ln851_11_fu_1494_p3 : sext_ln850_6_fu_1460_p1);

assign select_ln850_7_fu_1641_p3 = ((icmp_ln850_7_fu_1603_p2[0:0] === 1'b1) ? select_ln851_12_fu_1633_p3 : sext_ln850_7_fu_1599_p1);

assign select_ln850_8_fu_1780_p3 = ((icmp_ln850_8_fu_1742_p2[0:0] === 1'b1) ? select_ln851_13_fu_1772_p3 : sext_ln850_8_fu_1738_p1);

assign select_ln850_9_fu_1919_p3 = ((icmp_ln850_9_fu_1881_p2[0:0] === 1'b1) ? select_ln851_14_fu_1911_p3 : sext_ln850_9_fu_1877_p1);

assign select_ln850_fu_652_p3 = ((icmp_ln850_fu_614_p2[0:0] === 1'b1) ? select_ln851_fu_644_p3 : sext_ln850_fu_610_p1);

assign select_ln851_10_fu_1355_p3 = ((icmp_ln851_10_fu_1343_p2[0:0] === 1'b1) ? sext_ln850_5_fu_1321_p1 : add_ln700_5_fu_1349_p2);

assign select_ln851_11_fu_1494_p3 = ((icmp_ln851_11_fu_1482_p2[0:0] === 1'b1) ? sext_ln850_6_fu_1460_p1 : add_ln700_6_fu_1488_p2);

assign select_ln851_12_fu_1633_p3 = ((icmp_ln851_12_fu_1621_p2[0:0] === 1'b1) ? sext_ln850_7_fu_1599_p1 : add_ln700_7_fu_1627_p2);

assign select_ln851_13_fu_1772_p3 = ((icmp_ln851_13_fu_1760_p2[0:0] === 1'b1) ? sext_ln850_8_fu_1738_p1 : add_ln700_8_fu_1766_p2);

assign select_ln851_14_fu_1911_p3 = ((icmp_ln851_14_fu_1899_p2[0:0] === 1'b1) ? sext_ln850_9_fu_1877_p1 : add_ln700_9_fu_1905_p2);

assign select_ln851_15_fu_2050_p3 = ((icmp_ln851_15_fu_2038_p2[0:0] === 1'b1) ? sext_ln850_10_fu_2016_p1 : add_ln700_10_fu_2044_p2);

assign select_ln851_16_fu_2189_p3 = ((icmp_ln851_16_fu_2177_p2[0:0] === 1'b1) ? sext_ln850_11_fu_2155_p1 : add_ln700_11_fu_2183_p2);

assign select_ln851_17_fu_2328_p3 = ((icmp_ln851_17_fu_2316_p2[0:0] === 1'b1) ? sext_ln850_12_fu_2294_p1 : add_ln700_12_fu_2322_p2);

assign select_ln851_18_fu_2467_p3 = ((icmp_ln851_18_fu_2455_p2[0:0] === 1'b1) ? sext_ln850_13_fu_2433_p1 : add_ln700_13_fu_2461_p2);

assign select_ln851_19_fu_2606_p3 = ((icmp_ln851_19_fu_2594_p2[0:0] === 1'b1) ? sext_ln850_14_fu_2572_p1 : add_ln700_14_fu_2600_p2);

assign select_ln851_1_fu_5125_p3 = ((icmp_ln851_1_fu_5113_p2[0:0] === 1'b1) ? sext_ln850_31_fu_5091_p1 : add_ln700_31_fu_5119_p2);

assign select_ln851_20_fu_2745_p3 = ((icmp_ln851_20_fu_2733_p2[0:0] === 1'b1) ? sext_ln850_15_fu_2711_p1 : add_ln700_15_fu_2739_p2);

assign select_ln851_21_fu_2884_p3 = ((icmp_ln851_21_fu_2872_p2[0:0] === 1'b1) ? sext_ln850_16_fu_2850_p1 : add_ln700_16_fu_2878_p2);

assign select_ln851_22_fu_3023_p3 = ((icmp_ln851_22_fu_3011_p2[0:0] === 1'b1) ? sext_ln850_17_fu_2989_p1 : add_ln700_17_fu_3017_p2);

assign select_ln851_23_fu_3162_p3 = ((icmp_ln851_23_fu_3150_p2[0:0] === 1'b1) ? sext_ln850_18_fu_3128_p1 : add_ln700_18_fu_3156_p2);

assign select_ln851_24_fu_3301_p3 = ((icmp_ln851_24_fu_3289_p2[0:0] === 1'b1) ? sext_ln850_19_fu_3267_p1 : add_ln700_19_fu_3295_p2);

assign select_ln851_25_fu_3440_p3 = ((icmp_ln851_25_fu_3428_p2[0:0] === 1'b1) ? sext_ln850_20_fu_3406_p1 : add_ln700_20_fu_3434_p2);

assign select_ln851_26_fu_3579_p3 = ((icmp_ln851_26_fu_3567_p2[0:0] === 1'b1) ? sext_ln850_21_fu_3545_p1 : add_ln700_21_fu_3573_p2);

assign select_ln851_27_fu_3718_p3 = ((icmp_ln851_27_fu_3706_p2[0:0] === 1'b1) ? sext_ln850_22_fu_3684_p1 : add_ln700_22_fu_3712_p2);

assign select_ln851_28_fu_3857_p3 = ((icmp_ln851_28_fu_3845_p2[0:0] === 1'b1) ? sext_ln850_23_fu_3823_p1 : add_ln700_23_fu_3851_p2);

assign select_ln851_29_fu_3996_p3 = ((icmp_ln851_29_fu_3984_p2[0:0] === 1'b1) ? sext_ln850_24_fu_3962_p1 : add_ln700_24_fu_3990_p2);

assign select_ln851_2_fu_5246_p3 = ((icmp_ln851_2_fu_5234_p2[0:0] === 1'b1) ? sext_ln850_32_fu_5212_p1 : add_ln700_32_fu_5240_p2);

assign select_ln851_30_fu_4135_p3 = ((icmp_ln851_30_fu_4123_p2[0:0] === 1'b1) ? sext_ln850_25_fu_4101_p1 : add_ln700_25_fu_4129_p2);

assign select_ln851_31_fu_4274_p3 = ((icmp_ln851_31_fu_4262_p2[0:0] === 1'b1) ? sext_ln850_26_fu_4240_p1 : add_ln700_26_fu_4268_p2);

assign select_ln851_32_fu_4413_p3 = ((icmp_ln851_32_fu_4401_p2[0:0] === 1'b1) ? sext_ln850_27_fu_4379_p1 : add_ln700_27_fu_4407_p2);

assign select_ln851_33_fu_4552_p3 = ((icmp_ln851_33_fu_4540_p2[0:0] === 1'b1) ? sext_ln850_28_fu_4518_p1 : add_ln700_28_fu_4546_p2);

assign select_ln851_34_fu_4691_p3 = ((icmp_ln851_34_fu_4679_p2[0:0] === 1'b1) ? sext_ln850_29_fu_4657_p1 : add_ln700_29_fu_4685_p2);

assign select_ln851_35_fu_5004_p3 = ((icmp_ln851_35_fu_4992_p2[0:0] === 1'b1) ? sext_ln850_30_fu_4970_p1 : add_ln700_30_fu_4998_p2);

assign select_ln851_3_fu_5367_p3 = ((icmp_ln851_3_fu_5355_p2[0:0] === 1'b1) ? sext_ln850_33_fu_5333_p1 : add_ln700_33_fu_5361_p2);

assign select_ln851_4_fu_5488_p3 = ((icmp_ln851_4_fu_5476_p2[0:0] === 1'b1) ? sext_ln850_34_fu_5454_p1 : add_ln700_34_fu_5482_p2);

assign select_ln851_5_fu_5609_p3 = ((icmp_ln851_5_fu_5597_p2[0:0] === 1'b1) ? sext_ln850_35_fu_5575_p1 : add_ln700_35_fu_5603_p2);

assign select_ln851_6_fu_787_p3 = ((icmp_ln851_6_fu_775_p2[0:0] === 1'b1) ? sext_ln850_1_fu_753_p1 : add_ln700_1_fu_781_p2);

assign select_ln851_7_fu_930_p3 = ((icmp_ln851_7_fu_918_p2[0:0] === 1'b1) ? sext_ln850_2_fu_896_p1 : add_ln700_2_fu_924_p2);

assign select_ln851_8_fu_1073_p3 = ((icmp_ln851_8_fu_1061_p2[0:0] === 1'b1) ? sext_ln850_3_fu_1039_p1 : add_ln700_3_fu_1067_p2);

assign select_ln851_9_fu_1216_p3 = ((icmp_ln851_9_fu_1204_p2[0:0] === 1'b1) ? sext_ln850_4_fu_1182_p1 : add_ln700_4_fu_1210_p2);

assign select_ln851_fu_644_p3 = ((icmp_ln851_fu_632_p2[0:0] === 1'b1) ? sext_ln850_fu_610_p1 : add_ln700_fu_638_p2);

assign sext_ln703_1_fu_582_p1 = $signed(data_1_V_read);

assign sext_ln703_2_fu_725_p1 = $signed(data_2_V_read);

assign sext_ln703_3_fu_868_p1 = $signed(data_3_V_read);

assign sext_ln703_4_fu_1011_p1 = $signed(data_4_V_read);

assign sext_ln703_5_fu_1154_p1 = $signed(data_5_V_read);

assign sext_ln703_fu_578_p1 = $signed(data_0_V_read);

assign sext_ln850_10_fu_2016_p1 = $signed(tmp_18_fu_2006_p4);

assign sext_ln850_11_fu_2155_p1 = $signed(tmp_20_fu_2145_p4);

assign sext_ln850_12_fu_2294_p1 = $signed(tmp_22_fu_2284_p4);

assign sext_ln850_13_fu_2433_p1 = $signed(tmp_24_fu_2423_p4);

assign sext_ln850_14_fu_2572_p1 = $signed(tmp_26_fu_2562_p4);

assign sext_ln850_15_fu_2711_p1 = $signed(tmp_28_fu_2701_p4);

assign sext_ln850_16_fu_2850_p1 = $signed(tmp_30_fu_2840_p4);

assign sext_ln850_17_fu_2989_p1 = $signed(tmp_32_fu_2979_p4);

assign sext_ln850_18_fu_3128_p1 = $signed(tmp_34_fu_3118_p4);

assign sext_ln850_19_fu_3267_p1 = $signed(tmp_36_fu_3257_p4);

assign sext_ln850_1_fu_753_p1 = $signed(tmp_3_fu_743_p4);

assign sext_ln850_20_fu_3406_p1 = $signed(tmp_38_fu_3396_p4);

assign sext_ln850_21_fu_3545_p1 = $signed(tmp_40_fu_3535_p4);

assign sext_ln850_22_fu_3684_p1 = $signed(tmp_42_fu_3674_p4);

assign sext_ln850_23_fu_3823_p1 = $signed(tmp_44_fu_3813_p4);

assign sext_ln850_24_fu_3962_p1 = $signed(tmp_46_fu_3952_p4);

assign sext_ln850_25_fu_4101_p1 = $signed(tmp_48_fu_4091_p4);

assign sext_ln850_26_fu_4240_p1 = $signed(tmp_50_fu_4230_p4);

assign sext_ln850_27_fu_4379_p1 = $signed(tmp_52_fu_4369_p4);

assign sext_ln850_28_fu_4518_p1 = $signed(tmp_54_fu_4508_p4);

assign sext_ln850_29_fu_4657_p1 = $signed(tmp_56_fu_4647_p4);

assign sext_ln850_2_fu_896_p1 = $signed(tmp_5_fu_886_p4);

assign sext_ln850_30_fu_4970_p1 = $signed(tmp_58_fu_4960_p4);

assign sext_ln850_31_fu_5091_p1 = $signed(tmp_60_fu_5081_p4);

assign sext_ln850_32_fu_5212_p1 = $signed(tmp_62_fu_5202_p4);

assign sext_ln850_33_fu_5333_p1 = $signed(tmp_64_fu_5323_p4);

assign sext_ln850_34_fu_5454_p1 = $signed(tmp_66_fu_5444_p4);

assign sext_ln850_35_fu_5575_p1 = $signed(tmp_68_fu_5565_p4);

assign sext_ln850_3_fu_1039_p1 = $signed(tmp_7_fu_1029_p4);

assign sext_ln850_4_fu_1182_p1 = $signed(tmp_9_fu_1172_p4);

assign sext_ln850_5_fu_1321_p1 = $signed(tmp_s_fu_1311_p4);

assign sext_ln850_6_fu_1460_p1 = $signed(tmp_10_fu_1450_p4);

assign sext_ln850_7_fu_1599_p1 = $signed(tmp_12_fu_1589_p4);

assign sext_ln850_8_fu_1738_p1 = $signed(tmp_14_fu_1728_p4);

assign sext_ln850_9_fu_1877_p1 = $signed(tmp_16_fu_1867_p4);

assign sext_ln850_fu_610_p1 = $signed(tmp_1_fu_600_p4);

assign shl_ln1118_10_fu_2137_p3 = {{sub_ln1193_11_fu_2131_p2}, {10'd0}};

assign shl_ln1118_11_fu_2276_p3 = {{sub_ln1193_12_fu_2270_p2}, {10'd0}};

assign shl_ln1118_12_fu_2415_p3 = {{sub_ln1193_13_fu_2409_p2}, {10'd0}};

assign shl_ln1118_13_fu_2554_p3 = {{sub_ln1193_14_fu_2548_p2}, {10'd0}};

assign shl_ln1118_14_fu_2693_p3 = {{sub_ln1193_15_fu_2687_p2}, {10'd0}};

assign shl_ln1118_15_fu_2832_p3 = {{sub_ln1193_16_fu_2826_p2}, {10'd0}};

assign shl_ln1118_16_fu_2971_p3 = {{sub_ln1193_17_fu_2965_p2}, {10'd0}};

assign shl_ln1118_17_fu_3110_p3 = {{sub_ln1193_18_fu_3104_p2}, {10'd0}};

assign shl_ln1118_18_fu_3249_p3 = {{sub_ln1193_19_fu_3243_p2}, {10'd0}};

assign shl_ln1118_19_fu_3388_p3 = {{sub_ln1193_20_fu_3382_p2}, {10'd0}};

assign shl_ln1118_1_fu_735_p3 = {{sub_ln1193_1_fu_729_p2}, {10'd0}};

assign shl_ln1118_20_fu_3527_p3 = {{sub_ln1193_21_fu_3521_p2}, {10'd0}};

assign shl_ln1118_21_fu_3666_p3 = {{sub_ln1193_22_fu_3660_p2}, {10'd0}};

assign shl_ln1118_22_fu_3805_p3 = {{sub_ln1193_23_fu_3799_p2}, {10'd0}};

assign shl_ln1118_23_fu_3944_p3 = {{sub_ln1193_24_fu_3938_p2}, {10'd0}};

assign shl_ln1118_24_fu_4083_p3 = {{sub_ln1193_25_fu_4077_p2}, {10'd0}};

assign shl_ln1118_25_fu_4222_p3 = {{sub_ln1193_26_fu_4216_p2}, {10'd0}};

assign shl_ln1118_26_fu_4361_p3 = {{sub_ln1193_27_fu_4355_p2}, {10'd0}};

assign shl_ln1118_27_fu_4500_p3 = {{sub_ln1193_28_fu_4494_p2}, {10'd0}};

assign shl_ln1118_28_fu_4639_p3 = {{sub_ln1193_29_fu_4633_p2}, {10'd0}};

assign shl_ln1118_29_fu_4952_p3 = {{add_ln703_4_fu_4796_p2}, {10'd0}};

assign shl_ln1118_2_fu_878_p3 = {{sub_ln1193_2_fu_872_p2}, {10'd0}};

assign shl_ln1118_30_fu_5073_p3 = {{add_ln703_9_fu_4826_p2}, {10'd0}};

assign shl_ln1118_31_fu_5194_p3 = {{add_ln703_14_fu_4856_p2}, {10'd0}};

assign shl_ln1118_32_fu_5315_p3 = {{add_ln703_19_fu_4886_p2}, {10'd0}};

assign shl_ln1118_33_fu_5436_p3 = {{add_ln703_24_fu_4916_p2}, {10'd0}};

assign shl_ln1118_34_fu_5557_p3 = {{add_ln703_29_fu_4946_p2}, {10'd0}};

assign shl_ln1118_3_fu_1021_p3 = {{sub_ln1193_3_fu_1015_p2}, {10'd0}};

assign shl_ln1118_4_fu_1164_p3 = {{sub_ln1193_4_fu_1158_p2}, {10'd0}};

assign shl_ln1118_5_fu_1303_p3 = {{sub_ln1193_5_fu_1297_p2}, {10'd0}};

assign shl_ln1118_6_fu_1442_p3 = {{sub_ln1193_6_fu_1436_p2}, {10'd0}};

assign shl_ln1118_7_fu_1581_p3 = {{sub_ln1193_7_fu_1575_p2}, {10'd0}};

assign shl_ln1118_8_fu_1720_p3 = {{sub_ln1193_8_fu_1714_p2}, {10'd0}};

assign shl_ln1118_9_fu_1859_p3 = {{sub_ln1193_9_fu_1853_p2}, {10'd0}};

assign shl_ln1118_s_fu_1998_p3 = {{sub_ln1193_10_fu_1992_p2}, {10'd0}};

assign shl_ln1_fu_5678_p3 = {{invert_table4_q0}, {6'd0}};

assign shl_ln728_1_fu_5690_p3 = {{invert_table4_q1}, {6'd0}};

assign shl_ln728_2_fu_5702_p3 = {{invert_table4_q2}, {6'd0}};

assign shl_ln728_3_fu_5714_p3 = {{invert_table4_q3}, {6'd0}};

assign shl_ln728_4_fu_5726_p3 = {{invert_table4_q4}, {6'd0}};

assign shl_ln_fu_592_p3 = {{sub_ln1193_fu_586_p2}, {10'd0}};

assign sub_ln1193_10_fu_1992_p2 = ($signed(sext_ln703_fu_578_p1) - $signed(sext_ln703_2_fu_725_p1));

assign sub_ln1193_11_fu_2131_p2 = ($signed(sext_ln703_1_fu_582_p1) - $signed(sext_ln703_2_fu_725_p1));

assign sub_ln1193_12_fu_2270_p2 = ($signed(sext_ln703_3_fu_868_p1) - $signed(sext_ln703_2_fu_725_p1));

assign sub_ln1193_13_fu_2409_p2 = ($signed(sext_ln703_4_fu_1011_p1) - $signed(sext_ln703_2_fu_725_p1));

assign sub_ln1193_14_fu_2548_p2 = ($signed(sext_ln703_5_fu_1154_p1) - $signed(sext_ln703_2_fu_725_p1));

assign sub_ln1193_15_fu_2687_p2 = ($signed(sext_ln703_fu_578_p1) - $signed(sext_ln703_3_fu_868_p1));

assign sub_ln1193_16_fu_2826_p2 = ($signed(sext_ln703_1_fu_582_p1) - $signed(sext_ln703_3_fu_868_p1));

assign sub_ln1193_17_fu_2965_p2 = ($signed(sext_ln703_2_fu_725_p1) - $signed(sext_ln703_3_fu_868_p1));

assign sub_ln1193_18_fu_3104_p2 = ($signed(sext_ln703_4_fu_1011_p1) - $signed(sext_ln703_3_fu_868_p1));

assign sub_ln1193_19_fu_3243_p2 = ($signed(sext_ln703_5_fu_1154_p1) - $signed(sext_ln703_3_fu_868_p1));

assign sub_ln1193_1_fu_729_p2 = ($signed(sext_ln703_2_fu_725_p1) - $signed(sext_ln703_fu_578_p1));

assign sub_ln1193_20_fu_3382_p2 = ($signed(sext_ln703_fu_578_p1) - $signed(sext_ln703_4_fu_1011_p1));

assign sub_ln1193_21_fu_3521_p2 = ($signed(sext_ln703_1_fu_582_p1) - $signed(sext_ln703_4_fu_1011_p1));

assign sub_ln1193_22_fu_3660_p2 = ($signed(sext_ln703_2_fu_725_p1) - $signed(sext_ln703_4_fu_1011_p1));

assign sub_ln1193_23_fu_3799_p2 = ($signed(sext_ln703_3_fu_868_p1) - $signed(sext_ln703_4_fu_1011_p1));

assign sub_ln1193_24_fu_3938_p2 = ($signed(sext_ln703_5_fu_1154_p1) - $signed(sext_ln703_4_fu_1011_p1));

assign sub_ln1193_25_fu_4077_p2 = ($signed(sext_ln703_fu_578_p1) - $signed(sext_ln703_5_fu_1154_p1));

assign sub_ln1193_26_fu_4216_p2 = ($signed(sext_ln703_1_fu_582_p1) - $signed(sext_ln703_5_fu_1154_p1));

assign sub_ln1193_27_fu_4355_p2 = ($signed(sext_ln703_2_fu_725_p1) - $signed(sext_ln703_5_fu_1154_p1));

assign sub_ln1193_28_fu_4494_p2 = ($signed(sext_ln703_3_fu_868_p1) - $signed(sext_ln703_5_fu_1154_p1));

assign sub_ln1193_29_fu_4633_p2 = ($signed(sext_ln703_4_fu_1011_p1) - $signed(sext_ln703_5_fu_1154_p1));

assign sub_ln1193_2_fu_872_p2 = ($signed(sext_ln703_3_fu_868_p1) - $signed(sext_ln703_fu_578_p1));

assign sub_ln1193_3_fu_1015_p2 = ($signed(sext_ln703_4_fu_1011_p1) - $signed(sext_ln703_fu_578_p1));

assign sub_ln1193_4_fu_1158_p2 = ($signed(sext_ln703_5_fu_1154_p1) - $signed(sext_ln703_fu_578_p1));

assign sub_ln1193_5_fu_1297_p2 = ($signed(sext_ln703_fu_578_p1) - $signed(sext_ln703_1_fu_582_p1));

assign sub_ln1193_6_fu_1436_p2 = ($signed(sext_ln703_2_fu_725_p1) - $signed(sext_ln703_1_fu_582_p1));

assign sub_ln1193_7_fu_1575_p2 = ($signed(sext_ln703_3_fu_868_p1) - $signed(sext_ln703_1_fu_582_p1));

assign sub_ln1193_8_fu_1714_p2 = ($signed(sext_ln703_4_fu_1011_p1) - $signed(sext_ln703_1_fu_582_p1));

assign sub_ln1193_9_fu_1853_p2 = ($signed(sext_ln703_5_fu_1154_p1) - $signed(sext_ln703_1_fu_582_p1));

assign sub_ln1193_fu_586_p2 = ($signed(sext_ln703_1_fu_582_p1) - $signed(sext_ln703_fu_578_p1));

assign tmp_100_fu_5145_p3 = select_ln850_31_fu_5133_p3[32'd12];

assign tmp_101_fu_5165_p4 = {{select_ln265_1_fu_5153_p3[11:10]}};

assign tmp_102_fu_5266_p3 = select_ln850_32_fu_5254_p3[32'd12];

assign tmp_103_fu_5286_p4 = {{select_ln265_2_fu_5274_p3[11:10]}};

assign tmp_104_fu_5387_p3 = select_ln850_33_fu_5375_p3[32'd12];

assign tmp_105_fu_5407_p4 = {{select_ln265_3_fu_5395_p3[11:10]}};

assign tmp_106_fu_5508_p3 = select_ln850_34_fu_5496_p3[32'd12];

assign tmp_107_fu_5528_p4 = {{select_ln265_4_fu_5516_p3[11:10]}};

assign tmp_108_fu_5629_p3 = select_ln850_35_fu_5617_p3[32'd12];

assign tmp_109_fu_5649_p4 = {{select_ln265_5_fu_5637_p3[11:10]}};

assign tmp_10_fu_1450_p4 = {{sub_ln1193_6_fu_1436_p2[24:10]}};

assign tmp_11_fu_962_p3 = add_ln253_2_fu_950_p2[32'd15];

assign tmp_12_fu_1589_p4 = {{sub_ln1193_7_fu_1575_p2[24:10]}};

assign tmp_13_fu_982_p4 = {{select_ln254_2_fu_970_p3[14:10]}};

assign tmp_14_fu_1728_p4 = {{sub_ln1193_8_fu_1714_p2[24:10]}};

assign tmp_15_fu_1105_p3 = add_ln253_3_fu_1093_p2[32'd15];

assign tmp_16_fu_1867_p4 = {{sub_ln1193_9_fu_1853_p2[24:10]}};

assign tmp_17_fu_1125_p4 = {{select_ln254_3_fu_1113_p3[14:10]}};

assign tmp_18_fu_2006_p4 = {{sub_ln1193_10_fu_1992_p2[24:10]}};

assign tmp_19_fu_1248_p3 = add_ln253_4_fu_1236_p2[32'd15];

assign tmp_1_fu_600_p4 = {{sub_ln1193_fu_586_p2[24:10]}};

assign tmp_20_fu_2145_p4 = {{sub_ln1193_11_fu_2131_p2[24:10]}};

assign tmp_21_fu_1268_p4 = {{select_ln254_4_fu_1256_p3[14:10]}};

assign tmp_22_fu_2284_p4 = {{sub_ln1193_12_fu_2270_p2[24:10]}};

assign tmp_23_fu_1387_p3 = add_ln253_5_fu_1375_p2[32'd15];

assign tmp_24_fu_2423_p4 = {{sub_ln1193_13_fu_2409_p2[24:10]}};

assign tmp_25_fu_1407_p4 = {{select_ln254_5_fu_1395_p3[14:10]}};

assign tmp_26_fu_2562_p4 = {{sub_ln1193_14_fu_2548_p2[24:10]}};

assign tmp_27_fu_1526_p3 = add_ln253_6_fu_1514_p2[32'd15];

assign tmp_28_fu_2701_p4 = {{sub_ln1193_15_fu_2687_p2[24:10]}};

assign tmp_29_fu_1546_p4 = {{select_ln254_6_fu_1534_p3[14:10]}};

assign tmp_2_fu_676_p3 = add_ln253_fu_664_p2[32'd15];

assign tmp_30_fu_2840_p4 = {{sub_ln1193_16_fu_2826_p2[24:10]}};

assign tmp_31_fu_1665_p3 = add_ln253_7_fu_1653_p2[32'd15];

assign tmp_32_fu_2979_p4 = {{sub_ln1193_17_fu_2965_p2[24:10]}};

assign tmp_33_fu_1685_p4 = {{select_ln254_7_fu_1673_p3[14:10]}};

assign tmp_34_fu_3118_p4 = {{sub_ln1193_18_fu_3104_p2[24:10]}};

assign tmp_35_fu_1804_p3 = add_ln253_8_fu_1792_p2[32'd15];

assign tmp_36_fu_3257_p4 = {{sub_ln1193_19_fu_3243_p2[24:10]}};

assign tmp_37_fu_1824_p4 = {{select_ln254_8_fu_1812_p3[14:10]}};

assign tmp_38_fu_3396_p4 = {{sub_ln1193_20_fu_3382_p2[24:10]}};

assign tmp_39_fu_1943_p3 = add_ln253_9_fu_1931_p2[32'd15];

assign tmp_3_fu_743_p4 = {{sub_ln1193_1_fu_729_p2[24:10]}};

assign tmp_40_fu_3535_p4 = {{sub_ln1193_21_fu_3521_p2[24:10]}};

assign tmp_41_fu_1963_p4 = {{select_ln254_9_fu_1951_p3[14:10]}};

assign tmp_42_fu_3674_p4 = {{sub_ln1193_22_fu_3660_p2[24:10]}};

assign tmp_43_fu_2082_p3 = add_ln253_10_fu_2070_p2[32'd15];

assign tmp_44_fu_3813_p4 = {{sub_ln1193_23_fu_3799_p2[24:10]}};

assign tmp_45_fu_2102_p4 = {{select_ln254_10_fu_2090_p3[14:10]}};

assign tmp_46_fu_3952_p4 = {{sub_ln1193_24_fu_3938_p2[24:10]}};

assign tmp_47_fu_2221_p3 = add_ln253_11_fu_2209_p2[32'd15];

assign tmp_48_fu_4091_p4 = {{sub_ln1193_25_fu_4077_p2[24:10]}};

assign tmp_49_fu_2241_p4 = {{select_ln254_11_fu_2229_p3[14:10]}};

assign tmp_4_fu_696_p4 = {{select_ln254_fu_684_p3[14:10]}};

assign tmp_50_fu_4230_p4 = {{sub_ln1193_26_fu_4216_p2[24:10]}};

assign tmp_51_fu_2360_p3 = add_ln253_12_fu_2348_p2[32'd15];

assign tmp_52_fu_4369_p4 = {{sub_ln1193_27_fu_4355_p2[24:10]}};

assign tmp_53_fu_2380_p4 = {{select_ln254_12_fu_2368_p3[14:10]}};

assign tmp_54_fu_4508_p4 = {{sub_ln1193_28_fu_4494_p2[24:10]}};

assign tmp_55_fu_2499_p3 = add_ln253_13_fu_2487_p2[32'd15];

assign tmp_56_fu_4647_p4 = {{sub_ln1193_29_fu_4633_p2[24:10]}};

assign tmp_57_fu_2519_p4 = {{select_ln254_13_fu_2507_p3[14:10]}};

assign tmp_58_fu_4960_p4 = {{add_ln703_4_fu_4796_p2[17:6]}};

assign tmp_59_fu_2638_p3 = add_ln253_14_fu_2626_p2[32'd15];

assign tmp_5_fu_886_p4 = {{sub_ln1193_2_fu_872_p2[24:10]}};

assign tmp_60_fu_5081_p4 = {{add_ln703_9_fu_4826_p2[17:6]}};

assign tmp_61_fu_2658_p4 = {{select_ln254_14_fu_2646_p3[14:10]}};

assign tmp_62_fu_5202_p4 = {{add_ln703_14_fu_4856_p2[17:6]}};

assign tmp_63_fu_2777_p3 = add_ln253_15_fu_2765_p2[32'd15];

assign tmp_64_fu_5323_p4 = {{add_ln703_19_fu_4886_p2[17:6]}};

assign tmp_65_fu_2797_p4 = {{select_ln254_15_fu_2785_p3[14:10]}};

assign tmp_66_fu_5444_p4 = {{add_ln703_24_fu_4916_p2[17:6]}};

assign tmp_67_fu_2916_p3 = add_ln253_16_fu_2904_p2[32'd15];

assign tmp_68_fu_5565_p4 = {{add_ln703_29_fu_4946_p2[17:6]}};

assign tmp_69_fu_2936_p4 = {{select_ln254_16_fu_2924_p3[14:10]}};

assign tmp_6_fu_819_p3 = add_ln253_1_fu_807_p2[32'd15];

assign tmp_71_fu_3055_p3 = add_ln253_17_fu_3043_p2[32'd15];

assign tmp_73_fu_3075_p4 = {{select_ln254_17_fu_3063_p3[14:10]}};

assign tmp_74_fu_3194_p3 = add_ln253_18_fu_3182_p2[32'd15];

assign tmp_75_fu_3214_p4 = {{select_ln254_18_fu_3202_p3[14:10]}};

assign tmp_76_fu_3333_p3 = add_ln253_19_fu_3321_p2[32'd15];

assign tmp_77_fu_3353_p4 = {{select_ln254_19_fu_3341_p3[14:10]}};

assign tmp_78_fu_3472_p3 = add_ln253_20_fu_3460_p2[32'd15];

assign tmp_79_fu_3492_p4 = {{select_ln254_20_fu_3480_p3[14:10]}};

assign tmp_7_fu_1029_p4 = {{sub_ln1193_3_fu_1015_p2[24:10]}};

assign tmp_80_fu_3611_p3 = add_ln253_21_fu_3599_p2[32'd15];

assign tmp_81_fu_3631_p4 = {{select_ln254_21_fu_3619_p3[14:10]}};

assign tmp_82_fu_3750_p3 = add_ln253_22_fu_3738_p2[32'd15];

assign tmp_83_fu_3770_p4 = {{select_ln254_22_fu_3758_p3[14:10]}};

assign tmp_84_fu_3889_p3 = add_ln253_23_fu_3877_p2[32'd15];

assign tmp_85_fu_3909_p4 = {{select_ln254_23_fu_3897_p3[14:10]}};

assign tmp_86_fu_4028_p3 = add_ln253_24_fu_4016_p2[32'd15];

assign tmp_87_fu_4048_p4 = {{select_ln254_24_fu_4036_p3[14:10]}};

assign tmp_88_fu_4167_p3 = add_ln253_25_fu_4155_p2[32'd15];

assign tmp_89_fu_4187_p4 = {{select_ln254_25_fu_4175_p3[14:10]}};

assign tmp_8_fu_839_p4 = {{select_ln254_1_fu_827_p3[14:10]}};

assign tmp_90_fu_4306_p3 = add_ln253_26_fu_4294_p2[32'd15];

assign tmp_91_fu_4326_p4 = {{select_ln254_26_fu_4314_p3[14:10]}};

assign tmp_92_fu_4445_p3 = add_ln253_27_fu_4433_p2[32'd15];

assign tmp_93_fu_4465_p4 = {{select_ln254_27_fu_4453_p3[14:10]}};

assign tmp_94_fu_4584_p3 = add_ln253_28_fu_4572_p2[32'd15];

assign tmp_95_fu_4604_p4 = {{select_ln254_28_fu_4592_p3[14:10]}};

assign tmp_96_fu_4723_p3 = add_ln253_29_fu_4711_p2[32'd15];

assign tmp_97_fu_4743_p4 = {{select_ln254_29_fu_4731_p3[14:10]}};

assign tmp_98_fu_5024_p3 = select_ln850_30_fu_5012_p3[32'd12];

assign tmp_99_fu_5044_p4 = {{select_ln265_fu_5032_p3[11:10]}};

assign tmp_9_fu_1172_p4 = {{sub_ln1193_4_fu_1158_p2[24:10]}};

assign tmp_s_fu_1311_p4 = {{sub_ln1193_5_fu_1297_p2[24:10]}};

assign trunc_ln253_10_fu_2066_p1 = select_ln850_10_fu_2058_p3[14:0];

assign trunc_ln253_11_fu_2205_p1 = select_ln850_11_fu_2197_p3[14:0];

assign trunc_ln253_12_fu_2344_p1 = select_ln850_12_fu_2336_p3[14:0];

assign trunc_ln253_13_fu_2483_p1 = select_ln850_13_fu_2475_p3[14:0];

assign trunc_ln253_14_fu_2622_p1 = select_ln850_14_fu_2614_p3[14:0];

assign trunc_ln253_15_fu_2761_p1 = select_ln850_15_fu_2753_p3[14:0];

assign trunc_ln253_16_fu_2900_p1 = select_ln850_16_fu_2892_p3[14:0];

assign trunc_ln253_17_fu_3039_p1 = select_ln850_17_fu_3031_p3[14:0];

assign trunc_ln253_18_fu_3178_p1 = select_ln850_18_fu_3170_p3[14:0];

assign trunc_ln253_19_fu_3317_p1 = select_ln850_19_fu_3309_p3[14:0];

assign trunc_ln253_1_fu_803_p1 = select_ln850_1_fu_795_p3[14:0];

assign trunc_ln253_20_fu_3456_p1 = select_ln850_20_fu_3448_p3[14:0];

assign trunc_ln253_21_fu_3595_p1 = select_ln850_21_fu_3587_p3[14:0];

assign trunc_ln253_22_fu_3734_p1 = select_ln850_22_fu_3726_p3[14:0];

assign trunc_ln253_23_fu_3873_p1 = select_ln850_23_fu_3865_p3[14:0];

assign trunc_ln253_24_fu_4012_p1 = select_ln850_24_fu_4004_p3[14:0];

assign trunc_ln253_25_fu_4151_p1 = select_ln850_25_fu_4143_p3[14:0];

assign trunc_ln253_26_fu_4290_p1 = select_ln850_26_fu_4282_p3[14:0];

assign trunc_ln253_27_fu_4429_p1 = select_ln850_27_fu_4421_p3[14:0];

assign trunc_ln253_28_fu_4568_p1 = select_ln850_28_fu_4560_p3[14:0];

assign trunc_ln253_29_fu_4707_p1 = select_ln850_29_fu_4699_p3[14:0];

assign trunc_ln253_2_fu_946_p1 = select_ln850_2_fu_938_p3[14:0];

assign trunc_ln253_3_fu_1089_p1 = select_ln850_3_fu_1081_p3[14:0];

assign trunc_ln253_4_fu_1232_p1 = select_ln850_4_fu_1224_p3[14:0];

assign trunc_ln253_5_fu_1371_p1 = select_ln850_5_fu_1363_p3[14:0];

assign trunc_ln253_6_fu_1510_p1 = select_ln850_6_fu_1502_p3[14:0];

assign trunc_ln253_7_fu_1649_p1 = select_ln850_7_fu_1641_p3[14:0];

assign trunc_ln253_8_fu_1788_p1 = select_ln850_8_fu_1780_p3[14:0];

assign trunc_ln253_9_fu_1927_p1 = select_ln850_9_fu_1919_p3[14:0];

assign trunc_ln253_fu_660_p1 = select_ln850_fu_652_p3[14:0];

assign trunc_ln254_10_fu_2098_p1 = select_ln254_10_fu_2090_p3[9:0];

assign trunc_ln254_11_fu_2237_p1 = select_ln254_11_fu_2229_p3[9:0];

assign trunc_ln254_12_fu_2376_p1 = select_ln254_12_fu_2368_p3[9:0];

assign trunc_ln254_13_fu_2515_p1 = select_ln254_13_fu_2507_p3[9:0];

assign trunc_ln254_14_fu_2654_p1 = select_ln254_14_fu_2646_p3[9:0];

assign trunc_ln254_15_fu_2793_p1 = select_ln254_15_fu_2785_p3[9:0];

assign trunc_ln254_16_fu_2932_p1 = select_ln254_16_fu_2924_p3[9:0];

assign trunc_ln254_17_fu_3071_p1 = select_ln254_17_fu_3063_p3[9:0];

assign trunc_ln254_18_fu_3210_p1 = select_ln254_18_fu_3202_p3[9:0];

assign trunc_ln254_19_fu_3349_p1 = select_ln254_19_fu_3341_p3[9:0];

assign trunc_ln254_1_fu_835_p1 = select_ln254_1_fu_827_p3[9:0];

assign trunc_ln254_20_fu_3488_p1 = select_ln254_20_fu_3480_p3[9:0];

assign trunc_ln254_21_fu_3627_p1 = select_ln254_21_fu_3619_p3[9:0];

assign trunc_ln254_22_fu_3766_p1 = select_ln254_22_fu_3758_p3[9:0];

assign trunc_ln254_23_fu_3905_p1 = select_ln254_23_fu_3897_p3[9:0];

assign trunc_ln254_24_fu_4044_p1 = select_ln254_24_fu_4036_p3[9:0];

assign trunc_ln254_25_fu_4183_p1 = select_ln254_25_fu_4175_p3[9:0];

assign trunc_ln254_26_fu_4322_p1 = select_ln254_26_fu_4314_p3[9:0];

assign trunc_ln254_27_fu_4461_p1 = select_ln254_27_fu_4453_p3[9:0];

assign trunc_ln254_28_fu_4600_p1 = select_ln254_28_fu_4592_p3[9:0];

assign trunc_ln254_29_fu_4739_p1 = select_ln254_29_fu_4731_p3[9:0];

assign trunc_ln254_2_fu_978_p1 = select_ln254_2_fu_970_p3[9:0];

assign trunc_ln254_3_fu_1121_p1 = select_ln254_3_fu_1113_p3[9:0];

assign trunc_ln254_4_fu_1264_p1 = select_ln254_4_fu_1256_p3[9:0];

assign trunc_ln254_5_fu_1403_p1 = select_ln254_5_fu_1395_p3[9:0];

assign trunc_ln254_6_fu_1542_p1 = select_ln254_6_fu_1534_p3[9:0];

assign trunc_ln254_7_fu_1681_p1 = select_ln254_7_fu_1673_p3[9:0];

assign trunc_ln254_8_fu_1820_p1 = select_ln254_8_fu_1812_p3[9:0];

assign trunc_ln254_9_fu_1959_p1 = select_ln254_9_fu_1951_p3[9:0];

assign trunc_ln254_fu_692_p1 = select_ln254_fu_684_p3[9:0];

assign trunc_ln265_10_fu_5625_p1 = select_ln850_35_fu_5617_p3[11:0];

assign trunc_ln265_11_fu_5645_p1 = select_ln265_5_fu_5637_p3[9:0];

assign trunc_ln265_1_fu_5040_p1 = select_ln265_fu_5032_p3[9:0];

assign trunc_ln265_2_fu_5141_p1 = select_ln850_31_fu_5133_p3[11:0];

assign trunc_ln265_3_fu_5161_p1 = select_ln265_1_fu_5153_p3[9:0];

assign trunc_ln265_4_fu_5262_p1 = select_ln850_32_fu_5254_p3[11:0];

assign trunc_ln265_5_fu_5282_p1 = select_ln265_2_fu_5274_p3[9:0];

assign trunc_ln265_6_fu_5383_p1 = select_ln850_33_fu_5375_p3[11:0];

assign trunc_ln265_7_fu_5403_p1 = select_ln265_3_fu_5395_p3[9:0];

assign trunc_ln265_8_fu_5504_p1 = select_ln850_34_fu_5496_p3[11:0];

assign trunc_ln265_9_fu_5524_p1 = select_ln265_4_fu_5516_p3[9:0];

assign trunc_ln265_fu_5020_p1 = select_ln850_30_fu_5012_p3[11:0];

assign trunc_ln851_10_fu_2026_p1 = sub_ln1193_10_fu_1992_p2[9:0];

assign trunc_ln851_11_fu_2165_p1 = sub_ln1193_11_fu_2131_p2[9:0];

assign trunc_ln851_12_fu_2304_p1 = sub_ln1193_12_fu_2270_p2[9:0];

assign trunc_ln851_13_fu_2443_p1 = sub_ln1193_13_fu_2409_p2[9:0];

assign trunc_ln851_14_fu_2582_p1 = sub_ln1193_14_fu_2548_p2[9:0];

assign trunc_ln851_15_fu_2721_p1 = sub_ln1193_15_fu_2687_p2[9:0];

assign trunc_ln851_16_fu_2860_p1 = sub_ln1193_16_fu_2826_p2[9:0];

assign trunc_ln851_17_fu_2999_p1 = sub_ln1193_17_fu_2965_p2[9:0];

assign trunc_ln851_18_fu_3138_p1 = sub_ln1193_18_fu_3104_p2[9:0];

assign trunc_ln851_19_fu_3277_p1 = sub_ln1193_19_fu_3243_p2[9:0];

assign trunc_ln851_1_fu_763_p1 = sub_ln1193_1_fu_729_p2[9:0];

assign trunc_ln851_20_fu_3416_p1 = sub_ln1193_20_fu_3382_p2[9:0];

assign trunc_ln851_21_fu_3555_p1 = sub_ln1193_21_fu_3521_p2[9:0];

assign trunc_ln851_22_fu_3694_p1 = sub_ln1193_22_fu_3660_p2[9:0];

assign trunc_ln851_23_fu_3833_p1 = sub_ln1193_23_fu_3799_p2[9:0];

assign trunc_ln851_24_fu_3972_p1 = sub_ln1193_24_fu_3938_p2[9:0];

assign trunc_ln851_25_fu_4111_p1 = sub_ln1193_25_fu_4077_p2[9:0];

assign trunc_ln851_26_fu_4250_p1 = sub_ln1193_26_fu_4216_p2[9:0];

assign trunc_ln851_27_fu_4389_p1 = sub_ln1193_27_fu_4355_p2[9:0];

assign trunc_ln851_28_fu_4528_p1 = sub_ln1193_28_fu_4494_p2[9:0];

assign trunc_ln851_29_fu_4667_p1 = sub_ln1193_29_fu_4633_p2[9:0];

assign trunc_ln851_2_fu_906_p1 = sub_ln1193_2_fu_872_p2[9:0];

assign trunc_ln851_30_fu_4980_p1 = add_ln703_4_fu_4796_p2[5:0];

assign trunc_ln851_31_fu_5101_p1 = add_ln703_9_fu_4826_p2[5:0];

assign trunc_ln851_32_fu_5222_p1 = add_ln703_14_fu_4856_p2[5:0];

assign trunc_ln851_33_fu_5343_p1 = add_ln703_19_fu_4886_p2[5:0];

assign trunc_ln851_34_fu_5464_p1 = add_ln703_24_fu_4916_p2[5:0];

assign trunc_ln851_35_fu_5585_p1 = add_ln703_29_fu_4946_p2[5:0];

assign trunc_ln851_3_fu_1049_p1 = sub_ln1193_3_fu_1015_p2[9:0];

assign trunc_ln851_4_fu_1192_p1 = sub_ln1193_4_fu_1158_p2[9:0];

assign trunc_ln851_5_fu_1331_p1 = sub_ln1193_5_fu_1297_p2[9:0];

assign trunc_ln851_6_fu_1470_p1 = sub_ln1193_6_fu_1436_p2[9:0];

assign trunc_ln851_7_fu_1609_p1 = sub_ln1193_7_fu_1575_p2[9:0];

assign trunc_ln851_8_fu_1748_p1 = sub_ln1193_8_fu_1714_p2[9:0];

assign trunc_ln851_9_fu_1887_p1 = sub_ln1193_9_fu_1853_p2[9:0];

assign trunc_ln851_fu_620_p1 = sub_ln1193_fu_586_p2[9:0];

assign zext_ln256_10_fu_2126_p1 = select_ln255_10_fu_2118_p3;

assign zext_ln256_11_fu_2265_p1 = select_ln255_11_fu_2257_p3;

assign zext_ln256_12_fu_2404_p1 = select_ln255_12_fu_2396_p3;

assign zext_ln256_13_fu_2543_p1 = select_ln255_13_fu_2535_p3;

assign zext_ln256_14_fu_2682_p1 = select_ln255_14_fu_2674_p3;

assign zext_ln256_15_fu_2821_p1 = select_ln255_15_fu_2813_p3;

assign zext_ln256_16_fu_2960_p1 = select_ln255_16_fu_2952_p3;

assign zext_ln256_17_fu_3099_p1 = select_ln255_17_fu_3091_p3;

assign zext_ln256_18_fu_3238_p1 = select_ln255_18_fu_3230_p3;

assign zext_ln256_19_fu_3377_p1 = select_ln255_19_fu_3369_p3;

assign zext_ln256_1_fu_863_p1 = select_ln255_1_fu_855_p3;

assign zext_ln256_20_fu_3516_p1 = select_ln255_20_fu_3508_p3;

assign zext_ln256_21_fu_3655_p1 = select_ln255_21_fu_3647_p3;

assign zext_ln256_22_fu_3794_p1 = select_ln255_22_fu_3786_p3;

assign zext_ln256_23_fu_3933_p1 = select_ln255_23_fu_3925_p3;

assign zext_ln256_24_fu_4072_p1 = select_ln255_24_fu_4064_p3;

assign zext_ln256_25_fu_4211_p1 = select_ln255_25_fu_4203_p3;

assign zext_ln256_26_fu_4350_p1 = select_ln255_26_fu_4342_p3;

assign zext_ln256_27_fu_4489_p1 = select_ln255_27_fu_4481_p3;

assign zext_ln256_28_fu_4628_p1 = select_ln255_28_fu_4620_p3;

assign zext_ln256_29_fu_4767_p1 = select_ln255_29_fu_4759_p3;

assign zext_ln256_2_fu_1006_p1 = select_ln255_2_fu_998_p3;

assign zext_ln256_3_fu_1149_p1 = select_ln255_3_fu_1141_p3;

assign zext_ln256_4_fu_1292_p1 = select_ln255_4_fu_1284_p3;

assign zext_ln256_5_fu_1431_p1 = select_ln255_5_fu_1423_p3;

assign zext_ln256_6_fu_1570_p1 = select_ln255_6_fu_1562_p3;

assign zext_ln256_7_fu_1709_p1 = select_ln255_7_fu_1701_p3;

assign zext_ln256_8_fu_1848_p1 = select_ln255_8_fu_1840_p3;

assign zext_ln256_9_fu_1987_p1 = select_ln255_9_fu_1979_p3;

assign zext_ln256_fu_720_p1 = select_ln255_fu_712_p3;

assign zext_ln268_1_fu_5189_p1 = select_ln266_1_fu_5181_p3;

assign zext_ln268_2_fu_5310_p1 = select_ln266_2_fu_5302_p3;

assign zext_ln268_3_fu_5431_p1 = select_ln266_3_fu_5423_p3;

assign zext_ln268_4_fu_5552_p1 = select_ln266_4_fu_5544_p3;

assign zext_ln268_5_fu_5673_p1 = select_ln266_5_fu_5665_p3;

assign zext_ln268_fu_5068_p1 = select_ln266_fu_5060_p3;

assign zext_ln728_1_fu_5698_p1 = shl_ln728_1_fu_5690_p3;

assign zext_ln728_2_fu_5710_p1 = shl_ln728_2_fu_5702_p3;

assign zext_ln728_3_fu_5722_p1 = shl_ln728_3_fu_5714_p3;

assign zext_ln728_4_fu_5734_p1 = shl_ln728_4_fu_5726_p3;

assign zext_ln728_fu_5686_p1 = shl_ln1_fu_5678_p3;

endmodule //softmax
