	component system is
		port (
			clk_clk        : in  std_logic                    := 'X';             -- clk
			led_wire_leds  : out std_logic_vector(9 downto 0);                    -- leds
			sw_wire_export : in  std_logic_vector(9 downto 0) := (others => 'X')  -- export
		);
	end component system;

