/* Generated by Yosys 0.27+9 (git sha1 101d19bb6, gcc 11.2.0-7ubuntu2 -fPIC -Os) */


module \$paramod\bsg_decode\num_out_p=s32'00000000000000000000000000100000 (i, o);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  
  input [4:0] i;
  wire [4:0] i;
  
  output [31:0] o;
  wire [31:0] o;
  assign _00_ = ~i[4];
  assign _01_ = i[0] | i[1];
  assign _02_ = _01_ | i[2];
  assign _03_ = _02_ | i[3];
  assign o[0] = _00_ & ~(_03_);
  assign _04_ = i[1] | ~(i[0]);
  assign _05_ = _04_ | i[2];
  assign _06_ = _05_ | i[3];
  assign o[1] = _00_ & ~(_06_);
  assign _07_ = i[0] | ~(i[1]);
  assign _08_ = _07_ | i[2];
  assign _09_ = _08_ | i[3];
  assign o[2] = _00_ & ~(_09_);
  assign _10_ = ~(i[0] & i[1]);
  assign _11_ = _10_ | i[2];
  assign _12_ = _11_ | i[3];
  assign o[3] = _00_ & ~(_12_);
  assign _13_ = ~i[2];
  assign _14_ = _01_ | _13_;
  assign _15_ = _14_ | i[3];
  assign o[4] = _00_ & ~(_15_);
  assign _16_ = _04_ | _13_;
  assign _17_ = _16_ | i[3];
  assign o[5] = _00_ & ~(_17_);
  assign _18_ = _07_ | _13_;
  assign _19_ = _18_ | i[3];
  assign o[6] = _00_ & ~(_19_);
  assign _20_ = _10_ | _13_;
  assign _21_ = _20_ | i[3];
  assign o[7] = _00_ & ~(_21_);
  assign _22_ = ~i[3];
  assign _23_ = _02_ | _22_;
  assign o[8] = _00_ & ~(_23_);
  assign _24_ = _05_ | _22_;
  assign o[9] = _00_ & ~(_24_);
  assign _25_ = _08_ | _22_;
  assign o[10] = _00_ & ~(_25_);
  assign _26_ = _11_ | _22_;
  assign o[11] = _00_ & ~(_26_);
  assign _27_ = _14_ | _22_;
  assign o[12] = _00_ & ~(_27_);
  assign _28_ = _16_ | _22_;
  assign o[13] = _00_ & ~(_28_);
  assign _29_ = _18_ | _22_;
  assign o[14] = _00_ & ~(_29_);
  assign _30_ = _20_ | _22_;
  assign o[15] = _00_ & ~(_30_);
  assign o[16] = i[4] & ~(_03_);
  assign o[17] = i[4] & ~(_06_);
  assign o[18] = i[4] & ~(_09_);
  assign o[19] = i[4] & ~(_12_);
  assign o[20] = i[4] & ~(_15_);
  assign o[21] = i[4] & ~(_17_);
  assign o[22] = i[4] & ~(_19_);
  assign o[23] = i[4] & ~(_21_);
  assign o[24] = i[4] & ~(_23_);
  assign o[25] = i[4] & ~(_24_);
  assign o[26] = i[4] & ~(_25_);
  assign o[27] = i[4] & ~(_26_);
  assign o[28] = i[4] & ~(_27_);
  assign o[29] = i[4] & ~(_28_);
  assign o[30] = i[4] & ~(_29_);
  assign o[31] = i[4] & ~(_30_);
endmodule


module \$paramod\bsg_decode_with_v\num_out_p=s32'00000000000000000000000000100000 (i, v_i, o);
  
  input [4:0] i;
  wire [4:0] i;
  
  wire [31:0] lo;
  
  output [31:0] o;
  wire [31:0] o;
  
  input v_i;
  wire v_i;
  assign o[0] = lo[0] & v_i;
  assign o[1] = lo[1] & v_i;
  assign o[2] = lo[2] & v_i;
  assign o[3] = lo[3] & v_i;
  assign o[4] = lo[4] & v_i;
  assign o[5] = lo[5] & v_i;
  assign o[6] = lo[6] & v_i;
  assign o[7] = lo[7] & v_i;
  assign o[8] = lo[8] & v_i;
  assign o[9] = lo[9] & v_i;
  assign o[10] = lo[10] & v_i;
  assign o[11] = lo[11] & v_i;
  assign o[12] = lo[12] & v_i;
  assign o[13] = lo[13] & v_i;
  assign o[14] = lo[14] & v_i;
  assign o[15] = lo[15] & v_i;
  assign o[16] = lo[16] & v_i;
  assign o[17] = lo[17] & v_i;
  assign o[18] = lo[18] & v_i;
  assign o[19] = lo[19] & v_i;
  assign o[20] = lo[20] & v_i;
  assign o[21] = lo[21] & v_i;
  assign o[22] = lo[22] & v_i;
  assign o[23] = lo[23] & v_i;
  assign o[24] = lo[24] & v_i;
  assign o[25] = lo[25] & v_i;
  assign o[26] = lo[26] & v_i;
  assign o[27] = lo[27] & v_i;
  assign o[28] = lo[28] & v_i;
  assign o[29] = lo[29] & v_i;
  assign o[30] = lo[30] & v_i;
  assign o[31] = lo[31] & v_i;
  (* module_not_derived = 32'd1 *)
  
  \$paramod\bsg_decode\num_out_p=s32'00000000000000000000000000100000  bd (
    .i(i),
    .o(lo)
  );
endmodule

(* top =  1  *)

module bsg_1_to_n_tagged(clk_i, reset_i, v_i, tag_i, yumi_o, v_o, ready_i);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  
  input clk_i;
  wire clk_i;
  
  input [31:0] ready_i;
  wire [31:0] ready_i;
  
  input reset_i;
  wire reset_i;
  
  input [4:0] tag_i;
  wire [4:0] tag_i;
  
  (* unused_bits = "0" *)
  wire unused0;
  
  (* unused_bits = "0" *)
  wire unused1;
  
  input v_i;
  wire v_i;
  
  output [31:0] v_o;
  wire [31:0] v_o;
  
  output yumi_o;
  wire yumi_o;
  assign _00_ = tag_i[0] ? ready_i[1] : ready_i[0];
  assign _01_ = tag_i[0] ? ready_i[3] : ready_i[2];
  assign _02_ = tag_i[1] ? _01_ : _00_;
  assign _03_ = tag_i[0] ? ready_i[5] : ready_i[4];
  assign _04_ = tag_i[0] ? ready_i[7] : ready_i[6];
  assign _05_ = tag_i[1] ? _04_ : _03_;
  assign _06_ = tag_i[2] ? _05_ : _02_;
  assign _07_ = tag_i[0] ? ready_i[9] : ready_i[8];
  assign _08_ = tag_i[0] ? ready_i[11] : ready_i[10];
  assign _09_ = tag_i[1] ? _08_ : _07_;
  assign _10_ = tag_i[0] ? ready_i[13] : ready_i[12];
  assign _11_ = tag_i[0] ? ready_i[15] : ready_i[14];
  assign _12_ = tag_i[1] ? _11_ : _10_;
  assign _13_ = tag_i[2] ? _12_ : _09_;
  assign _14_ = tag_i[3] ? _13_ : _06_;
  assign _15_ = tag_i[0] ? ready_i[17] : ready_i[16];
  assign _16_ = tag_i[0] ? ready_i[19] : ready_i[18];
  assign _17_ = tag_i[1] ? _16_ : _15_;
  assign _18_ = tag_i[0] ? ready_i[21] : ready_i[20];
  assign _19_ = tag_i[0] ? ready_i[23] : ready_i[22];
  assign _20_ = tag_i[1] ? _19_ : _18_;
  assign _21_ = tag_i[2] ? _20_ : _17_;
  assign _22_ = tag_i[0] ? ready_i[25] : ready_i[24];
  assign _23_ = tag_i[0] ? ready_i[27] : ready_i[26];
  assign _24_ = tag_i[1] ? _23_ : _22_;
  assign _25_ = tag_i[0] ? ready_i[29] : ready_i[28];
  assign _26_ = tag_i[0] ? ready_i[31] : ready_i[30];
  assign _27_ = tag_i[1] ? _26_ : _25_;
  assign _28_ = tag_i[2] ? _27_ : _24_;
  assign _29_ = tag_i[3] ? _28_ : _21_;
  assign _30_ = tag_i[4] ? _29_ : _14_;
  assign yumi_o = _30_ & v_i;
  (* module_not_derived = 32'd1 *)
  
  \$paramod\bsg_decode_with_v\num_out_p=s32'00000000000000000000000000100000  \many.bdv  (
    .i(tag_i),
    .o(v_o),
    .v_i(v_i)
  );
  assign unused0 = clk_i;
  assign unused1 = reset_i;
endmodule

