# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
# 1 "/home/sebin/thesis/dmz/zephyr_xmc_template/build//"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "/home/sebin/thesis/dmz/zephyr_xmc_template/build/zephyr/include/generated/autoconf.h" 1
# 1 "<command-line>" 2
# 1 "/home/sebin/thesis/zephyrproject/zephyr/include/toolchain/zephyr_stdint.h" 1
# 1 "<command-line>" 2
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
# 77 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 1
# 99 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 1
# 94 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h"
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 1 3 4
# 143 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 3 4

# 143 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 3 4
typedef int ptrdiff_t;
# 209 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 3 4
typedef unsigned int size_t;
# 321 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 3 4
typedef unsigned int wchar_t;
# 95 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 2
# 1 "/home/sebin/thesis/zephyrproject/zephyr/lib/libc/newlib/include/stdint.h" 1
# 15 "/home/sebin/thesis/zephyrproject/zephyr/lib/libc/newlib/include/stdint.h"
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/newlib-nano/newlib.h" 1 3 4
# 14 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/newlib-nano/newlib.h" 3 4
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/_newlib_version.h" 1 3 4
# 15 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/newlib-nano/newlib.h" 2 3 4
# 16 "/home/sebin/thesis/zephyrproject/zephyr/lib/libc/newlib/include/stdint.h" 2



# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h" 1 3
# 12 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 1 3







# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/features.h" 1 3
# 9 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 2 3
# 41 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef signed char __int8_t;

typedef unsigned char __uint8_t;
# 55 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef short int __int16_t;

typedef short unsigned int __uint16_t;
# 77 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef 
# 77 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       int 
# 77 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                      __int32_t;

typedef 
# 79 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       unsigned int 
# 79 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                       __uint32_t;
# 103 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef 
# 103 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       long long int 
# 103 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                      __int64_t;

typedef 
# 105 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       unsigned long long int 
# 105 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                       __uint64_t;
# 134 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;
# 160 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;
# 182 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef 
# 182 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       int 
# 182 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                            __int_least32_t;

typedef 
# 184 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       unsigned int 
# 184 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                             __uint_least32_t;
# 200 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;
# 214 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
typedef long long int __intmax_t;







typedef long long unsigned int __uintmax_t;







typedef 
# 230 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       long int 
# 230 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                       __intptr_t;

typedef 
# 232 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h"
       long unsigned int 
# 232 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_default_types.h" 3
                        __uintptr_t;
# 13 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_stdint.h" 2 3







typedef __int8_t int8_t ;



typedef __uint8_t uint8_t ;







typedef __int16_t int16_t ;



typedef __uint16_t uint16_t ;







typedef __int32_t int32_t ;



typedef __uint32_t uint32_t ;







typedef __int64_t int64_t ;



typedef __uint64_t uint64_t ;






typedef __intmax_t intmax_t;




typedef __uintmax_t uintmax_t;




typedef __intptr_t intptr_t;




typedef __uintptr_t uintptr_t;
# 20 "/home/sebin/thesis/zephyrproject/zephyr/lib/libc/newlib/include/stdint.h" 2
# 28 "/home/sebin/thesis/zephyrproject/zephyr/lib/libc/newlib/include/stdint.h"
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h" 1 3 4
# 11 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h" 3 4
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 1 3 4
# 34 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
typedef signed char int8_t;


typedef short int int16_t;


typedef 
# 40 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       int 
# 40 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                      int32_t;


typedef 
# 43 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       long long int 
# 43 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                      int64_t;


typedef unsigned char uint8_t;


typedef short unsigned int uint16_t;


typedef 
# 52 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       unsigned int 
# 52 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                       uint32_t;


typedef 
# 55 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       unsigned long long int 
# 55 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                       uint64_t;




typedef signed char int_least8_t;
typedef short int int_least16_t;
typedef 
# 62 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       int 
# 62 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                            int_least32_t;
typedef long long int int_least64_t;
typedef unsigned char uint_least8_t;
typedef short unsigned int uint_least16_t;
typedef 
# 66 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       unsigned int 
# 66 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                             uint_least32_t;
typedef long long unsigned int uint_least64_t;



typedef int int_fast8_t;
typedef int int_fast16_t;
typedef int int_fast32_t;
typedef long long int int_fast64_t;
typedef unsigned int uint_fast8_t;
typedef unsigned int uint_fast16_t;
typedef unsigned int uint_fast32_t;
typedef long long unsigned int uint_fast64_t;




typedef 
# 83 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       long int 
# 83 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                       intptr_t;


typedef 
# 86 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h"
       long unsigned int 
# 86 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint-gcc.h" 3 4
                        uintptr_t;




typedef long long int intmax_t;
typedef long long unsigned int uintmax_t;
# 12 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h" 2 3 4
# 29 "/home/sebin/thesis/zephyrproject/zephyr/lib/libc/newlib/include/stdint.h" 2
# 96 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 2
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 1 3
# 17 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/config.h" 1 3



# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/ieeefp.h" 1 3
# 5 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/config.h" 2 3
# 18 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 2 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_intsup.h" 1 3
# 35 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_intsup.h" 3
       
       
       
       
       
       
       
# 187 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_intsup.h" 3
       
       
       
       
       
       
       
# 19 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 2 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/_ansi.h" 1 3
# 20 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 2 3


# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 1 3 4
# 23 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 2 3
# 312 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/inttypes.h" 3
typedef struct {
  intmax_t quot;
  intmax_t rem;
} imaxdiv_t;

struct _reent;





extern intmax_t imaxabs(intmax_t j);
extern imaxdiv_t imaxdiv(intmax_t numer, intmax_t denomer);
extern intmax_t strtoimax(const char *__restrict, char **__restrict, int);
extern intmax_t _strtoimax_r(struct _reent *, const char *__restrict, char **__restrict, int);
extern uintmax_t strtoumax(const char *__restrict, char **__restrict, int);
extern uintmax_t _strtoumax_r(struct _reent *, const char *__restrict, char **__restrict, int);
extern intmax_t wcstoimax(const wchar_t *__restrict, wchar_t **__restrict, int);
extern intmax_t _wcstoimax_r(struct _reent *, const wchar_t *__restrict, wchar_t **__restrict, int);
extern uintmax_t wcstoumax(const wchar_t *__restrict, wchar_t **__restrict, int);
extern uintmax_t _wcstoumax_r(struct _reent *, const wchar_t *__restrict, wchar_t **__restrict, int);
# 97 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 2
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stdbool.h" 1 3 4
# 98 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 2
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 1 3
# 11 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 1 3
# 13 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/_ansi.h" 1 3
# 14 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 2 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 1 3 4
# 15 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 2 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 1 3
# 24 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/machine/_types.h" 1 3
# 25 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 2 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/lock.h" 1 3
# 33 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/lock.h" 3
struct __lock;
typedef struct __lock * _LOCK_T;






extern void __retarget_lock_init(_LOCK_T *lock);

extern void __retarget_lock_init_recursive(_LOCK_T *lock);

extern void __retarget_lock_close(_LOCK_T lock);

extern void __retarget_lock_close_recursive(_LOCK_T lock);

extern void __retarget_lock_acquire(_LOCK_T lock);

extern void __retarget_lock_acquire_recursive(_LOCK_T lock);

extern int __retarget_lock_try_acquire(_LOCK_T lock);

extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);


extern void __retarget_lock_release(_LOCK_T lock);

extern void __retarget_lock_release_recursive(_LOCK_T lock);
# 26 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 2 3


typedef long __blkcnt_t;



typedef long __blksize_t;



typedef __uint64_t __fsblkcnt_t;



typedef __uint32_t __fsfilcnt_t;



typedef long _off_t;





typedef int __pid_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



typedef __uint32_t __id_t;







typedef unsigned short __ino_t;
# 88 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 3
typedef __uint32_t __mode_t;





__extension__ typedef long long _off64_t;





typedef _off_t __off_t;


typedef _off64_t __loff_t;


typedef long __key_t;







typedef long _fpos_t;
# 129 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 3
typedef unsigned int __size_t;
# 145 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 3
typedef signed int _ssize_t;
# 156 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 3
typedef _ssize_t __ssize_t;


# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 1 3 4
# 350 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 3 4
typedef unsigned int wint_t;
# 160 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/_types.h" 2 3



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_T _flock_t;




typedef void *_iconv_t;






typedef unsigned long __clock_t;






typedef __int_least64_t __time_t;





typedef unsigned long __clockid_t;


typedef unsigned long __timer_t;


typedef __uint8_t __sa_family_t;



typedef __uint32_t __socklen_t;


typedef int __nl_item;
typedef unsigned short __nlink_t;
typedef long __suseconds_t;
typedef unsigned long __useconds_t;




typedef char * __va_list;
# 16 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 2 3






typedef unsigned long __ULong;
# 38 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
struct _reent;

struct __locale_t;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};







struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};


struct _atexit {
 struct _atexit *_next;
 int _ind;
 void (*_fns[32])(void);
        struct _on_exit_args * _on_exit_args_ptr;
};
# 117 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 153 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
struct __sFILE_fake {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;

  struct _reent *_data;
};




extern void __sinit (struct _reent *);
# 181 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;


  struct _reent *_data;



  void * _cookie;

  int (*_read) (struct _reent *, void *,
        char *, int);
  int (*_write) (struct _reent *, void *,
         const char *,
         int);
  _fpos_t (*_seek) (struct _reent *, void *, _fpos_t, int);
  int (*_close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;






  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 287 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 319 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;


  __extension__ unsigned long long _rand_next;

};
# 344 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
struct _mprec
{

  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;
};


struct _misc_reent
{

  char *_strtok_last;
  _mbstate_t _mblen_state;
  _mbstate_t _wctomb_state;
  _mbstate_t _mbtowc_state;
  char _l64a_buf[8];
  int _getdate_err;
  _mbstate_t _mbrlen_state;
  _mbstate_t _mbrtowc_state;
  _mbstate_t _mbsrtowcs_state;
  _mbstate_t _wcrtomb_state;
  _mbstate_t _wcsrtombs_state;
};



struct _reent
{


  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;

  char *_emergency;

  int __sdidinit;

  int _unspecified_locale_info;
  struct __locale_t *_locale;

  struct _mprec *_mp;

  void (*__cleanup) (struct _reent *);

  int _gamma_signgam;


  int _cvtlen;
  char *_cvtbuf;

  struct _rand48 *_r48;
  struct __tm *_localtime_buf;
  char *_asctime_buf;


  void (**(_sig_func))(int);







  struct _glue __sglue;
  __FILE *__sf;
  struct _misc_reent *_misc;
  char *_signal_buf;
};
# 458 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
extern const struct __sFILE_fake __sf_fake_stdin;
extern const struct __sFILE_fake __sf_fake_stdout;
extern const struct __sFILE_fake __sf_fake_stderr;
# 814 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 833 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/reent.h" 3
extern struct _atexit *_global_atexit;
# 12 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 2 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/cdefs.h" 1 3
# 47 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/cdefs.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 1 3 4
# 48 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/cdefs.h" 2 3
# 13 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 2 3




# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h" 1 3 4
# 18 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 2 3
# 27 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 3


void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void *restrict, const void *restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);
# 86 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 3
char *_strdup_r (struct _reent *, const char *);



char *_strndup_r (struct _reent *, const char *, size_t);
# 112 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 3
char * _strerror_r (struct _reent *, int, int, int *);
# 134 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 3
char *strsignal (int __signo);
# 175 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/sys/string.h" 1 3
# 176 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 2 3




# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/ssp/string.h" 1 3
# 35 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/ssp/string.h" 3
# 1 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/ssp/ssp.h" 1 3
# 71 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/ssp/ssp.h" 3

void __stack_chk_fail(void) __attribute__((__noreturn__));
void __chk_fail(void) __attribute__((__noreturn__));

# 36 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/ssp/string.h" 2 3


void *__memcpy_chk(void *, const void *, size_t, size_t);
void *__memmove_chk(void *, void *, size_t, size_t);
void *__mempcpy_chk(void *, const void *, size_t, size_t);
void *__memset_chk(void *, int, size_t, size_t);
char *__stpcpy_chk(char *, const char *, size_t);
char *__strcat_chk(char *, const char *, size_t);
char *__strcpy_chk(char *, const char *, size_t);
char *__strncat_chk(char *, const char *, size_t, size_t);
char *__strncpy_chk(char *, const char *, size_t, size_t);

# 82 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/ssp/string.h" 3

extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __memcpy_ichk(void * restrict, const void * restrict, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __memcpy_ichk(void * restrict dst, const void * restrict src, size_t len) { return __builtin___memcpy_chk(dst, src, len, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __memmove_ichk(void *, const void *, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __memmove_ichk(void * dst, const void * src, size_t len) { return __builtin___memmove_chk(dst, src, len, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __mempcpy_ichk(void * restrict, const void * restrict, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __mempcpy_ichk(void * restrict dst, const void * restrict src, size_t len) { return __builtin___mempcpy_chk(dst, src, len, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __memset_ichk(void *, int, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) void * __memset_ichk(void * dst, int src, size_t len) { return __builtin___memset_chk(dst, src, len, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __stpcpy_ichk(char *, const char *); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __stpcpy_ichk(char * restrict dst, const char * restrict src) { return __builtin___stpcpy_chk(dst, src, __builtin_object_size(dst, 0)); }

extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __stpncpy_ichk(char * restrict, const char * restrict, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __stpncpy_ichk(char * restrict dst, const char * restrict src, size_t len) { return __builtin___stpncpy_chk(dst, src, len, __builtin_object_size(dst, 0)); }

extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strcpy_ichk(char *, const char *); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strcpy_ichk(char * restrict dst, const char * restrict src) { return __builtin___strcpy_chk(dst, src, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strcat_ichk(char *, const char *); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strcat_ichk(char * restrict dst, const char * restrict src) { return __builtin___strcat_chk(dst, src, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strncpy_ichk(char * restrict, const char * restrict, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strncpy_ichk(char * restrict dst, const char * restrict src, size_t len) { return __builtin___strncpy_chk(dst, src, len, __builtin_object_size(dst, 0)); }
extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strncat_ichk(char * restrict, const char * restrict, size_t); extern __inline__ __attribute__((__always_inline__, __gnu_inline__)) char * __strncat_ichk(char * restrict dst, const char * restrict src, size_t len) { return __builtin___strncat_chk(dst, src, len, __builtin_object_size(dst, 0)); }

# 181 "/home/sebin/LIOT/gcc-arm-none-eabi-9-2019-q4-major/arm-none-eabi/include/string.h" 2 3
# 99 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 2

# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_device.h" 1
# 1535 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_device.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h" 1
# 69 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"

# 69 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef enum {

  Reset_IRQn = -15,
  NonMaskableInt_IRQn = -14,
  HardFault_IRQn = -13,
  MemoryManagement_IRQn = -12,

  BusFault_IRQn = -11,

  UsageFault_IRQn = -10,
  SVCall_IRQn = -5,
  DebugMonitor_IRQn = -4,
  PendSV_IRQn = -2,
  SysTick_IRQn = -1,

  SCU_0_IRQn = 0,
  ERU0_0_IRQn = 1,
  ERU0_1_IRQn = 2,
  ERU0_2_IRQn = 3,
  ERU0_3_IRQn = 4,
  ERU1_0_IRQn = 5,
  ERU1_1_IRQn = 6,
  ERU1_2_IRQn = 7,
  ERU1_3_IRQn = 8,
  PMU0_0_IRQn = 12,
  VADC0_C0_0_IRQn = 14,
  VADC0_C0_1_IRQn = 15,
  VADC0_C0_2_IRQn = 16,
  VADC0_C0_3_IRQn = 17,
  VADC0_G0_0_IRQn = 18,
  VADC0_G0_1_IRQn = 19,
  VADC0_G0_2_IRQn = 20,
  VADC0_G0_3_IRQn = 21,
  VADC0_G1_0_IRQn = 22,
  VADC0_G1_1_IRQn = 23,
  VADC0_G1_2_IRQn = 24,
  VADC0_G1_3_IRQn = 25,
  VADC0_G2_0_IRQn = 26,
  VADC0_G2_1_IRQn = 27,
  VADC0_G2_2_IRQn = 28,
  VADC0_G2_3_IRQn = 29,
  VADC0_G3_0_IRQn = 30,
  VADC0_G3_1_IRQn = 31,
  VADC0_G3_2_IRQn = 32,
  VADC0_G3_3_IRQn = 33,
  DSD0_M_0_IRQn = 34,
  DSD0_M_1_IRQn = 35,
  DSD0_M_2_IRQn = 36,
  DSD0_M_3_IRQn = 37,
  DSD0_A_4_IRQn = 38,
  DSD0_A_5_IRQn = 39,
  DSD0_A_6_IRQn = 40,
  DSD0_A_7_IRQn = 41,
  DAC0_0_IRQn = 42,
  DAC0_1_IRQn = 43,
  CCU40_0_IRQn = 44,
  CCU40_1_IRQn = 45,
  CCU40_2_IRQn = 46,
  CCU40_3_IRQn = 47,
  CCU41_0_IRQn = 48,
  CCU41_1_IRQn = 49,
  CCU41_2_IRQn = 50,
  CCU41_3_IRQn = 51,
  CCU42_0_IRQn = 52,
  CCU42_1_IRQn = 53,
  CCU42_2_IRQn = 54,
  CCU42_3_IRQn = 55,
  CCU43_0_IRQn = 56,
  CCU43_1_IRQn = 57,
  CCU43_2_IRQn = 58,
  CCU43_3_IRQn = 59,
  CCU80_0_IRQn = 60,
  CCU80_1_IRQn = 61,
  CCU80_2_IRQn = 62,
  CCU80_3_IRQn = 63,
  CCU81_0_IRQn = 64,
  CCU81_1_IRQn = 65,
  CCU81_2_IRQn = 66,
  CCU81_3_IRQn = 67,
  POSIF0_0_IRQn = 68,
  POSIF0_1_IRQn = 69,
  POSIF1_0_IRQn = 70,
  POSIF1_1_IRQn = 71,
  CAN0_0_IRQn = 76,
  CAN0_1_IRQn = 77,
  CAN0_2_IRQn = 78,
  CAN0_3_IRQn = 79,
  CAN0_4_IRQn = 80,
  CAN0_5_IRQn = 81,
  CAN0_6_IRQn = 82,
  CAN0_7_IRQn = 83,
  USIC0_0_IRQn = 84,
  USIC0_1_IRQn = 85,
  USIC0_2_IRQn = 86,
  USIC0_3_IRQn = 87,
  USIC0_4_IRQn = 88,
  USIC0_5_IRQn = 89,
  USIC1_0_IRQn = 90,
  USIC1_1_IRQn = 91,
  USIC1_2_IRQn = 92,
  USIC1_3_IRQn = 93,
  USIC1_4_IRQn = 94,
  USIC1_5_IRQn = 95,
  USIC2_0_IRQn = 96,
  USIC2_1_IRQn = 97,
  USIC2_2_IRQn = 98,
  USIC2_3_IRQn = 99,
  USIC2_4_IRQn = 100,
  USIC2_5_IRQn = 101,
  LEDTS0_0_IRQn = 102,
  FCE0_0_IRQn = 104,
  GPDMA0_0_IRQn = 105,
  SDMMC0_0_IRQn = 106,
  USB0_0_IRQn = 107,
  ETH0_0_IRQn = 108,
  GPDMA1_0_IRQn = 110
} IRQn_Type;
# 205 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h" 1
# 63 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_version.h" 1
# 64 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h" 2
# 162 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_compiler.h" 1
# 54 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_compiler.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h" 1
# 29 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wsign-conversion"
#pragma GCC diagnostic ignored "-Wconversion"
#pragma GCC diagnostic ignored "-Wunused-parameter"
# 71 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_WRITE { uint16_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT16_READ { uint16_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_WRITE { uint32_t v; };
#pragma GCC diagnostic pop



#pragma GCC diagnostic push
#pragma GCC diagnostic ignored "-Wpacked"
#pragma GCC diagnostic ignored "-Wattributes"
  struct __attribute__((packed, aligned(1))) T_UINT32_READ { uint32_t v; };
#pragma GCC diagnostic pop
# 258 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __ISB(void)
{
  __asm volatile ("isb 0xF":::"memory");
}







__attribute__((always_inline)) static inline void __DSB(void)
{
  __asm volatile ("dsb 0xF":::"memory");
}







__attribute__((always_inline)) static inline void __DMB(void)
{
  __asm volatile ("dmb 0xF":::"memory");
}
# 292 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV(uint32_t value)
{

  return __builtin_bswap32(value);






}
# 311 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return result;
}
# 326 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline int16_t __REVSH(int16_t value)
{

  return (int16_t)__builtin_bswap16(value);






}
# 346 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  op2 %= 32U;
  if (op2 == 0U)
  {
    return op1;
  }
  return (op1 >> op2) | (op1 << (32U - op2));
}
# 373 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;




   __asm ("rbit %0, %1" : "=r" (result) : "r" (value) );
# 393 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
  return result;
}
# 403 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __CLZ(uint32_t value)
{
# 414 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
  if (value == 0U)
  {
    return 32U;
  }
  return __builtin_clz(value);
}
# 432 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );






   return ((uint8_t) result);
}
# 454 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );






   return ((uint16_t) result);
}
# 476 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __asm volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
   return(result);
}
# 493 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __asm volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
# 510 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;

   __asm volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
   return(result);
}
# 527 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __asm volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}






__attribute__((always_inline)) static inline void __CLREX(void)
{
  __asm volatile ("clrex" ::: "memory");
}
# 593 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __RRX(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rrx %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 608 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint8_t __LDRBT(volatile uint8_t *ptr)
{
    uint32_t result;


   __asm volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );






   return ((uint8_t) result);
}
# 630 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint16_t __LDRHT(volatile uint16_t *ptr)
{
    uint32_t result;


   __asm volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );






   return ((uint16_t) result);
}
# 652 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __LDRT(volatile uint32_t *ptr)
{
    uint32_t result;

   __asm volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
   return(result);
}
# 667 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRBT(uint8_t value, volatile uint8_t *ptr)
{
   __asm volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
# 679 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRHT(uint16_t value, volatile uint16_t *ptr)
{
   __asm volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
}
# 691 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __STRT(uint32_t value, volatile uint32_t *ptr)
{
   __asm volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
}
# 949 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__((always_inline)) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 1001 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
  __ISB();
}
# 1027 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}







__attribute__((always_inline)) static inline uint32_t __get_PSP(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, psp" : "=r" (result) );
  return(result);
}
# 1099 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
}
# 1123 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_MSP(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, msp" : "=r" (result) );
  return(result);
}
# 1153 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
}
# 1204 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 1234 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 1261 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}







__attribute__((always_inline)) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, basepri" : "=r" (result) );
  return(result);
}
# 1313 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_BASEPRI(uint32_t basePri)
{
  __asm volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
}
# 1338 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_BASEPRI_MAX(uint32_t basePri)
{
  __asm volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
}







__attribute__((always_inline)) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
# 1379 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
# 1588 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __get_FPSCR(void)
{
# 1598 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
  uint32_t result;

  __asm volatile ("VMRS %0, fpscr" : "=r" (result) );
  return(result);




}







__attribute__((always_inline)) static inline void __set_FPSCR(uint32_t fpscr)
{
# 1624 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
  __asm volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");




}
# 1643 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __SADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHADD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__((always_inline)) static inline uint32_t __SSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}


__attribute__((always_inline)) static inline uint32_t __SADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHADD16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHASX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __QSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UQSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UHSAX(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USAD8(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}
# 1965 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline uint32_t __UXTB16(uint32_t op1)
{
  uint32_t result;

  __asm ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __asm ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
{
  uint32_t result;
  if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
    __asm volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
  } else {
    result = __SXTB16(__ROR(op1, rotate)) ;
  }
  return result;
}

__attribute__((always_inline)) static inline uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
{
  uint32_t result;
  if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
    __asm volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rotate));
  } else {
    result = __SXTAB16(op1, __ROR(op2, rotate));
  }
  return result;
}


__attribute__((always_inline)) static inline uint32_t __SMUAD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUADX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint32_t __SMUSD (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __asm volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
  return(result);
}

__attribute__((always_inline)) static inline uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
{
  union llreg_u{
    uint32_t w32[2];
    uint64_t w64;
  } llr;
  llr.w64 = acc;


  __asm volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );




  return(llr.w64);
}

__attribute__((always_inline)) static inline uint32_t __SEL (uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __asm volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline int32_t __QADD( int32_t op1, int32_t op2)
{
  int32_t result;

  __asm volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}

__attribute__((always_inline)) static inline int32_t __QSUB( int32_t op1, int32_t op2)
{
  int32_t result;

  __asm volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
  return(result);
}
# 2197 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_gcc.h"
__attribute__((always_inline)) static inline int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
{
 int32_t result;

 __asm ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) );
 return(result);
}





#pragma GCC diagnostic pop
# 55 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/cmsis_compiler.h" 2
# 163 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h" 2
# 264 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef union
{
  struct
  {
    uint32_t _reserved0:16;
    uint32_t GE:4;
    uint32_t _reserved1:7;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;
# 303 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;
# 321 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:1;
    uint32_t ICI_IT_1:6;
    uint32_t GE:4;
    uint32_t _reserved1:4;
    uint32_t T:1;
    uint32_t ICI_IT_2:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;
# 376 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;
# 411 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t ISER[8U];
        uint32_t RESERVED0[24U];
  volatile uint32_t ICER[8U];
        uint32_t RESERVED1[24U];
  volatile uint32_t ISPR[8U];
        uint32_t RESERVED2[24U];
  volatile uint32_t ICPR[8U];
        uint32_t RESERVED3[24U];
  volatile uint32_t IABR[8U];
        uint32_t RESERVED4[56U];
  volatile uint8_t IP[240U];
        uint32_t RESERVED5[644U];
  volatile uint32_t STIR;
} NVIC_Type;
# 445 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHP[12U];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t PFR[2U];
  volatile const uint32_t DFR;
  volatile const uint32_t ADR;
  volatile const uint32_t MMFR[4U];
  volatile const uint32_t ISAR[5U];
        uint32_t RESERVED0[5U];
  volatile uint32_t CPACR;
} SCB_Type;
# 724 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile const uint32_t ICTR;
  volatile uint32_t ACTLR;
} SCnSCB_Type;
# 764 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;
# 816 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32U];
        uint32_t RESERVED0[864U];
  volatile uint32_t TER;
        uint32_t RESERVED1[15U];
  volatile uint32_t TPR;
        uint32_t RESERVED2[15U];
  volatile uint32_t TCR;
        uint32_t RESERVED3[32U];
        uint32_t RESERVED4[43U];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
        uint32_t RESERVED5[6U];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;
# 904 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
        uint32_t RESERVED0[1U];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
        uint32_t RESERVED1[1U];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
        uint32_t RESERVED2[1U];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
} DWT_Type;
# 1051 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile const uint32_t SSPSR;
  volatile uint32_t CSPSR;
        uint32_t RESERVED0[2U];
  volatile uint32_t ACPR;
        uint32_t RESERVED1[55U];
  volatile uint32_t SPPR;
        uint32_t RESERVED2[131U];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
        uint32_t RESERVED3[759U];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
        uint32_t RESERVED4[1U];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
        uint32_t RESERVED5[39U];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
        uint32_t RESERVED7[8U];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;
# 1213 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;
# 1309 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
        uint32_t RESERVED0[1U];
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPDSCR;
  volatile const uint32_t MVFR0;
  volatile const uint32_t MVFR1;
  volatile const uint32_t MVFR2;
} FPU_Type;
# 1421 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;
# 1653 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);

  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));
  reg_value = (reg_value |
                ((uint32_t)0x5FAUL << 16U) |
                (PriorityGroupTmp << 8U) );
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}







static inline uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
}
# 1684 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    __asm volatile("":::"memory");
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __asm volatile("":::"memory");
  }
}
# 1703 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1722 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    __DSB();
    __ISB();
  }
}
# 1741 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1760 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1775 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  }
}
# 1792 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
  }
  else
  {
    return(0U);
  }
}
# 1814 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - 6)) & (uint32_t)0xFFUL);
  }
  else
  {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 6)) & (uint32_t)0xFFUL);
  }
}
# 1836 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
{

  if ((int32_t)(IRQn) >= 0)
  {
    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)IRQn)] >> (8U - 6)));
  }
  else
  {
    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - 6)));
  }
}
# 1861 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(6)) ? (uint32_t)(6) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(6)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(6));

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
         );
}
# 1888 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(6)) ? (uint32_t)(6) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(6)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(6));

  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
  *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
}
# 1911 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  vectors[(int32_t)IRQn + 16] = vector;

}
# 1927 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t __NVIC_GetVector(IRQn_Type IRQn)
{
  uint32_t *vectors = (uint32_t *)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->VTOR;
  return vectors[(int32_t)IRQn + 16];
}






__attribute__((__noreturn__)) static inline void __NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = (uint32_t)((0x5FAUL << 16U) |
                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
                            (1UL << 2U) );
  __DSB();

  for(;;)
  {
    __asm volatile ("nop");
  }
}
# 1960 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/mpu_armv7.h" 1
# 183 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/mpu_armv7.h"
typedef struct {
  uint32_t RBAR;
  uint32_t RASR;
} ARM_MPU_Region_t;




static inline void ARM_MPU_Enable(uint32_t MPU_Control)
{
  __DMB();
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL = MPU_Control | (1UL );

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR |= (1UL << 16U);

  __DSB();
  __ISB();
}



static inline void ARM_MPU_Disable(void)
{
  __DMB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHCSR &= ~(1UL << 16U);

  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->CTRL &= ~(1UL );
  __DSB();
  __ISB();
}




static inline void ARM_MPU_ClrRegion(uint32_t rnr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = 0U;
}





static inline void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}






static inline void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
{
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RNR = rnr;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR = rbar;
  ((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RASR = rasr;
}






static inline void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* 
# 251 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/mpu_armv7.h" 3
                                                                                  restrict 
# 251 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/mpu_armv7.h"
                                                                                             src, uint32_t len)
{
  uint32_t i;
  for (i = 0U; i < len; ++i)
  {
    dst[i] = src[i];
  }
}





static inline void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt)
{
  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
  while (cnt > 4U) {
    ARM_MPU_OrderedMemcpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), 4U*rowWordSize);
    table += 4U;
    cnt -= 4U;
  }
  ARM_MPU_OrderedMemcpy(&(((MPU_Type *) ((0xE000E000UL) + 0x0D90UL) )->RBAR), &(table->RBAR), cnt*rowWordSize);
}
# 1961 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h" 2
# 1981 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = ((FPU_Type *) ((0xE000E000UL) + 0x0F30UL) )->MVFR0;
  if ((mvfr0 & ((0xFUL << 4U) | (0xFUL << 8U))) == 0x020U)
  {
    return 1U;
  }
  else
  {
    return 0U;
  }
}
# 2022 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > (0xFFFFFFUL ))
  {
    return (1UL);
  }

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = (uint32_t)(ticks - 1UL);
  __NVIC_SetPriority (SysTick_IRQn, (1UL << 6) - 1UL);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0UL;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2U) |
                   (1UL << 1U) |
                   (1UL );
  return (0UL);
}
# 2052 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
extern volatile int32_t ITM_RxBuffer;
# 2064 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&
      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL ) != 0UL) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
    {
      __asm volatile ("nop");
    }
    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
  }
  return (ch);
}
# 2085 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline int32_t ITM_ReceiveChar (void)
{
  int32_t ch = -1;

  if (ITM_RxBuffer != ((int32_t)0x5AA55AA5U))
  {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = ((int32_t)0x5AA55AA5U);
  }

  return (ch);
}
# 2105 "/home/sebin/thesis/zephyrproject/modules/hal/cmsis/CMSIS/Core/Include/core_cm4.h"
static inline int32_t ITM_CheckChar (void)
{

  if (ITM_RxBuffer == ((int32_t)0x5AA55AA5U))
  {
    return (0);
  }
  else
  {
    return (1);
  }
}
# 206 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h" 2
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/system_XMC4500.h" 1
# 66 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/system_XMC4500.h"
extern uint32_t SystemCoreClock;
extern uint8_t g_chipid[16];
# 81 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/system_XMC4500.h"
void SystemInit(void);





void SystemCoreSetup(void);





void SystemCoreClockSetup(void);





void SystemCoreClockUpdate(void);





uint32_t OSCHP_GetFrequency(void);
# 207 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h" 2
# 388 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t RESERVED[2];
  volatile uint32_t ACTLR;
  volatile const uint32_t RESERVED1;
  volatile uint32_t SYST_CSR;
  volatile uint32_t SYST_RVR;
  volatile uint32_t SYST_CVR;
  volatile uint32_t SYST_CALIB;
  volatile const uint32_t RESERVED2[56];
  volatile uint32_t NVIC_ISER0;
  volatile uint32_t NVIC_ISER1;
  volatile uint32_t NVIC_ISER2;
  volatile uint32_t NVIC_ISER3;
  volatile const uint32_t RESERVED3[28];
  volatile uint32_t NVIC_ICER0;
  volatile uint32_t NVIC_ICER1;
  volatile uint32_t NVIC_ICER2;
  volatile uint32_t NVIC_ICER3;
  volatile const uint32_t RESERVED4[28];
  volatile uint32_t NVIC_ISPR0;
  volatile uint32_t NVIC_ISPR1;
  volatile uint32_t NVIC_ISPR2;
  volatile uint32_t NVIC_ISPR3;
  volatile const uint32_t RESERVED5[28];
  volatile uint32_t NVIC_ICPR0;
  volatile uint32_t NVIC_ICPR1;
  volatile uint32_t NVIC_ICPR2;
  volatile uint32_t NVIC_ICPR3;
  volatile const uint32_t RESERVED6[28];
  volatile uint32_t NVIC_IABR0;
  volatile uint32_t NVIC_IABR1;
  volatile uint32_t NVIC_IABR2;
  volatile uint32_t NVIC_IABR3;
  volatile const uint32_t RESERVED7[60];
  volatile uint32_t NVIC_IPR0;
  volatile uint32_t NVIC_IPR1;
  volatile uint32_t NVIC_IPR2;
  volatile uint32_t NVIC_IPR3;
  volatile uint32_t NVIC_IPR4;
  volatile uint32_t NVIC_IPR5;
  volatile uint32_t NVIC_IPR6;
  volatile uint32_t NVIC_IPR7;
  volatile uint32_t NVIC_IPR8;
  volatile uint32_t NVIC_IPR9;
  volatile uint32_t NVIC_IPR10;
  volatile uint32_t NVIC_IPR11;
  volatile uint32_t NVIC_IPR12;
  volatile uint32_t NVIC_IPR13;
  volatile uint32_t NVIC_IPR14;
  volatile uint32_t NVIC_IPR15;
  volatile uint32_t NVIC_IPR16;
  volatile uint32_t NVIC_IPR17;
  volatile uint32_t NVIC_IPR18;
  volatile uint32_t NVIC_IPR19;
  volatile uint32_t NVIC_IPR20;
  volatile uint32_t NVIC_IPR21;
  volatile uint32_t NVIC_IPR22;
  volatile uint32_t NVIC_IPR23;
  volatile uint32_t NVIC_IPR24;
  volatile uint32_t NVIC_IPR25;
  volatile uint32_t NVIC_IPR26;
  volatile uint32_t NVIC_IPR27;
  volatile const uint32_t RESERVED8[548];
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint32_t SHPR1;
  volatile uint32_t SHPR2;
  volatile uint32_t SHPR3;
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile const uint32_t RESERVED9;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t RESERVED10[18];
  volatile uint32_t CPACR;
  volatile const uint32_t RESERVED11;
  volatile const uint32_t MPU_TYPE;
  volatile uint32_t MPU_CTRL;
  volatile uint32_t MPU_RNR;
  volatile uint32_t MPU_RBAR;
  volatile uint32_t MPU_RASR;
  volatile uint32_t MPU_RBAR_A1;
  volatile uint32_t MPU_RASR_A1;
  volatile uint32_t MPU_RBAR_A2;
  volatile uint32_t MPU_RASR_A2;
  volatile uint32_t MPU_RBAR_A3;
  volatile uint32_t MPU_RASR_A3;
  volatile const uint32_t RESERVED12[81];
  volatile uint32_t STIR;
  volatile const uint32_t RESERVED13[12];
  volatile uint32_t FPCCR;
  volatile uint32_t FPCAR;
  volatile uint32_t FPDSCR;
} PPB_Type;
# 499 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t OVRSTAT;
  volatile uint32_t OVRCLR;
  volatile uint32_t SRSEL0;
  volatile uint32_t SRSEL1;
  volatile uint32_t LNEN;
} DLR_GLOBAL_TypeDef;
# 517 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t EXISEL;
  volatile const uint32_t RESERVED[3];
  volatile uint32_t EXICON[4];
  volatile uint32_t EXOCON[4];
} ERU_GLOBAL_TypeDef;
# 534 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t RAWTFR;
  volatile const uint32_t RESERVED;
  volatile uint32_t RAWBLOCK;
  volatile const uint32_t RESERVED1;
  volatile uint32_t RAWSRCTRAN;
  volatile const uint32_t RESERVED2;
  volatile uint32_t RAWDSTTRAN;
  volatile const uint32_t RESERVED3;
  volatile uint32_t RAWERR;
  volatile const uint32_t RESERVED4;
  volatile const uint32_t STATUSTFR;
  volatile const uint32_t RESERVED5;
  volatile const uint32_t STATUSBLOCK;
  volatile const uint32_t RESERVED6;
  volatile const uint32_t STATUSSRCTRAN;
  volatile const uint32_t RESERVED7;
  volatile const uint32_t STATUSDSTTRAN;
  volatile const uint32_t RESERVED8;
  volatile const uint32_t STATUSERR;
  volatile const uint32_t RESERVED9;
  volatile uint32_t MASKTFR;
  volatile const uint32_t RESERVED10;
  volatile uint32_t MASKBLOCK;
  volatile const uint32_t RESERVED11;
  volatile uint32_t MASKSRCTRAN;
  volatile const uint32_t RESERVED12;
  volatile uint32_t MASKDSTTRAN;
  volatile const uint32_t RESERVED13;
  volatile uint32_t MASKERR;
  volatile const uint32_t RESERVED14;
  volatile uint32_t CLEARTFR;
  volatile const uint32_t RESERVED15;
  volatile uint32_t CLEARBLOCK;
  volatile const uint32_t RESERVED16;
  volatile uint32_t CLEARSRCTRAN;
  volatile const uint32_t RESERVED17;
  volatile uint32_t CLEARDSTTRAN;
  volatile const uint32_t RESERVED18;
  volatile uint32_t CLEARERR;
  volatile const uint32_t RESERVED19;
  volatile const uint32_t STATUSINT;
  volatile const uint32_t RESERVED20;
  volatile uint32_t REQSRCREG;
  volatile const uint32_t RESERVED21;
  volatile uint32_t REQDSTREG;
  volatile const uint32_t RESERVED22;
  volatile uint32_t SGLREQSRCREG;
  volatile const uint32_t RESERVED23;
  volatile uint32_t SGLREQDSTREG;
  volatile const uint32_t RESERVED24;
  volatile uint32_t LSTSRCREG;
  volatile const uint32_t RESERVED25;
  volatile uint32_t LSTDSTREG;
  volatile const uint32_t RESERVED26;
  volatile uint32_t DMACFGREG;
  volatile const uint32_t RESERVED27;
  volatile uint32_t CHENREG;
  volatile const uint32_t RESERVED28;
  volatile const uint32_t ID;
  volatile const uint32_t RESERVED29[19];
  volatile const uint32_t TYPE;
  volatile const uint32_t VERSION;
} GPDMA0_GLOBAL_TypeDef;
# 609 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t SAR;
  volatile const uint32_t RESERVED;
  volatile uint32_t DAR;
  volatile const uint32_t RESERVED1;
  volatile uint32_t LLP;
  volatile const uint32_t RESERVED2;
  volatile uint32_t CTLL;
  volatile uint32_t CTLH;
  volatile uint32_t SSTAT;
  volatile const uint32_t RESERVED3;
  volatile uint32_t DSTAT;
  volatile const uint32_t RESERVED4;
  volatile uint32_t SSTATAR;
  volatile const uint32_t RESERVED5;
  volatile uint32_t DSTATAR;
  volatile const uint32_t RESERVED6;
  volatile uint32_t CFGL;
  volatile uint32_t CFGH;
  volatile uint32_t SGR;
  volatile const uint32_t RESERVED7;
  volatile uint32_t DSR;
} GPDMA0_CH_TypeDef;
# 643 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t SAR;
  volatile const uint32_t RESERVED;
  volatile uint32_t DAR;
  volatile const uint32_t RESERVED1[3];
  volatile uint32_t CTLL;
  volatile uint32_t CTLH;
  volatile const uint32_t RESERVED2[8];
  volatile uint32_t CFGL;
  volatile uint32_t CFGH;
} GPDMA0_CH2_7_Type;
# 665 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t RAWTFR;
  volatile const uint32_t RESERVED;
  volatile uint32_t RAWBLOCK;
  volatile const uint32_t RESERVED1;
  volatile uint32_t RAWSRCTRAN;
  volatile const uint32_t RESERVED2;
  volatile uint32_t RAWDSTTRAN;
  volatile const uint32_t RESERVED3;
  volatile uint32_t RAWERR;
  volatile const uint32_t RESERVED4;
  volatile const uint32_t STATUSTFR;
  volatile const uint32_t RESERVED5;
  volatile const uint32_t STATUSBLOCK;
  volatile const uint32_t RESERVED6;
  volatile const uint32_t STATUSSRCTRAN;
  volatile const uint32_t RESERVED7;
  volatile const uint32_t STATUSDSTTRAN;
  volatile const uint32_t RESERVED8;
  volatile const uint32_t STATUSERR;
  volatile const uint32_t RESERVED9;
  volatile uint32_t MASKTFR;
  volatile const uint32_t RESERVED10;
  volatile uint32_t MASKBLOCK;
  volatile const uint32_t RESERVED11;
  volatile uint32_t MASKSRCTRAN;
  volatile const uint32_t RESERVED12;
  volatile uint32_t MASKDSTTRAN;
  volatile const uint32_t RESERVED13;
  volatile uint32_t MASKERR;
  volatile const uint32_t RESERVED14;
  volatile uint32_t CLEARTFR;
  volatile const uint32_t RESERVED15;
  volatile uint32_t CLEARBLOCK;
  volatile const uint32_t RESERVED16;
  volatile uint32_t CLEARSRCTRAN;
  volatile const uint32_t RESERVED17;
  volatile uint32_t CLEARDSTTRAN;
  volatile const uint32_t RESERVED18;
  volatile uint32_t CLEARERR;
  volatile const uint32_t RESERVED19;
  volatile const uint32_t STATUSINT;
  volatile const uint32_t RESERVED20;
  volatile uint32_t REQSRCREG;
  volatile const uint32_t RESERVED21;
  volatile uint32_t REQDSTREG;
  volatile const uint32_t RESERVED22;
  volatile uint32_t SGLREQSRCREG;
  volatile const uint32_t RESERVED23;
  volatile uint32_t SGLREQDSTREG;
  volatile const uint32_t RESERVED24;
  volatile uint32_t LSTSRCREG;
  volatile const uint32_t RESERVED25;
  volatile uint32_t LSTDSTREG;
  volatile const uint32_t RESERVED26;
  volatile uint32_t DMACFGREG;
  volatile const uint32_t RESERVED27;
  volatile uint32_t CHENREG;
  volatile const uint32_t RESERVED28;
  volatile const uint32_t ID;
  volatile const uint32_t RESERVED29[19];
  volatile const uint32_t TYPE;
  volatile const uint32_t VERSION;
} GPDMA1_GLOBAL_TypeDef;
# 740 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t SAR;
  volatile const uint32_t RESERVED;
  volatile uint32_t DAR;
  volatile const uint32_t RESERVED1[3];
  volatile uint32_t CTLL;
  volatile uint32_t CTLH;
  volatile const uint32_t RESERVED2[8];
  volatile uint32_t CFGL;
  volatile uint32_t CFGH;
} GPDMA1_CH_TypeDef;
# 762 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t CLC;
  volatile const uint32_t RESERVED;
  volatile const uint32_t ID;
} FCE_GLOBAL_TypeDef;
# 778 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t IR;
  volatile const uint32_t RES;
  volatile uint32_t CFG;
  volatile uint32_t STS;
  volatile uint32_t LENGTH;
  volatile uint32_t CHECK;
  volatile uint32_t CRC;
  volatile uint32_t CTR;
} FCE_KE_TypeDef;
# 799 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t STS;
  volatile const uint32_t WADDR;
} PBA_GLOBAL_TypeDef;
# 814 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t RESERVED[1026];
  volatile const uint32_t ID;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t FSR;
  volatile uint32_t FCON;
  volatile uint32_t MARP;
  volatile const uint32_t RESERVED2;
  volatile const uint32_t PROCON0;

  volatile const uint32_t PROCON1;

  volatile const uint32_t PROCON2;

} FLASH0_GLOBAL_TypeDef;
# 840 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t PCON;
} PREF_GLOBAL_TypeDef;
# 854 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
} PMU0_GLOBAL_TypeDef;
# 868 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
  volatile uint32_t CTR;
  volatile uint32_t SRV;
  volatile const uint32_t TIM;
  volatile uint32_t WLB;
  volatile uint32_t WUB;
  volatile const uint32_t WDTSTS;
  volatile uint32_t WDTCLR;
} WDT_GLOBAL_TypeDef;
# 889 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
  volatile uint32_t CTR;
  volatile const uint32_t RAWSTAT;
  volatile const uint32_t STSSR;
  volatile uint32_t MSKSR;
  volatile uint32_t CLRSR;
  volatile uint32_t ATIM0;
  volatile uint32_t ATIM1;
  volatile uint32_t TIM0;
  volatile uint32_t TIM1;
} RTC_GLOBAL_TypeDef;
# 912 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t CLKSTAT;
  volatile uint32_t CLKSET;
  volatile uint32_t CLKCLR;
  volatile uint32_t SYSCLKCR;
  volatile uint32_t CPUCLKCR;
  volatile uint32_t PBCLKCR;
  volatile uint32_t USBCLKCR;
  volatile uint32_t EBUCLKCR;
  volatile uint32_t CCUCLKCR;
  volatile uint32_t WDTCLKCR;
  volatile uint32_t EXTCLKCR;
  volatile const uint32_t RESERVED;
  volatile uint32_t SLEEPCR;
  volatile uint32_t DSLEEPCR;
} SCU_CLK_TypeDef;
# 939 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t OSCHPSTAT;
  volatile uint32_t OSCHPCTRL;
  volatile const uint32_t RESERVED;
  volatile uint32_t CLKCALCONST;
} SCU_OSC_TypeDef;
# 956 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t PLLSTAT;
  volatile uint32_t PLLCON0;
  volatile uint32_t PLLCON1;
  volatile uint32_t PLLCON2;
  volatile const uint32_t USBPLLSTAT;
  volatile uint32_t USBPLLCON;
  volatile const uint32_t RESERVED[4];
  volatile const uint32_t CLKMXSTAT;
} SCU_PLL_TypeDef;
# 977 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
  volatile const uint32_t IDCHIP;
  volatile const uint32_t IDMANUF;
  volatile const uint32_t RESERVED;
  volatile uint32_t STCON;
  volatile const uint32_t RESERVED1[6];
  volatile uint32_t GPR[2];
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t CCUCON;
  volatile const uint32_t RESERVED3[15];
  volatile uint32_t DTSCON;
  volatile const uint32_t DTSSTAT;
  volatile const uint32_t RESERVED4[2];
  volatile uint32_t SDMMCDEL;
  volatile uint32_t GORCEN[2];
  volatile const uint32_t RESERVED5[7];
  volatile const uint32_t MIRRSTS;
  volatile uint32_t RMACR;
  volatile uint32_t RMDATA;
} SCU_GENERAL_TypeDef;
# 1009 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t SRSTAT;
  volatile const uint32_t SRRAW;
  volatile uint32_t SRMSK;
  volatile uint32_t SRCLR;
  volatile uint32_t SRSET;
  volatile uint32_t NMIREQEN;
} SCU_INTERRUPT_TypeDef;
# 1028 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t PEEN;
  volatile uint32_t MCHKCON;
  volatile uint32_t PETE;
  volatile uint32_t PERSTEN;
  volatile const uint32_t RESERVED;
  volatile uint32_t PEFLAG;
  volatile uint32_t PMTPR;
  volatile uint32_t PMTSR;
} SCU_PARITY_TypeDef;
# 1049 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t TRAPSTAT;
  volatile const uint32_t TRAPRAW;
  volatile uint32_t TRAPDIS;
  volatile uint32_t TRAPCLR;
  volatile uint32_t TRAPSET;
} SCU_TRAP_TypeDef;
# 1067 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t HDSTAT;
  volatile uint32_t HDCLR;
  volatile uint32_t HDSET;
  volatile uint32_t HDCR;
  volatile const uint32_t RESERVED;
  volatile uint32_t OSCSICTRL;
  volatile const uint32_t OSCULSTAT;
  volatile uint32_t OSCULCTRL;
} SCU_HIBERNATE_TypeDef;
# 1088 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t PWRSTAT;
  volatile uint32_t PWRSET;
  volatile uint32_t PWRCLR;
  volatile const uint32_t RESERVED;
  volatile const uint32_t EVRSTAT;
  volatile const uint32_t EVRVADCSTAT;
  volatile const uint32_t RESERVED1[5];
  volatile uint32_t PWRMON;
} SCU_POWER_TypeDef;
# 1109 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t RSTSTAT;
  volatile uint32_t RSTSET;
  volatile uint32_t RSTCLR;
  volatile const uint32_t PRSTAT0;
  volatile uint32_t PRSET0;
  volatile uint32_t PRCLR0;
  volatile const uint32_t PRSTAT1;
  volatile uint32_t PRSET1;
  volatile uint32_t PRCLR1;
  volatile const uint32_t PRSTAT2;
  volatile uint32_t PRSET2;
  volatile uint32_t PRCLR2;
  volatile const uint32_t PRSTAT3;
  volatile uint32_t PRSET3;
  volatile uint32_t PRCLR3;
} SCU_RESET_TypeDef;
# 1137 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
  volatile uint32_t GLOBCTL;
  volatile uint32_t FNCTL;
  volatile uint32_t EVFR;
  volatile uint32_t TSVAL;
  volatile uint32_t LINE0;
  volatile uint32_t LINE1;
  volatile uint32_t LDCMP0;
  volatile uint32_t LDCMP1;
  volatile uint32_t TSCMP0;
  volatile uint32_t TSCMP1;
} LEDTS0_GLOBAL_TypeDef;
# 1161 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t RESERVED;
  volatile uint16_t BLOCK_SIZE;
  volatile uint16_t BLOCK_COUNT;
  volatile uint32_t ARGUMENT1;
  volatile uint16_t TRANSFER_MODE;
  volatile uint16_t COMMAND;
  volatile const uint32_t RESPONSE0;
  volatile const uint32_t RESPONSE2;
  volatile const uint32_t RESPONSE4;
  volatile const uint32_t RESPONSE6;
  volatile uint32_t DATA_BUFFER;
  volatile const uint32_t PRESENT_STATE;
  volatile uint8_t HOST_CTRL;
  volatile uint8_t POWER_CTRL;
  volatile uint8_t BLOCK_GAP_CTRL;
  volatile uint8_t WAKEUP_CTRL;
  volatile uint16_t CLOCK_CTRL;
  volatile uint8_t TIMEOUT_CTRL;
  volatile uint8_t SW_RESET;
  volatile uint16_t INT_STATUS_NORM;
  volatile uint16_t INT_STATUS_ERR;
  volatile uint16_t EN_INT_STATUS_NORM;
  volatile uint16_t EN_INT_STATUS_ERR;
  volatile uint16_t EN_INT_SIGNAL_NORM;
  volatile uint16_t EN_INT_SIGNAL_ERR;
  volatile const uint16_t ACMD_ERR_STATUS;
  volatile const uint16_t RESERVED1;
  volatile const uint32_t CAPABILITIES;
  volatile const uint32_t CAPABILITIES_HI;
  volatile const uint32_t MAX_CURRENT_CAP;
  volatile const uint32_t RESERVED2;
  volatile uint16_t FORCE_EVENT_ACMD_ERR_STATUS;
  volatile uint16_t FORCE_EVENT_ERR_STATUS;
  volatile const uint32_t RESERVED3[8];
  volatile uint32_t DEBUG_SEL;
  volatile const uint32_t RESERVED4[30];
  volatile uint32_t SPI;
  volatile const uint32_t RESERVED5[2];
  volatile const uint16_t SLOT_INT_STATUS;
} SDMMC_GLOBAL_TypeDef;
# 1213 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t CLC;
  volatile uint32_t MODCON;
  volatile const uint32_t ID;
  volatile uint32_t USERCON;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t ADDRSEL0;
  volatile uint32_t ADDRSEL1;
  volatile uint32_t ADDRSEL2;
  volatile uint32_t ADDRSEL3;
  volatile uint32_t BUSRCON0;
  volatile uint32_t BUSRAP0;
  volatile uint32_t BUSWCON0;
  volatile uint32_t BUSWAP0;
  volatile uint32_t BUSRCON1;
  volatile uint32_t BUSRAP1;
  volatile uint32_t BUSWCON1;
  volatile uint32_t BUSWAP1;
  volatile uint32_t BUSRCON2;
  volatile uint32_t BUSRAP2;
  volatile uint32_t BUSWCON2;
  volatile uint32_t BUSWAP2;
  volatile uint32_t BUSRCON3;
  volatile uint32_t BUSRAP3;
  volatile uint32_t BUSWCON3;
  volatile uint32_t BUSWAP3;
  volatile uint32_t SDRMCON;
  volatile uint32_t SDRMOD;
  volatile uint32_t SDRMREF;
  volatile const uint32_t SDRSTAT;
} EBU_Type;
# 1255 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t CON;
} ETH0_CON_GLOBAL_TypeDef;
# 1269 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t MAC_CONFIGURATION;
  volatile uint32_t MAC_FRAME_FILTER;
  volatile uint32_t HASH_TABLE_HIGH;
  volatile uint32_t HASH_TABLE_LOW;
  volatile uint32_t GMII_ADDRESS;
  volatile uint32_t GMII_DATA;
  volatile uint32_t FLOW_CONTROL;
  volatile uint32_t VLAN_TAG;
  volatile const uint32_t VERSION;
  volatile const uint32_t DEBUG;
  volatile uint32_t REMOTE_WAKE_UP_FRAME_FILTER;
  volatile uint32_t PMT_CONTROL_STATUS;
  volatile const uint32_t RESERVED[2];
  volatile const uint32_t INTERRUPT_STATUS;
  volatile uint32_t INTERRUPT_MASK;
  volatile uint32_t MAC_ADDRESS0_HIGH;
  volatile uint32_t MAC_ADDRESS0_LOW;
  volatile uint32_t MAC_ADDRESS1_HIGH;
  volatile uint32_t MAC_ADDRESS1_LOW;
  volatile uint32_t MAC_ADDRESS2_HIGH;
  volatile uint32_t MAC_ADDRESS2_LOW;
  volatile uint32_t MAC_ADDRESS3_HIGH;
  volatile uint32_t MAC_ADDRESS3_LOW;
  volatile const uint32_t RESERVED1[40];
  volatile uint32_t MMC_CONTROL;
  volatile const uint32_t MMC_RECEIVE_INTERRUPT;
  volatile const uint32_t MMC_TRANSMIT_INTERRUPT;
  volatile uint32_t MMC_RECEIVE_INTERRUPT_MASK;
  volatile uint32_t MMC_TRANSMIT_INTERRUPT_MASK;
  volatile const uint32_t TX_OCTET_COUNT_GOOD_BAD;

  volatile const uint32_t TX_FRAME_COUNT_GOOD_BAD;
  volatile const uint32_t TX_BROADCAST_FRAMES_GOOD;
  volatile const uint32_t TX_MULTICAST_FRAMES_GOOD;
  volatile const uint32_t TX_64OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_65TO127OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_128TO255OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_256TO511OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_512TO1023OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_1024TOMAXOCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_UNICAST_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_MULTICAST_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_BROADCAST_FRAMES_GOOD_BAD;

  volatile const uint32_t TX_UNDERFLOW_ERROR_FRAMES;
  volatile const uint32_t TX_SINGLE_COLLISION_GOOD_FRAMES;

  volatile const uint32_t TX_MULTIPLE_COLLISION_GOOD_FRAMES;

  volatile const uint32_t TX_DEFERRED_FRAMES;
  volatile const uint32_t TX_LATE_COLLISION_FRAMES;

  volatile const uint32_t TX_EXCESSIVE_COLLISION_FRAMES;

  volatile const uint32_t TX_CARRIER_ERROR_FRAMES;

  volatile const uint32_t TX_OCTET_COUNT_GOOD;
  volatile const uint32_t TX_FRAME_COUNT_GOOD;
  volatile const uint32_t TX_EXCESSIVE_DEFERRAL_ERROR;

  volatile const uint32_t TX_PAUSE_FRAMES;
  volatile const uint32_t TX_VLAN_FRAMES_GOOD;
  volatile const uint32_t TX_OSIZE_FRAMES_GOOD;
  volatile const uint32_t RESERVED2;
  volatile const uint32_t RX_FRAMES_COUNT_GOOD_BAD;
  volatile const uint32_t RX_OCTET_COUNT_GOOD_BAD;
  volatile const uint32_t RX_OCTET_COUNT_GOOD;
  volatile const uint32_t RX_BROADCAST_FRAMES_GOOD;
  volatile const uint32_t RX_MULTICAST_FRAMES_GOOD;
  volatile const uint32_t RX_CRC_ERROR_FRAMES;
  volatile const uint32_t RX_ALIGNMENT_ERROR_FRAMES;
  volatile const uint32_t RX_RUNT_ERROR_FRAMES;
  volatile const uint32_t RX_JABBER_ERROR_FRAMES;
  volatile const uint32_t RX_UNDERSIZE_FRAMES_GOOD;
  volatile const uint32_t RX_OVERSIZE_FRAMES_GOOD;
  volatile const uint32_t RX_64OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t RX_65TO127OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t RX_128TO255OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t RX_256TO511OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t RX_512TO1023OCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t RX_1024TOMAXOCTETS_FRAMES_GOOD_BAD;

  volatile const uint32_t RX_UNICAST_FRAMES_GOOD;
  volatile const uint32_t RX_LENGTH_ERROR_FRAMES;
  volatile const uint32_t RX_OUT_OF_RANGE_TYPE_FRAMES;
  volatile const uint32_t RX_PAUSE_FRAMES;
  volatile const uint32_t RX_FIFO_OVERFLOW_FRAMES;
  volatile const uint32_t RX_VLAN_FRAMES_GOOD_BAD;
  volatile const uint32_t RX_WATCHDOG_ERROR_FRAMES;
  volatile const uint32_t RX_RECEIVE_ERROR_FRAMES;
  volatile const uint32_t RX_CONTROL_FRAMES_GOOD;
  volatile const uint32_t RESERVED3[6];
  volatile uint32_t MMC_IPC_RECEIVE_INTERRUPT_MASK;
  volatile const uint32_t RESERVED4;
  volatile const uint32_t MMC_IPC_RECEIVE_INTERRUPT;
  volatile const uint32_t RESERVED5;
  volatile const uint32_t RXIPV4_GOOD_FRAMES;
  volatile const uint32_t RXIPV4_HEADER_ERROR_FRAMES;
  volatile const uint32_t RXIPV4_NO_PAYLOAD_FRAMES;
  volatile const uint32_t RXIPV4_FRAGMENTED_FRAMES;
  volatile const uint32_t RXIPV4_UDP_CHECKSUM_DISABLED_FRAMES;

  volatile const uint32_t RXIPV6_GOOD_FRAMES;
  volatile const uint32_t RXIPV6_HEADER_ERROR_FRAMES;
  volatile const uint32_t RXIPV6_NO_PAYLOAD_FRAMES;
  volatile const uint32_t RXUDP_GOOD_FRAMES;
  volatile const uint32_t RXUDP_ERROR_FRAMES;
  volatile const uint32_t RXTCP_GOOD_FRAMES;
  volatile const uint32_t RXTCP_ERROR_FRAMES;
  volatile const uint32_t RXICMP_GOOD_FRAMES;
  volatile const uint32_t RXICMP_ERROR_FRAMES;
  volatile const uint32_t RESERVED6[2];
  volatile const uint32_t RXIPV4_GOOD_OCTETS;
  volatile const uint32_t RXIPV4_HEADER_ERROR_OCTETS;
  volatile const uint32_t RXIPV4_NO_PAYLOAD_OCTETS;
  volatile const uint32_t RXIPV4_FRAGMENTED_OCTETS;
  volatile const uint32_t RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS;
  volatile const uint32_t RXIPV6_GOOD_OCTETS;
  volatile const uint32_t RXIPV6_HEADER_ERROR_OCTETS;
  volatile const uint32_t RXIPV6_NO_PAYLOAD_OCTETS;
  volatile const uint32_t RXUDP_GOOD_OCTETS;
  volatile const uint32_t RXUDP_ERROR_OCTETS;
  volatile const uint32_t RXTCP_GOOD_OCTETS;
  volatile const uint32_t RXTCP_ERROR_OCTETS;
  volatile const uint32_t RXICMP_GOOD_OCTETS;
  volatile const uint32_t RXICMP_ERROR_OCTETS;
  volatile const uint32_t RESERVED7[286];
  volatile uint32_t TIMESTAMP_CONTROL;
  volatile uint32_t SUB_SECOND_INCREMENT;
  volatile const uint32_t SYSTEM_TIME_SECONDS;
  volatile const uint32_t SYSTEM_TIME_NANOSECONDS;
  volatile uint32_t SYSTEM_TIME_SECONDS_UPDATE;
  volatile uint32_t SYSTEM_TIME_NANOSECONDS_UPDATE;
  volatile uint32_t TIMESTAMP_ADDEND;
  volatile uint32_t TARGET_TIME_SECONDS;
  volatile uint32_t TARGET_TIME_NANOSECONDS;
  volatile uint32_t SYSTEM_TIME_HIGHER_WORD_SECONDS;
  volatile const uint32_t TIMESTAMP_STATUS;
  volatile uint32_t PPS_CONTROL;
  volatile const uint32_t RESERVED8[564];
  volatile uint32_t BUS_MODE;
  volatile uint32_t TRANSMIT_POLL_DEMAND;
  volatile uint32_t RECEIVE_POLL_DEMAND;
  volatile uint32_t RECEIVE_DESCRIPTOR_LIST_ADDRESS;
  volatile uint32_t TRANSMIT_DESCRIPTOR_LIST_ADDRESS;
  volatile uint32_t STATUS;
  volatile uint32_t OPERATION_MODE;
  volatile uint32_t INTERRUPT_ENABLE;
  volatile const uint32_t MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER;
  volatile uint32_t RECEIVE_INTERRUPT_WATCHDOG_TIMER;
  volatile const uint32_t RESERVED9;
  volatile const uint32_t AHB_STATUS;
  volatile const uint32_t RESERVED10[6];
  volatile const uint32_t CURRENT_HOST_TRANSMIT_DESCRIPTOR;
  volatile const uint32_t CURRENT_HOST_RECEIVE_DESCRIPTOR;
  volatile const uint32_t CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS;
  volatile const uint32_t CURRENT_HOST_RECEIVE_BUFFER_ADDRESS;
  volatile uint32_t HW_FEATURE;
} ETH_GLOBAL_TypeDef;
# 1453 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t GOTGCTL;
  volatile uint32_t GOTGINT;
  volatile uint32_t GAHBCFG;
  volatile uint32_t GUSBCFG;
  volatile uint32_t GRSTCTL;

  union {
    volatile uint32_t GINTSTS_DEVICEMODE;
    volatile uint32_t GINTSTS_HOSTMODE;
  };

  union {
    volatile uint32_t GINTMSK_DEVICEMODE;
    volatile uint32_t GINTMSK_HOSTMODE;
  };

  union {
    volatile const uint32_t GRXSTSR_DEVICEMODE;
    volatile const uint32_t GRXSTSR_HOSTMODE;
  };

  union {
    volatile const uint32_t GRXSTSP_DEVICEMODE;
    volatile const uint32_t GRXSTSP_HOSTMODE;
  };
  volatile uint32_t GRXFSIZ;

  union {
    volatile uint32_t GNPTXFSIZ_DEVICEMODE;
    volatile uint32_t GNPTXFSIZ_HOSTMODE;
  };
  volatile const uint32_t GNPTXSTS;
  volatile const uint32_t RESERVED[3];
  volatile uint32_t GUID;
  volatile const uint32_t RESERVED1[7];
  volatile uint32_t GDFIFOCFG;
  volatile const uint32_t RESERVED2[40];
  volatile uint32_t HPTXFSIZ;
  volatile uint32_t DIEPTXF1;
  volatile uint32_t DIEPTXF2;
  volatile uint32_t DIEPTXF3;
  volatile uint32_t DIEPTXF4;
  volatile uint32_t DIEPTXF5;
  volatile uint32_t DIEPTXF6;
  volatile const uint32_t RESERVED3[185];
  volatile uint32_t HCFG;
  volatile uint32_t HFIR;
  volatile uint32_t HFNUM;
  volatile const uint32_t RESERVED4;
  volatile uint32_t HPTXSTS;
  volatile const uint32_t HAINT;
  volatile uint32_t HAINTMSK;
  volatile uint32_t HFLBADDR;
  volatile const uint32_t RESERVED5[8];
  volatile uint32_t HPRT;
  volatile const uint32_t RESERVED6[239];
  volatile uint32_t DCFG;
  volatile uint32_t DCTL;
  volatile const uint32_t DSTS;
  volatile const uint32_t RESERVED7;
  volatile uint32_t DIEPMSK;
  volatile uint32_t DOEPMSK;
  volatile const uint32_t DAINT;
  volatile uint32_t DAINTMSK;
  volatile const uint32_t RESERVED8[2];
  volatile uint32_t DVBUSDIS;
  volatile uint32_t DVBUSPULSE;
  volatile const uint32_t RESERVED9;
  volatile uint32_t DIEPEMPMSK;

  volatile const uint32_t RESERVED10[370];
  volatile uint32_t PCGCCTL;
} USB0_GLOBAL_TypeDef;
# 1538 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t DIEPCTL0;
  volatile const uint32_t RESERVED;
  volatile uint32_t DIEPINT0;
  volatile const uint32_t RESERVED1;
  volatile uint32_t DIEPTSIZ0;
  volatile uint32_t DIEPDMA0;
  volatile const uint32_t DTXFSTS0;
  volatile const uint32_t DIEPDMAB0;
  volatile const uint32_t RESERVED2[120];
  volatile uint32_t DOEPCTL0;
  volatile const uint32_t RESERVED3;
  volatile uint32_t DOEPINT0;
  volatile const uint32_t RESERVED4;
  volatile uint32_t DOEPTSIZ0;
  volatile uint32_t DOEPDMA0;
  volatile const uint32_t RESERVED5;
  volatile const uint32_t DOEPDMAB0;
} USB0_EP0_TypeDef;
# 1568 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {

  union {
    volatile uint32_t DIEPCTL_INTBULK;
    volatile uint32_t DIEPCTL_ISOCONT;
  };
  volatile const uint32_t RESERVED;
  volatile uint32_t DIEPINT;
  volatile const uint32_t RESERVED1;
  volatile uint32_t DIEPTSIZ;
  volatile uint32_t DIEPDMA;
  volatile const uint32_t DTXFSTS;
  volatile const uint32_t DIEPDMAB;
  volatile const uint32_t RESERVED2[120];

  union {
    volatile uint32_t DOEPCTL_INTBULK;
    volatile uint32_t DOEPCTL_ISOCONT;
  };
  volatile const uint32_t RESERVED3;
  volatile uint32_t DOEPINT;
  volatile const uint32_t RESERVED4;

  union {
    volatile uint32_t DOEPTSIZ_CONTROL;
    volatile uint32_t DOEPTSIZ_ISO;
  };
  volatile uint32_t DOEPDMA;
  volatile const uint32_t RESERVED5;
  volatile const uint32_t DOEPDMAB;
} USB0_EP_TypeDef;
# 1610 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t HCCHAR;
  volatile const uint32_t RESERVED;
  volatile uint32_t HCINT;
  volatile uint32_t HCINTMSK;

  union {
    volatile uint32_t HCTSIZ_SCATGATHER;
    volatile uint32_t HCTSIZ_BUFFERMODE;
  };

  union {
    volatile uint32_t HCDMA_SCATGATHER;
    volatile uint32_t HCDMA_BUFFERMODE;
  };
  volatile const uint32_t RESERVED1;
  volatile const uint32_t HCDMAB;
} USB0_CH_TypeDef;
# 1639 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
} USIC_GLOBAL_TypeDef;
# 1653 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t RESERVED;
  volatile const uint32_t CCFG;
  volatile const uint32_t RESERVED1;
  volatile uint32_t KSCFG;
  volatile uint32_t FDR;
  volatile uint32_t BRG;
  volatile uint32_t INPR;
  volatile uint32_t DX0CR;
  volatile uint32_t DX1CR;
  volatile uint32_t DX2CR;
  volatile uint32_t DX3CR;
  volatile uint32_t DX4CR;
  volatile uint32_t DX5CR;
  volatile uint32_t SCTR;
  volatile uint32_t TCSR;

  union {
    volatile uint32_t PCR_IICMode;
    volatile uint32_t PCR_IISMode;
    volatile uint32_t PCR_SSCMode;
    volatile uint32_t PCR;
    volatile uint32_t PCR_ASCMode;
  };
  volatile uint32_t CCR;
  volatile uint32_t CMTR;

  union {
    volatile uint32_t PSR_IICMode;
    volatile uint32_t PSR_IISMode;
    volatile uint32_t PSR_SSCMode;
    volatile uint32_t PSR;
    volatile uint32_t PSR_ASCMode;
  };
  volatile uint32_t PSCR;
  volatile const uint32_t RBUFSR;
  volatile const uint32_t RBUF;
  volatile const uint32_t RBUFD;
  volatile const uint32_t RBUF0;
  volatile const uint32_t RBUF1;
  volatile const uint32_t RBUF01SR;
  volatile uint32_t FMR;
  volatile const uint32_t RESERVED2[5];
  volatile uint32_t TBUF[32];
  volatile uint32_t BYP;
  volatile uint32_t BYPCR;
  volatile uint32_t TBCTR;
  volatile uint32_t RBCTR;
  volatile const uint32_t TRBPTR;
  volatile uint32_t TRBSR;
  volatile uint32_t TRBSCR;
  volatile const uint32_t OUTR;
  volatile const uint32_t OUTDR;
  volatile const uint32_t RESERVED3[23];
  volatile uint32_t IN[32];
} USIC_CH_TypeDef;
# 1720 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t CLC;
  volatile const uint32_t RESERVED;
  volatile const uint32_t ID;
  volatile uint32_t FDR;
  volatile const uint32_t RESERVED1[60];
  volatile const uint32_t LIST[8];
  volatile const uint32_t RESERVED2[8];
  volatile uint32_t MSPND[8];
  volatile const uint32_t RESERVED3[8];
  volatile const uint32_t MSID[8];
  volatile const uint32_t RESERVED4[8];
  volatile uint32_t MSIMASK;
  volatile uint32_t PANCTR;
  volatile uint32_t MCR;
  volatile uint32_t MITR;
} CAN_GLOBAL_TypeDef;
# 1748 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t NCR;
  volatile uint32_t NSR;
  volatile uint32_t NIPR;
  volatile uint32_t NPCR;
  volatile uint32_t NBTR;
  volatile uint32_t NECNT;
  volatile uint32_t NFCR;
} CAN_NODE_TypeDef;
# 1768 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t MOFCR;
  volatile uint32_t MOFGPR;
  volatile uint32_t MOIPR;
  volatile uint32_t MOAMR;
  volatile uint32_t MODATAL;
  volatile uint32_t MODATAH;
  volatile uint32_t MOAR;

  union {
    volatile const uint32_t MOSTAT;
    volatile uint32_t MOCTR;
  };
} CAN_MO_TypeDef;
# 1793 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t CLC;
  volatile const uint32_t RESERVED;
  volatile const uint32_t ID;
  volatile const uint32_t RESERVED1[7];
  volatile uint32_t OCS;
  volatile const uint32_t RESERVED2[21];
  volatile uint32_t GLOBCFG;
  volatile const uint32_t RESERVED3[7];
  volatile uint32_t GLOBICLASS[2];
  volatile const uint32_t RESERVED4[4];
  volatile uint32_t GLOBBOUND;
  volatile const uint32_t RESERVED5[9];
  volatile uint32_t GLOBEFLAG;
  volatile const uint32_t RESERVED6[23];
  volatile uint32_t GLOBEVNP;
  volatile const uint32_t RESERVED7[7];
  volatile uint32_t GLOBTF;
  volatile const uint32_t RESERVED8[7];
  volatile uint32_t BRSSEL[4];
  volatile const uint32_t RESERVED9[12];
  volatile uint32_t BRSPND[4];
  volatile const uint32_t RESERVED10[12];
  volatile uint32_t BRSCTRL;
  volatile uint32_t BRSMR;
  volatile const uint32_t RESERVED11[30];
  volatile uint32_t GLOBRCR;
  volatile const uint32_t RESERVED12[31];
  volatile uint32_t GLOBRES;
  volatile const uint32_t RESERVED13[31];
  volatile uint32_t GLOBRESD;
  volatile const uint32_t RESERVED14[27];
  volatile uint32_t EMUXSEL;
} VADC_GLOBAL_TypeDef;
# 1838 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t RESERVED[32];
  volatile uint32_t ARBCFG;
  volatile uint32_t ARBPR;
  volatile uint32_t CHASS;
  volatile const uint32_t RESERVED1[5];
  volatile uint32_t ICLASS[2];
  volatile const uint32_t RESERVED2[2];
  volatile uint32_t ALIAS;
  volatile const uint32_t RESERVED3;
  volatile uint32_t BOUND;
  volatile const uint32_t RESERVED4;
  volatile uint32_t SYNCTR;
  volatile const uint32_t RESERVED5;
  volatile uint32_t BFL;
  volatile const uint32_t RESERVED6[13];
  volatile uint32_t QCTRL0;
  volatile uint32_t QMR0;
  volatile const uint32_t QSR0;
  volatile const uint32_t Q0R0;

  union {
    volatile const uint32_t QBUR0;
    volatile uint32_t QINR0;
  };
  volatile const uint32_t RESERVED7[3];
  volatile uint32_t ASCTRL;
  volatile uint32_t ASMR;
  volatile uint32_t ASSEL;
  volatile uint32_t ASPND;
  volatile const uint32_t RESERVED8[20];
  volatile uint32_t CEFLAG;
  volatile uint32_t REFLAG;
  volatile uint32_t SEFLAG;
  volatile const uint32_t RESERVED9;
  volatile uint32_t CEFCLR;
  volatile uint32_t REFCLR;
  volatile uint32_t SEFCLR;
  volatile const uint32_t RESERVED10;
  volatile uint32_t CEVNP0;
  volatile const uint32_t RESERVED11[3];
  volatile uint32_t REVNP0;
  volatile uint32_t REVNP1;
  volatile const uint32_t RESERVED12[2];
  volatile uint32_t SEVNP;
  volatile const uint32_t RESERVED13;
  volatile uint32_t SRACT;
  volatile const uint32_t RESERVED14[9];
  volatile uint32_t EMUXCTR;
  volatile const uint32_t RESERVED15;
  volatile uint32_t VFR;
  volatile const uint32_t RESERVED16;
  volatile uint32_t CHCTR[8];
  volatile const uint32_t RESERVED17[24];
  volatile uint32_t RCR[16];
  volatile const uint32_t RESERVED18[16];
  volatile uint32_t RES[16];
  volatile const uint32_t RESERVED19[16];
  volatile const uint32_t RESD[16];
} VADC_G_TypeDef;
# 1909 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t CLC;
  volatile const uint32_t RESERVED;
  volatile const uint32_t ID;
  volatile const uint32_t RESERVED1[7];
  volatile uint32_t OCS;
  volatile const uint32_t RESERVED2[21];
  volatile uint32_t GLOBCFG;
  volatile const uint32_t RESERVED3;
  volatile uint32_t GLOBRC;
  volatile const uint32_t RESERVED4[5];
  volatile uint32_t CGCFG;
  volatile const uint32_t RESERVED5[15];
  volatile uint32_t EVFLAG;
  volatile uint32_t EVFLAGCLR;
} DSD_GLOBAL_TypeDef;
# 1936 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t MODCFG;
  volatile const uint32_t RESERVED;
  volatile uint32_t DICFG;
  volatile const uint32_t RESERVED1[2];
  volatile uint32_t FCFGC;
  volatile uint32_t FCFGA;
  volatile const uint32_t RESERVED2;
  volatile uint32_t IWCTR;
  volatile const uint32_t RESERVED3;
  volatile uint32_t BOUNDSEL;
  volatile const uint32_t RESERVED4;
  volatile const uint32_t RESM;
  volatile const uint32_t RESERVED5;
  volatile uint32_t OFFM;
  volatile const uint32_t RESERVED6;
  volatile const uint32_t RESA;
  volatile const uint32_t RESERVED7[3];
  volatile const uint32_t TSTMP;
  volatile const uint32_t RESERVED8[19];
  volatile uint32_t CGSYNC;
  volatile const uint32_t RESERVED9;
  volatile uint32_t RECTCFG;
} DSD_CH_TypeDef;
# 1971 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile const uint32_t ID;
  volatile uint32_t DAC0CFG0;
  volatile uint32_t DAC0CFG1;
  volatile uint32_t DAC1CFG0;
  volatile uint32_t DAC1CFG1;
  volatile uint32_t DAC0DATA;
  volatile uint32_t DAC1DATA;
  volatile uint32_t DAC01DATA;
  volatile uint32_t DAC0PATL;
  volatile uint32_t DAC0PATH;
  volatile uint32_t DAC1PATL;
  volatile uint32_t DAC1PATH;
} DAC_GLOBAL_TypeDef;
# 1996 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t GCTRL;
  volatile const uint32_t GSTAT;
  volatile uint32_t GIDLS;
  volatile uint32_t GIDLC;
  volatile uint32_t GCSS;
  volatile uint32_t GCSC;
  volatile const uint32_t GCST;
  volatile const uint32_t RESERVED[13];
  volatile const uint32_t ECRD;
  volatile const uint32_t RESERVED1[11];
  volatile const uint32_t MIDR;
} CCU4_GLOBAL_TypeDef;
# 2020 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t INS;
  volatile uint32_t CMC;
  volatile const uint32_t TCST;
  volatile uint32_t TCSET;
  volatile uint32_t TCCLR;
  volatile uint32_t TC;
  volatile uint32_t PSL;
  volatile const uint32_t DIT;
  volatile uint32_t DITS;
  volatile uint32_t PSC;
  volatile uint32_t FPC;
  volatile uint32_t FPCS;
  volatile const uint32_t PR;
  volatile uint32_t PRS;
  volatile const uint32_t CR;
  volatile uint32_t CRS;
  volatile const uint32_t RESERVED[12];
  volatile uint32_t TIMER;
  volatile const uint32_t CV[4];
  volatile const uint32_t RESERVED1[7];
  volatile const uint32_t INTS;
  volatile uint32_t INTE;
  volatile uint32_t SRS;
  volatile uint32_t SWS;
  volatile uint32_t SWR;
} CCU4_CC4_TypeDef;
# 2058 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t GCTRL;
  volatile const uint32_t GSTAT;
  volatile uint32_t GIDLS;
  volatile uint32_t GIDLC;
  volatile uint32_t GCSS;
  volatile uint32_t GCSC;
  volatile const uint32_t GCST;
  volatile uint32_t GPCHK;
  volatile const uint32_t RESERVED[12];
  volatile const uint32_t ECRD;
  volatile const uint32_t RESERVED1[11];
  volatile const uint32_t MIDR;
} CCU8_GLOBAL_TypeDef;
# 2083 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t INS;
  volatile uint32_t CMC;
  volatile const uint32_t TCST;
  volatile uint32_t TCSET;
  volatile uint32_t TCCLR;
  volatile uint32_t TC;
  volatile uint32_t PSL;
  volatile const uint32_t DIT;
  volatile uint32_t DITS;
  volatile uint32_t PSC;
  volatile uint32_t FPC;
  volatile uint32_t FPCS;
  volatile const uint32_t PR;
  volatile uint32_t PRS;
  volatile const uint32_t CR1;
  volatile uint32_t CR1S;
  volatile const uint32_t CR2;
  volatile uint32_t CR2S;
  volatile uint32_t CHC;
  volatile uint32_t DTC;
  volatile uint32_t DC1R;
  volatile uint32_t DC2R;
  volatile const uint32_t RESERVED[6];
  volatile uint32_t TIMER;
  volatile const uint32_t CV[4];
  volatile const uint32_t RESERVED1[7];
  volatile const uint32_t INTS;
  volatile uint32_t INTE;
  volatile uint32_t SRS;
  volatile uint32_t SWS;
  volatile uint32_t SWR;
} CCU8_CC8_TypeDef;
# 2127 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t PCONF;
  volatile uint32_t PSUS;
  volatile uint32_t PRUNS;
  volatile uint32_t PRUNC;
  volatile const uint32_t PRUN;
  volatile const uint32_t RESERVED[3];
  volatile const uint32_t MIDR;
  volatile const uint32_t RESERVED1[3];
  volatile const uint32_t HALP;
  volatile uint32_t HALPS;
  volatile const uint32_t RESERVED2[2];
  volatile const uint32_t MCM;
  volatile uint32_t MCSM;
  volatile uint32_t MCMS;
  volatile uint32_t MCMC;
  volatile const uint32_t MCMF;
  volatile const uint32_t RESERVED3[3];
  volatile uint32_t QDC;
  volatile const uint32_t RESERVED4[3];
  volatile const uint32_t PFLG;
  volatile uint32_t PFLGE;
  volatile uint32_t SPFLG;
  volatile uint32_t RPFLG;
  volatile const uint32_t RESERVED5[32];
  volatile const uint32_t PDBG;
} POSIF_GLOBAL_TypeDef;
# 2165 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile uint32_t IOCR12;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile uint32_t PDR1;
  volatile const uint32_t RESERVED3[6];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT0_Type;
# 2195 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile uint32_t IOCR12;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile uint32_t PDR1;
  volatile const uint32_t RESERVED3[6];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT1_Type;
# 2225 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile uint32_t IOCR12;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile uint32_t PDR1;
  volatile const uint32_t RESERVED3[6];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT2_Type;
# 2255 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile uint32_t IOCR12;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile uint32_t PDR1;
  volatile const uint32_t RESERVED3[6];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT3_Type;
# 2285 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile const uint32_t RESERVED1[3];
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile const uint32_t RESERVED3[7];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT4_Type;
# 2312 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile const uint32_t RESERVED1[2];
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile uint32_t PDR1;
  volatile const uint32_t RESERVED3[6];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT5_Type;
# 2341 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile const uint32_t RESERVED1[3];
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[6];
  volatile uint32_t PDR0;
  volatile const uint32_t RESERVED3[7];
  volatile const uint32_t PDISC;
  volatile const uint32_t RESERVED4[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT6_Type;
# 2368 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile uint32_t IOCR12;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[14];
  volatile uint32_t PDISC;
  volatile const uint32_t RESERVED3[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT14_Type;
# 2395 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/devices/XMC4500/Include/XMC4500.h"
typedef struct {
  volatile uint32_t OUT;
  volatile uint32_t OMR;
  volatile const uint32_t RESERVED[2];
  volatile uint32_t IOCR0;
  volatile uint32_t IOCR4;
  volatile uint32_t IOCR8;
  volatile uint32_t IOCR12;
  volatile const uint32_t RESERVED1;
  volatile const uint32_t IN;
  volatile const uint32_t RESERVED2[14];
  volatile uint32_t PDISC;
  volatile const uint32_t RESERVED3[3];
  volatile uint32_t PPS;
  volatile uint32_t HWSEL;
} PORT15_Type;
# 1536 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_device.h" 2
# 101 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 2
# 178 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h"
typedef struct XMC_DRIVER_VERSION
{
  uint8_t major;
  uint8_t minor;
  uint8_t patch;
} XMC_DRIVER_VERSION_t;
# 196 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h"
void XMC_AssertHandler(const char *const msg, const char *const file, uint32_t line);
# 100 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 2







# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_ccu4_map.h" 1
# 108 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 2
# 191 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
typedef CCU4_GLOBAL_TypeDef XMC_CCU4_MODULE_t;




typedef CCU4_CC4_TypeDef XMC_CCU4_SLICE_t;




typedef enum XMC_CCU4_STATUS
{
  XMC_CCU4_STATUS_OK = 0U,
  XMC_CCU4_STATUS_ERROR,
  XMC_CCU4_STATUS_RUNNING,
  XMC_CCU4_STATUS_IDLE
} XMC_CCU4_STATUS_t;




typedef enum XMC_CCU4_CLOCK
{
  XMC_CCU4_CLOCK_SCU = 0U,
  XMC_CCU4_CLOCK_EXTERNAL_A,
  XMC_CCU4_CLOCK_EXTERNAL_B,
  XMC_CCU4_CLOCK_EXTERNAL_C
} XMC_CCU4_CLOCK_t;




typedef enum XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER
{
  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE0 = (uint32_t)0x4000000,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE0 = (uint32_t)0x4000400,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE1 = (uint32_t)0x8000000,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE1 = (uint32_t)0x8000800,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE2 = (uint32_t)0x10000000,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE2 = (uint32_t)0x10001000,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_SLICE3 = (uint32_t)0x20000000,

  XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_SW_MCSS_SLICE3 = (uint32_t)0x20002000

} XMC_CCU4_MULTI_CHANNEL_SHADOW_TRANSFER_t;




typedef enum XMC_CCU4_SLICE_MODE
{
  XMC_CCU4_SLICE_MODE_COMPARE = 0U,
  XMC_CCU4_SLICE_MODE_CAPTURE
} XMC_CCU4_SLICE_MODE_t;




typedef enum XMC_CCU4_SLICE_TIMER_COUNT_MODE
{
  XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA = 0U,
  XMC_CCU4_SLICE_TIMER_COUNT_MODE_CA
} XMC_CCU4_SLICE_TIMER_COUNT_MODE_t;




typedef enum XMC_CCU4_SLICE_TIMER_REPEAT_MODE
{
  XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT = 0U,
  XMC_CCU4_SLICE_TIMER_REPEAT_MODE_SINGLE

} XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t;




typedef enum XMC_CCU4_SLICE_TIMER_COUNT_DIR
{
  XMC_CCU4_SLICE_TIMER_COUNT_DIR_UP = 0U,
  XMC_CCU4_SLICE_TIMER_COUNT_DIR_DOWN
} XMC_CCU4_SLICE_TIMER_COUNT_DIR_t;




typedef enum XMC_CCU4_SLICE_CAP_REG_SET
{
  XMC_CCU4_SLICE_CAP_REG_SET_LOW = 0U,
  XMC_CCU4_SLICE_CAP_REG_SET_HIGH
} XMC_CCU4_SLICE_CAP_REG_SET_t;




typedef enum XMC_CCU4_SLICE_PRESCALER_MODE
{
  XMC_CCU4_SLICE_PRESCALER_MODE_NORMAL = 0U,
  XMC_CCU4_SLICE_PRESCALER_MODE_FLOAT
} XMC_CCU4_SLICE_PRESCALER_MODE_t;




typedef enum XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL
{
  XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_LOW = 0U,
  XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_HIGH
} XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t;




typedef enum XMC_CCU4_SLICE_PRESCALER
{
  XMC_CCU4_SLICE_PRESCALER_1 = 0U,
  XMC_CCU4_SLICE_PRESCALER_2,
  XMC_CCU4_SLICE_PRESCALER_4,
  XMC_CCU4_SLICE_PRESCALER_8,
  XMC_CCU4_SLICE_PRESCALER_16,
  XMC_CCU4_SLICE_PRESCALER_32,
  XMC_CCU4_SLICE_PRESCALER_64,
  XMC_CCU4_SLICE_PRESCALER_128,
  XMC_CCU4_SLICE_PRESCALER_256,
  XMC_CCU4_SLICE_PRESCALER_512,
  XMC_CCU4_SLICE_PRESCALER_1024,
  XMC_CCU4_SLICE_PRESCALER_2048,
  XMC_CCU4_SLICE_PRESCALER_4096,
  XMC_CCU4_SLICE_PRESCALER_8192,
  XMC_CCU4_SLICE_PRESCALER_16384,
  XMC_CCU4_SLICE_PRESCALER_32768
} XMC_CCU4_SLICE_PRESCALER_t;




typedef enum XMC_CCU4_SLICE_FUNCTION
{
  XMC_CCU4_SLICE_FUNCTION_START = 0U,
  XMC_CCU4_SLICE_FUNCTION_STOP,
  XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT0,

  XMC_CCU4_SLICE_FUNCTION_CAPTURE_EVENT1,

  XMC_CCU4_SLICE_FUNCTION_GATING,
  XMC_CCU4_SLICE_FUNCTION_DIRECTION,
  XMC_CCU4_SLICE_FUNCTION_LOAD,
  XMC_CCU4_SLICE_FUNCTION_COUNT,
  XMC_CCU4_SLICE_FUNCTION_OVERRIDE,
  XMC_CCU4_SLICE_FUNCTION_MODULATION,
  XMC_CCU4_SLICE_FUNCTION_TRAP
} XMC_CCU4_SLICE_FUNCTION_t;




typedef enum XMC_CCU4_SLICE_EVENT
{
  XMC_CCU4_SLICE_EVENT_NONE = 0U,
  XMC_CCU4_SLICE_EVENT_0,
  XMC_CCU4_SLICE_EVENT_1,
  XMC_CCU4_SLICE_EVENT_2
} XMC_CCU4_SLICE_EVENT_t;




typedef enum XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY
{
  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_NONE = 0U,
  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_RISING_EDGE,
  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_FALLING_EDGE,

  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_DUAL_EDGE
} XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t;




typedef enum XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY
{
  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_HIGH = 0U,
  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_ACTIVE_LOW = 1U,

  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_LOW = 0U,
  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_COUNT_UP_ON_HIGH = 1U
} XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t;




typedef enum XMC_CCU4_SLICE_EVENT_FILTER
{
  XMC_CCU4_SLICE_EVENT_FILTER_DISABLED = 0U,
  XMC_CCU4_SLICE_EVENT_FILTER_3_CYCLES,
  XMC_CCU4_SLICE_EVENT_FILTER_5_CYCLES,
  XMC_CCU4_SLICE_EVENT_FILTER_7_CYCLES
} XMC_CCU4_SLICE_EVENT_FILTER_t;





typedef uint8_t XMC_CCU4_SLICE_INPUT_t;




typedef enum XMC_CCU4_SLICE_END_MODE
{
  XMC_CCU4_SLICE_END_MODE_TIMER_STOP = 0U,
  XMC_CCU4_SLICE_END_MODE_TIMER_CLEAR,
  XMC_CCU4_SLICE_END_MODE_TIMER_STOP_CLEAR
} XMC_CCU4_SLICE_END_MODE_t;




typedef enum XMC_CCU4_SLICE_START_MODE
{
  XMC_CCU4_SLICE_START_MODE_TIMER_START = 0U,
  XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR
} XMC_CCU4_SLICE_START_MODE_t;




typedef enum XMC_CCU4_SLICE_MODULATION_MODE
{
  XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_ST_OUT = 0U,
  XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT
} XMC_CCU4_SLICE_MODULATION_MODE_t;




typedef enum XMC_CCU4_SLICE_TRAP_EXIT_MODE
{
  XMC_CCU4_SLICE_TRAP_EXIT_MODE_AUTOMATIC = 0U,
  XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW
} XMC_CCU4_SLICE_TRAP_EXIT_MODE_t;




typedef enum XMC_CCU4_SLICE_TIMER_CLEAR_MODE
{
  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_NEVER = 0U,
  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_HIGH,
  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_CAP_LOW,
  XMC_CCU4_SLICE_TIMER_CLEAR_MODE_ALWAYS
} XMC_CCU4_SLICE_TIMER_CLEAR_MODE_t;




typedef enum XMC_CCU4_SLICE_MCMS_ACTION
{
  XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR = 0U,

  XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP = 1U,


  XMC_CCU4_SLICE_MCMS_ACTION_TRANSFER_PR_CR_PCMP_DIT = 3U


} XMC_CCU4_SLICE_MCMS_ACTION_t;




typedef enum XMC_CCU4_SLICE_IRQ_ID
{
  XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH = 0U,
  XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH = 1U,
  XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP = 2U,
  XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN = 3U,
  XMC_CCU4_SLICE_IRQ_ID_EVENT0 = 8U,
  XMC_CCU4_SLICE_IRQ_ID_EVENT1 = 9U,
  XMC_CCU4_SLICE_IRQ_ID_EVENT2 = 10U,
  XMC_CCU4_SLICE_IRQ_ID_TRAP = 11U
} XMC_CCU4_SLICE_IRQ_ID_t;




typedef enum XMC_CCU4_SLICE_MULTI_IRQ_ID
{
  XMC_CCU4_SLICE_MULTI_IRQ_ID_PERIOD_MATCH = 0x1U,
  XMC_CCU4_SLICE_MULTI_IRQ_ID_ONE_MATCH = 0x2U,
  XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_UP = 0x4U,
  XMC_CCU4_SLICE_MULTI_IRQ_ID_COMPARE_MATCH_DOWN = 0x8U,
  XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT0 = 0x100U,
  XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT1 = 0x200U,
  XMC_CCU4_SLICE_MULTI_IRQ_ID_EVENT2 = 0x400U,
} XMC_CCU4_SLICE_MULTI_IRQ_ID_t;




typedef enum XMC_CCU4_SLICE_SR_ID
{
  XMC_CCU4_SLICE_SR_ID_0 = 0U,
  XMC_CCU4_SLICE_SR_ID_1,
  XMC_CCU4_SLICE_SR_ID_2,
  XMC_CCU4_SLICE_SR_ID_3
} XMC_CCU4_SLICE_SR_ID_t;




typedef enum XMC_CCU4_SHADOW_TRANSFER
{
  XMC_CCU4_SHADOW_TRANSFER_SLICE_0 = (0x1UL),


  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_0 = (0x2UL),

  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_0 = (0x4UL),

  XMC_CCU4_SHADOW_TRANSFER_SLICE_1 = (0x10UL),


  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_1 = (0x20UL),

  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_1 = (0x40UL),

  XMC_CCU4_SHADOW_TRANSFER_SLICE_2 = (0x100UL),


  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_2 = (0x200UL),

  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_2 = (0x400UL),

  XMC_CCU4_SHADOW_TRANSFER_SLICE_3 = (0x1000UL),


  XMC_CCU4_SHADOW_TRANSFER_DITHER_SLICE_3 = (0x2000UL),

  XMC_CCU4_SHADOW_TRANSFER_PRESCALER_SLICE_3 = (0x4000UL)

} XMC_CCU4_SHADOW_TRANSFER_t;
# 608 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
typedef enum XMC_CCU4_SLICE_MASK
{
  XMC_CCU4_SLICE_MASK_SLICE_0 = 1U,
  XMC_CCU4_SLICE_MASK_SLICE_1 = 2U,
  XMC_CCU4_SLICE_MASK_SLICE_2 = 4U,
  XMC_CCU4_SLICE_MASK_SLICE_3 = 8U
} XMC_CCU4_SLICE_MASK_t;




typedef enum XMC_CCU4_SUSPEND_MODE
{
  XMC_CCU4_SUSPEND_MODE_IGNORE = 0 << (8UL),
  XMC_CCU4_SUSPEND_MODE_STOPS_INMEDIATELLY = 1 << (8UL),
  XMC_CCU4_SUSPEND_MODE_SAFE_STOP = 2 << (8UL),
  XMC_CCU4_SUSPEND_MODE_WAIT_ROLL_OVER = 3 << (8UL)
} XMC_CCU4_SUSPEND_MODE_t;





typedef enum XMC_CCU4_SLICE_STATUS_BIT
{
  XMC_CCU4_SLICE_STATUS_BIT_PASSIVE = 
# 633 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
                                     0
# 633 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                                          ,
  XMC_CCU4_SLICE_STATUS_BIT_ACTIVE = 
# 634 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
                                     1

# 635 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
} XMC_CCU4_SLICE_STATUS_BIT_t;
# 647 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
typedef struct XMC_CCU4_SLICE_EVENT_CONFIG
{
  XMC_CCU4_SLICE_INPUT_t mapped_input;
  XMC_CCU4_SLICE_EVENT_EDGE_SENSITIVITY_t edge;

  XMC_CCU4_SLICE_EVENT_LEVEL_SENSITIVITY_t level;

  XMC_CCU4_SLICE_EVENT_FILTER_t duration;
} XMC_CCU4_SLICE_EVENT_CONFIG_t;
# 669 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
typedef struct XMC_CCU4_SLICE_COMPARE_CONFIG
{
  union
  {
    struct
    {
      uint32_t timer_mode : 1;

      uint32_t monoshot : 1;

      uint32_t shadow_xfer_clear : 1;
      uint32_t : 10;
      uint32_t dither_timer_period: 1;
      uint32_t dither_duty_cycle : 1;
      uint32_t : 1;
      uint32_t prescaler_mode: 1;

      uint32_t : 8;
      uint32_t mcm_enable : 1;
      uint32_t : 6;
    };
    uint32_t tc;
  };
  uint32_t prescaler_initval : 4;

  uint32_t float_limit : 4;
  uint32_t dither_limit : 4;
  uint32_t passive_level : 1;

  uint32_t timer_concatenation : 1;
} XMC_CCU4_SLICE_COMPARE_CONFIG_t;





typedef struct XMC_CCU4_SLICE_CAPTURE_CONFIG
{
  union
  {
    struct
    {
      uint32_t : 4;
      uint32_t fifo_enable : 1;
      uint32_t timer_clear_mode : 2;

      uint32_t : 4;
      uint32_t same_event : 1;
      uint32_t ignore_full_flag : 1;
      uint32_t : 3;
      uint32_t prescaler_mode: 1;
      uint32_t : 15;
    };
    uint32_t tc;
  };
  uint32_t prescaler_initval : 4;
  uint32_t float_limit : 4;
  uint32_t timer_concatenation : 1;
} XMC_CCU4_SLICE_CAPTURE_CONFIG_t;
# 742 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline 
# 742 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
               _Bool 
# 742 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                    XMC_CCU4_IsValidModule(const XMC_CCU4_MODULE_t *const module)
{
  
# 744 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
 _Bool 
# 744 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
      tmp = 
# 744 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
            0
# 744 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                 ;

  tmp = (module == ((CCU4_GLOBAL_TypeDef *) 0x4000C000UL));


  tmp = tmp || (module == ((CCU4_GLOBAL_TypeDef *) 0x40010000UL));



  tmp = tmp || (module == ((CCU4_GLOBAL_TypeDef *) 0x40014000UL));



  tmp = tmp || (module == ((CCU4_GLOBAL_TypeDef *) 0x48004000UL));


  return tmp;
}

static inline 
# 763 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
               _Bool 
# 763 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                    XMC_CCU4_IsValidSlice(const XMC_CCU4_SLICE_t *const slice)
{
  
# 765 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
 _Bool 
# 765 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
      tmp = 
# 765 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
            0
# 765 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                 ;

  tmp = (slice == ((CCU4_CC4_TypeDef *) 0x4000C100UL));

  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x4000C200UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x4000C300UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x4000C400UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40010100UL));

  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40010200UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40010300UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40010400UL));



  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40014100UL));

  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40014200UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40014300UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x40014400UL));



  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x48004100UL));

  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x48004200UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x48004300UL));


  tmp = tmp || (slice == ((CCU4_CC4_TypeDef *) 0x48004400UL));



  return tmp;
}
# 833 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action);
# 849 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SetModuleClock(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_CLOCK_t clock);
# 864 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module);
# 880 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_DisableModule(XMC_CCU4_MODULE_t *const module);
# 897 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_StartPrescaler(XMC_CCU4_MODULE_t *const module)
{
  ;
  module->GIDLC = (uint32_t) (0x100UL);
}
# 917 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_StopPrescaler(XMC_CCU4_MODULE_t *const module)
{
  ;
  module->GIDLS = (uint32_t) (0x100UL);
}
# 936 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline 
# 936 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
               _Bool 
# 936 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                    XMC_CCU4_IsPrescalerRunning(XMC_CCU4_MODULE_t *const module)
{
  ;
  return ((
# 939 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
          _Bool
# 939 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
              )((module->GSTAT & (uint32_t) (0x100UL)) == (uint32_t)(0x100UL)));
}
# 959 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_EnableMultipleClocks(XMC_CCU4_MODULE_t *const module, const uint8_t clock_mask)
{
  ;
  ;

  module->GIDLC = (uint32_t) clock_mask;
}
# 983 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_EnableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
  ;
  ;

  module->GIDLC = ((uint32_t) 1) << slice_number;
}
# 1008 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_DisableClock(XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
  ;
  ;

  module->GIDLS = ((uint32_t) 1) << slice_number;
}
# 1028 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SetSuspendMode(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SUSPEND_MODE_t mode)
{
  ;
  module->GCTRL = (module->GCTRL & (uint32_t)~(0x300UL)) | mode;
}
# 1050 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init);
# 1068 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init);
# 1087 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_StartConfig(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_EVENT_t event,
                                const XMC_CCU4_SLICE_START_MODE_t start_mode);
# 1106 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_StopConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_EVENT_t event,
                               const XMC_CCU4_SLICE_END_MODE_t end_mode);
# 1125 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_LoadConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
# 1147 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_ModulationConfig(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_EVENT_t event,
                                     const XMC_CCU4_SLICE_MODULATION_MODE_t mod_mode,
                                     const 
# 1150 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
                                          _Bool 
# 1150 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                                               synch_with_pwm);
# 1167 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_CountConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
# 1183 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_GateConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
# 1199 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
# 1215 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
# 1230 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline 
# 1230 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
               _Bool 
# 1230 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                    XMC_CCU4_SLICE_IsExtendedCapReadEnabled(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((
# 1233 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
          _Bool
# 1233 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
              )((slice->TC & (uint32_t) (0x10UL)) == (uint32_t)(0x10UL)));
}
# 1256 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
int32_t XMC_CCU4_GetCapturedValueFromFifo(const XMC_CCU4_MODULE_t *const module, const uint8_t slice_number);
# 1294 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_DirectionConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event);
# 1309 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_StatusBitOverrideConfig(XMC_CCU4_SLICE_t *const slice);
# 1328 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_TrapConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_TRAP_EXIT_MODE_t exit_mode,
                               
# 1330 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
                              _Bool 
# 1330 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                                   synch_with_pwm);
# 1350 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev1_config,
    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev2_config);
# 1373 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config);
# 1396 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_SetInput(XMC_CCU4_SLICE_t *const slice,
                             const XMC_CCU4_SLICE_EVENT_t event,
                             const XMC_CCU4_SLICE_INPUT_t input);
# 1415 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_EnableTrap(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC |= (uint32_t) (0x20000UL);
}
# 1435 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_DisableTrap(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC &= ~((uint32_t) (0x20000UL));
}
# 1452 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline 
# 1452 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
               _Bool 
# 1452 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                    XMC_CCU4_SLICE_IsTimerRunning(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return (
# 1455 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
         _Bool
# 1455 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
             )(((slice->TCST) & (0x1UL)) == (0x1UL));
}
# 1471 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline XMC_CCU4_SLICE_TIMER_COUNT_DIR_t XMC_CCU4_SLICE_GetCountingDir(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((XMC_CCU4_SLICE_TIMER_COUNT_DIR_t)(((slice->TCST) & (0x2UL)) >> (1UL)));
}
# 1490 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_StartTimer(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TCSET = (0x1UL);
}
# 1508 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_StopTimer(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TCCLR = (uint32_t) (0x1UL);
}
# 1527 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_ClearTimer(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TCCLR = (uint32_t) (0x2UL);
}
# 1544 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_StopClearTimer(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TCCLR = (0x1UL) | (0x2UL);
}
# 1565 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline XMC_CCU4_SLICE_MODE_t XMC_CCU4_SLICE_GetSliceMode(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((XMC_CCU4_SLICE_MODE_t)(((slice->TC) & (0x8UL)) >> (3UL)));
}
# 1585 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_SetTimerRepeatMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t mode);
# 1602 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t XMC_CCU4_SLICE_GetTimerRepeatMode(
  const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t)(((slice->TC) & (0x2UL)) >> (1UL)));
}
# 1625 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_SetTimerCountingMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_COUNT_MODE_t mode);
# 1639 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline XMC_CCU4_SLICE_TIMER_COUNT_MODE_t XMC_CCU4_SLICE_GetTimerCountingMode(
  const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((XMC_CCU4_SLICE_TIMER_COUNT_MODE_t)(((slice->TC) & (0x1UL)) >> (0UL)));
}
# 1662 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_SetTimerPeriodMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t period_val)
{
  ;
  slice->PRS = (uint32_t) period_val;
}
# 1687 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline uint16_t XMC_CCU4_SLICE_GetTimerPeriodMatch(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((uint16_t)slice->PR);
}
# 1710 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_SetTimerCompareMatch(XMC_CCU4_SLICE_t *const slice, const uint16_t compare_val)
{
  ;
  slice->CRS = (uint32_t) compare_val;
}
# 1736 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline uint16_t XMC_CCU4_SLICE_GetTimerCompareMatch(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((uint16_t)slice->CR);
}
# 1764 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_EnableShadowTransfer(XMC_CCU4_MODULE_t *const module, const uint32_t shadow_transfer_msk)
{
  ;
  module->GCSS = (uint32_t)shadow_transfer_msk;
}
# 1782 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline uint16_t XMC_CCU4_SLICE_GetTimerValue(const XMC_CCU4_SLICE_t *const slice)
{
  ;
  return ((uint16_t)slice->TIMER);
}
# 1803 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_SetTimerValue(XMC_CCU4_SLICE_t *const slice, const uint16_t timer_val)
{
  ;
  slice->TIMER = (uint32_t) timer_val;
}
# 1832 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_EnableDithering(XMC_CCU4_SLICE_t *const slice,
                                    const 
# 1833 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
                                         _Bool 
# 1833 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                                              period_dither,
                                    const 
# 1834 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
                                         _Bool 
# 1834 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                                              duty_dither,
                                    const uint8_t spread);
# 1850 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_DisableDithering(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC &= ~((uint32_t) (0x6000UL));
}
# 1871 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_EnableFloatingPrescaler(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC |= (uint32_t) (0x10000UL);
}
# 1890 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_DisableFloatingPrescaler(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC &= ~((uint32_t) (0x10000UL));
}
# 1913 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_SetDitherCompareValue(XMC_CCU4_SLICE_t *const slice, const uint8_t comp_val)
{
  ;
  slice->DITS = comp_val;
}
# 1934 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t div_val);
# 1948 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline XMC_CCU4_SLICE_PRESCALER_t XMC_CCU4_SLICE_GetPrescaler(XMC_CCU4_SLICE_t *const slice)
{
  ;

  return (XMC_CCU4_SLICE_PRESCALER_t)slice->PSC;
}
# 1972 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_SetFloatingPrescalerCompareValue(XMC_CCU4_SLICE_t *const slice,
    const uint8_t cmp_val)
{
  ;

  slice->FPCS = (uint32_t) cmp_val;
}
# 1995 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_EnableMultiChannelMode(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC |= (uint32_t) (0x2000000UL);
}
# 2013 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_DisableMultiChannelMode(XMC_CCU4_SLICE_t *const slice)
{
  ;
  slice->TC &= ~((uint32_t) (0x2000000UL));
}
# 2035 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SetMultiChannelShadowTransferMode(XMC_CCU4_MODULE_t *const module, const uint32_t slice_mode_msk);
# 2055 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
uint32_t XMC_CCU4_SLICE_GetCaptureRegisterValue(const XMC_CCU4_SLICE_t *const slice, const uint8_t reg_num);
# 2076 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
XMC_CCU4_STATUS_t XMC_CCU4_SLICE_GetLastCapturedTimerValue(const XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_CAP_REG_SET_t set,
    uint32_t *val_ptr);
# 2095 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_EnableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  ;
  ;
  slice->INTE |= ((uint32_t) 1) << ((uint32_t) event);
}
# 2120 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_EnableMultipleEvents(XMC_CCU4_SLICE_t *const slice, const uint16_t intr_mask)
{
  ;
  slice->INTE |= (uint32_t)intr_mask;
}
# 2140 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_DisableEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  ;
  ;
  slice->INTE &= ~(((uint32_t) 1) << ((uint32_t) event));
}
# 2164 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_DisableMultipleEvents(XMC_CCU4_SLICE_t *const slice, const uint16_t mask)
{
  ;
  slice->INTE &= ~((uint32_t) mask);
}
# 2184 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_SetEvent(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  ;
  ;
  slice->SWS = ((uint32_t) 1) << ((uint32_t) event);
}
# 2203 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline void XMC_CCU4_SLICE_ClearEvent(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  ;
  ;
  slice->SWR = ((uint32_t) 1) << ((uint32_t) event);
}
# 2225 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline 
# 2225 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h" 3 4
               _Bool 
# 2225 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
                    XMC_CCU4_SLICE_GetEvent(const XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_IRQ_ID_t event)
{
  ;
  ;

  return (((uint32_t)(slice->INTS & ((uint32_t)1 << (uint32_t)event))) != 0U);
}
# 2247 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr);
# 2265 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
void XMC_CCU4_SLICE_SetPassiveLevel(XMC_CCU4_SLICE_t *const slice,
                                    const XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t level);
# 2461 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_ccu4.h"
static inline XMC_CCU4_SLICE_STATUS_BIT_t XMC_CCU4_GetSliceStatusBit(XMC_CCU4_MODULE_t *const module, uint8_t slice_number)
{
  return (XMC_CCU4_SLICE_STATUS_BIT_t)((module->GCST & ((0x10000UL) << slice_number)) ? 1 : 0);
}
# 78 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 2


# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h" 1
# 76 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_common.h" 1
# 77 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h" 2
# 178 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
typedef enum XMC_SCU_STATUS
{
  XMC_SCU_STATUS_OK = 0UL,
  XMC_SCU_STATUS_ERROR,
  XMC_SCU_STATUS_BUSY,


} XMC_SCU_STATUS_t;
# 195 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
# 204 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
# 1 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 1
# 183 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_CCU_TRIGGER
{

  XMC_SCU_CCU_TRIGGER_CCU40 = (0x1UL),



  XMC_SCU_CCU_TRIGGER_CCU41 = (0x2UL),



  XMC_SCU_CCU_TRIGGER_CCU42 = (0x4UL),



  XMC_SCU_CCU_TRIGGER_CCU43 = (0x8UL),



  XMC_SCU_CCU_TRIGGER_CCU80 = (0x100UL),



  XMC_SCU_CCU_TRIGGER_CCU81 = (0x200UL)


} XMC_SCU_CCU_TRIGGER_t;







typedef enum XMC_SCU_TRAP
{
  XMC_SCU_TRAP_OSC_WDG = (0x1UL),
  XMC_SCU_TRAP_VCO_LOCK = (0x4UL),
  XMC_SCU_TRAP_USB_VCO_LOCK = (0x8UL),
  XMC_SCU_TRAP_PARITY_ERROR = (0x10UL),
  XMC_SCU_TRAP_BROWNOUT = (0x20UL),
  XMC_SCU_TRAP_ULP_WDG = (0x40UL),
  XMC_SCU_TRAP_PER_BRIDGE0 = (0x80UL),
  XMC_SCU_TRAP_PER_BRIDGE1 = (0x100UL),
# 236 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
} XMC_SCU_TRAP_t;
# 245 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_PARITY
{
  XMC_SCU_PARITY_PSRAM_MEM = (0x1UL),
  XMC_SCU_PARITY_DSRAM1_MEM = (0x2UL),

  XMC_SCU_PARITY_DSRAM2_MEM = (0x4UL),

  XMC_SCU_PARITY_USIC0_MEM = (0x100UL),

  XMC_SCU_PARITY_USIC1_MEM = (0x200UL),


  XMC_SCU_PARITY_USIC2_MEM = (0x400UL),

  XMC_SCU_PARITY_MCAN_MEM = (0x1000UL),
  XMC_SCU_PARITY_PMU_MEM = (0x2000UL),
  XMC_SCU_PARITY_USB_MEM = (0x10000UL),

  XMC_SCU_PARITY_ETH_TXMEM = (0x20000UL),


  XMC_SCU_PARITY_ETH_RXMEM = (0x40000UL),


  XMC_SCU_PARITY_SDMMC_MEM0 = (0x80000UL),


  XMC_SCU_PARITY_SDMMC_MEM1 = (0x100000UL),




} XMC_SCU_PARITY_t;







typedef enum XMC_SCU_RESET_REASON
{
  XMC_SCU_RESET_REASON_PORST = (1UL << (0UL)),
  XMC_SCU_RESET_REASON_SWD = (2UL << (0UL)),
  XMC_SCU_RESET_REASON_PV = (4UL << (0UL)),
  XMC_SCU_RESET_REASON_SW = (8UL << (0UL)),
  XMC_SCU_RESET_REASON_LOCKUP = (16UL << (0UL)),
  XMC_SCU_RESET_REASON_WATCHDOG = (32UL << (0UL)),
  XMC_SCU_RESET_REASON_PARITY_ERROR = (128UL << (0UL)),
} XMC_SCU_RESET_REASON_t;






typedef uint32_t XMC_SCU_INTERRUPT_EVENT_t;
# 312 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_NMIREQ
{
  XMC_SCU_NMIREQ_WDT_WARN = (0x1UL),
  XMC_SCU_NMIREQ_RTC_PI = (0x2UL),
  XMC_SCU_NMIREQ_RTC_AI = (0x4UL),
  XMC_SCU_NMIREQ_ERU0_0 = (0x10000UL),
  XMC_SCU_NMIREQ_ERU0_1 = (0x20000UL),
  XMC_SCU_NMIREQ_ERU0_2 = (0x40000UL),
  XMC_SCU_NMIREQ_ERU0_3 = (0x80000UL)
} XMC_SCU_NMIREQ_t;
# 331 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_PERIPHERAL_RESET
{
  XMC_SCU_PERIPHERAL_RESET_VADC = (0x1UL),

  XMC_SCU_PERIPHERAL_RESET_DSD = (0x2UL),

  XMC_SCU_PERIPHERAL_RESET_CCU40 = (0x4UL),

  XMC_SCU_PERIPHERAL_RESET_CCU41 = (0x8UL),


  XMC_SCU_PERIPHERAL_RESET_CCU42 = (0x10UL),


  XMC_SCU_PERIPHERAL_RESET_CCU80 = (0x80UL),


  XMC_SCU_PERIPHERAL_RESET_CCU81 = (0x100UL),


  XMC_SCU_PERIPHERAL_RESET_POSIF0 = (0x200UL),


  XMC_SCU_PERIPHERAL_RESET_POSIF1 = (0x400UL),

  XMC_SCU_PERIPHERAL_RESET_USIC0 = (0x800UL),
  XMC_SCU_PERIPHERAL_RESET_ERU1 = (0x10000UL),




  XMC_SCU_PERIPHERAL_RESET_CCU43 = ((0x1UL) | 0x10000000UL),


  XMC_SCU_PERIPHERAL_RESET_LEDTS0 = ((0x8UL) | 0x10000000UL),


  XMC_SCU_PERIPHERAL_RESET_MCAN = ((0x10UL) | 0x10000000UL),


  XMC_SCU_PERIPHERAL_RESET_DAC = ((0x20UL) | 0x10000000UL),


  XMC_SCU_PERIPHERAL_RESET_SDMMC = ((0x40UL) | 0x10000000UL),


  XMC_SCU_PERIPHERAL_RESET_USIC1 = ((0x80UL) | 0x10000000UL),


  XMC_SCU_PERIPHERAL_RESET_USIC2 = ((0x100UL) | 0x10000000UL),

  XMC_SCU_PERIPHERAL_RESET_PORTS = ((0x200UL) | 0x10000000UL),
  XMC_SCU_PERIPHERAL_RESET_WDT = ((0x2UL) | 0x20000000UL),

  XMC_SCU_PERIPHERAL_RESET_ETH0 = ((0x4UL) | 0x20000000UL),

  XMC_SCU_PERIPHERAL_RESET_GPDMA0 = ((0x10UL) | 0x20000000UL),

  XMC_SCU_PERIPHERAL_RESET_GPDMA1 = ((0x20UL) | 0x20000000UL),


  XMC_SCU_PERIPHERAL_RESET_FCE = ((0x40UL) | 0x20000000UL),


  XMC_SCU_PERIPHERAL_RESET_USB0 = ((0x80UL) | 0x20000000UL),





  XMC_SCU_PERIPHERAL_RESET_EBU = ((0x4UL) | 0x30000000UL)

} XMC_SCU_PERIPHERAL_RESET_t;






typedef enum XMC_SCU_CLOCK
{
  XMC_SCU_CLOCK_USB = (0x1UL),

  XMC_SCU_CLOCK_MMC = (0x2UL),


  XMC_SCU_CLOCK_ETH = (0x4UL),


  XMC_SCU_CLOCK_EBU = (0x8UL),

  XMC_SCU_CLOCK_CCU = (0x10UL),
  XMC_SCU_CLOCK_WDT = (0x20UL)
} XMC_SCU_CLOCK_t;
# 513 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_CLOCK_SYSCLKSRC
{
  XMC_SCU_CLOCK_SYSCLKSRC_OFI = (0UL << (16UL)),

  XMC_SCU_CLOCK_SYSCLKSRC_PLL = (1UL << (16UL))

} XMC_SCU_CLOCK_SYSCLKSRC_t;






typedef enum XMC_SCU_CLOCK_SYSPLLCLKSRC
{
  XMC_SCU_CLOCK_SYSPLLCLKSRC_OSCHP = 0UL,

  XMC_SCU_CLOCK_SYSPLLCLKSRC_OFI = (0x1UL) | (0x100UL)

} XMC_SCU_CLOCK_SYSPLLCLKSRC_t;







typedef enum XMC_SCU_CLOCK_USBCLKSRC
{
  XMC_SCU_CLOCK_USBCLKSRC_USBPLL = (0UL << (16UL)),

  XMC_SCU_CLOCK_USBCLKSRC_SYSPLL = (1UL << (16UL))

} XMC_SCU_CLOCK_USBCLKSRC_t;
# 564 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_CLOCK_WDTCLKSRC
{
  XMC_SCU_CLOCK_WDTCLKSRC_OFI = (0UL << (16UL)),

  XMC_SCU_CLOCK_WDTCLKSRC_STDBY = (1UL << (16UL)),

  XMC_SCU_CLOCK_WDTCLKSRC_PLL = (2UL << (16UL))

} XMC_SCU_CLOCK_WDTCLKSRC_t;






typedef enum XMC_SCU_CLOCK_EXTOUTCLKSRC
{
  XMC_SCU_CLOCK_EXTOUTCLKSRC_SYS = (0UL << (0UL)),

  XMC_SCU_CLOCK_EXTOUTCLKSRC_USB = (2UL << (0UL)),

  XMC_SCU_CLOCK_EXTOUTCLKSRC_PLL = (3UL << (0UL)),





} XMC_SCU_CLOCK_EXTOUTCLKSRC_t;






typedef enum XMC_SCU_HIB_RTCCLKSRC
{
  XMC_SCU_HIB_RTCCLKSRC_OSI = (0UL << (6UL)),

  XMC_SCU_HIB_RTCCLKSRC_ULP = (1UL << (6UL))

} XMC_SCU_HIB_RTCCLKSRC_t;






typedef enum XMC_SCU_HIB_STDBYCLKSRC
{
  XMC_SCU_HIB_STDBYCLKSRC_OSI = (0UL << (7UL)),


  XMC_SCU_HIB_STDBYCLKSRC_OSCULP = (1UL << (7UL))


} XMC_SCU_HIB_STDBYCLKSRC_t;





typedef enum XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE
{
  XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_FACTORY = 0UL,

  XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_AUTOMATIC = 1UL
} XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t;







typedef enum XMC_SCU_BOOTMODE
{
  XMC_SCU_BOOTMODE_NORMAL = (0UL << (8UL)),
  XMC_SCU_BOOTMODE_ASC_BSL = (1UL << (8UL)),
  XMC_SCU_BOOTMODE_BMI = (2UL << (8UL)),

  XMC_SCU_BOOTMODE_CAN_BSL = (3UL << (8UL)),
  XMC_SCU_BOOTMODE_PSRAM_BOOT = (4UL << (8UL)),
  XMC_SCU_BOOTMODE_ABM0 = (8UL << (8UL)),

  XMC_SCU_BOOTMODE_ABM1 = (12UL << (8UL)),

  XMC_SCU_BOOTMODE_FABM = (14UL << (8UL)),

} XMC_SCU_BOOTMODE_t;







typedef enum XMC_SCU_CLOCK_SYSPLL_MODE
{
  XMC_SCU_CLOCK_SYSPLL_MODE_DISABLED,
  XMC_SCU_CLOCK_SYSPLL_MODE_NORMAL,
  XMC_SCU_CLOCK_SYSPLL_MODE_PRESCALAR
} XMC_SCU_CLOCK_SYSPLL_MODE_t;
# 681 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_CLOCK_SLEEP_MODE_CONFIG
{
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_SYSCLK_FPLL = (0x1UL),

  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_USB = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_USB = (0x10000UL),


  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_SDMMC = (0x20000UL),


  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_ETH = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_ETH = (0x40000UL),


  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLE_EBU = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_EBU = (0x80000UL),

  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_CCU = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_CCU = (0x100000UL),
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_DISABLED_WDT = 0,
  XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_ENABLE_WDT = (0x200000UL),
} XMC_SCU_CLOCK_SLEEP_MODE_CONFIG_t;
# 724 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef enum XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG
{
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FOFI = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_SYSCLK_FPLL = (0x3UL),
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_FLASH_POWERDOWN = (0x800UL),
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_PLL_POWERDOWN = (0x1000UL),
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_VCO_POWERDOWN = (0x2000UL),

  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_USB = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_USB = (0x10000UL),


  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_SDMMC = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_SDMMC = (0x20000UL),


  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_ETH = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_ETH = (0x40000UL),


  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_EBU = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_EBU = (0x80000UL),

  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_CCU = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_CCU = (0x100000UL),
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_DISABLE_WDT = 0,
  XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_ENABLE_WDT = (0x200000UL),
} XMC_SCU_CLOCK_DEEPSLEEP_MODE_CONFIG_t;




typedef enum XMC_SCU_POWER_EVR_STATUS
{
  XMC_SCU_POWER_EVR_STATUS_OK = 0,
  XMC_SCU_POWER_EVR_STATUS_EVR13_OVERVOLTAGE = (0x2UL)
} XMC_SCU_POWER_EVR_STATUS_t;




typedef enum XMC_SCU_HIB_CTRL_STATUS
{
  XMC_SCU_HIB_CTRL_STATUS_NO_ACTIVE = 0,
  XMC_SCU_HIB_CTRL_STATUS_ACTIVE = (0x10UL),
} XMC_SCU_HIB_CTRL_STATUS_t;




typedef enum XMC_SCU_HIB_EVENT
{
  XMC_SCU_HIB_EVENT_WAKEUP_ON_POS_EDGE = (0x1UL),
  XMC_SCU_HIB_EVENT_WAKEUP_ON_NEG_EDGE = (0x2UL),
  XMC_SCU_HIB_EVENT_WAKEUP_ON_RTC = (0x4UL),
  XMC_SCU_HIB_EVENT_ULPWDG = (0x8UL),
# 790 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
} XMC_SCU_HIB_EVENT_t;




typedef enum XMC_SCU_HIB_IO
{
  XMC_SCU_HIB_IO_0 = 0,


  XMC_SCU_HIB_IO_1 = 1



} XMC_SCU_HIB_IO_t;




typedef enum XMC_SCU_HIB_PIN_MODE
{
  XMC_SCU_HIB_PIN_MODE_INPUT_PULL_NONE = 0 << (16UL),
  XMC_SCU_HIB_PIN_MODE_INPUT_PULL_DOWN = 1 << (16UL),
  XMC_SCU_HIB_PIN_MODE_INPUT_PULL_UP = 2 << (16UL),
  XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_HIBCTRL = 8 << (16UL),
  XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_WDTSRV = 9 << (16UL),
  XMC_SCU_HIB_PIN_MODE_OUTPUT_PUSH_PULL_GPIO = 10 << (16UL),
  XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_HIBCTRL = 12 << (16UL),
  XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_WDTSRV = 13 << (16UL),
  XMC_SCU_HIB_PIN_MODE_OUTPUT_OPEN_DRAIN_GPIO = 14 << (16UL),
} XMC_SCU_HIB_PIN_MODE_t;




typedef enum XMC_SCU_HIB_IO_OUTPUT_LEVEL
{
  XMC_SCU_HIB_IO_OUTPUT_LEVEL_LOW = 0 << (12UL),
  XMC_SCU_HIB_IO_OUTPUT_LEVEL_HIGH = 1 << (12UL)
} XMC_SCU_HIB_IO_OUTPUT_LEVEL_t;




typedef enum XMC_SCU_HIB_HIBERNATE_MODE
{
  XMC_SCU_HIB_HIBERNATE_MODE_EXTERNAL = 0,



} XMC_SCU_HIB_HIBERNATE_MODE_t;




typedef enum XMC_SCU_HIB_SR0_INPUT
{
  XMC_SCU_HIB_SR0_INPUT_HIB_IO_0 = (0x400UL),

  XMC_SCU_HIB_SR0_INPUT_HIB_IO_1 = 0,




} XMC_SCU_HIB_SR0_INPUT_t;
# 927 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
typedef struct XMC_SCU_CLOCK_SYSPLL_CONFIG
{
  uint8_t n_div;
  uint8_t p_div;
  uint8_t k_div;
  XMC_SCU_CLOCK_SYSPLL_MODE_t mode;
  XMC_SCU_CLOCK_SYSPLLCLKSRC_t clksrc;
} XMC_SCU_CLOCK_SYSPLL_CONFIG_t;






typedef struct XMC_SCU_CLOCK_CONFIG
{
  XMC_SCU_CLOCK_SYSPLL_CONFIG_t syspll_config;
  
# 944 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
 _Bool 
# 944 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
                                       enable_oschp;

  
# 946 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
 _Bool 
# 946 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
                                       enable_osculp;

  XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t calibration_mode;
  XMC_SCU_HIB_STDBYCLKSRC_t fstdby_clksrc;
  XMC_SCU_CLOCK_SYSCLKSRC_t fsys_clksrc;
  uint8_t fsys_clkdiv;
  uint8_t fcpu_clkdiv;
  uint8_t fccu_clkdiv;
  uint8_t fperipheral_clkdiv;
} const XMC_SCU_CLOCK_CONFIG_t;




typedef enum XMC_SCU_POWER_MODE_t
{
  XMC_SCU_POWER_MODE_SLEEP = 0,
  XMC_SCU_POWER_MODE_DEEPSLEEP = (1UL << 2U)
} XMC_SCU_POWER_MODE_t;
# 991 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_EnableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
# 1008 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_DisableOutOfRangeComparator(const uint32_t group, const uint32_t channel);
# 1020 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_EnableTemperatureSensor(void);
# 1032 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_DisableTemperatureSensor(void);
# 1046 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 1046 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 1046 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_IsTemperatureSensorEnabled(void);
# 1078 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CalibrateTemperatureSensor(uint32_t offset, uint32_t gain);
# 1102 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
XMC_SCU_STATUS_t XMC_SCU_StartTemperatureMeasurement(void);
# 1118 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_GetTemperatureMeasurement(void);
# 1131 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 1131 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 1131 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_IsTemperatureSensorBusy(void);
# 1145 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 1145 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 1145 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_IsTemperatureSensorReady(void);
# 1217 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_GetBootMode(void);
# 1239 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_SetBootMode(const XMC_SCU_BOOTMODE_t mode);
# 1255 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_ReadGPR(const uint32_t index);
# 1272 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_WriteGPR(const uint32_t index, const uint32_t data);
# 1295 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_WriteToRetentionMemory(uint32_t address, uint32_t data);
# 1317 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_ReadFromRetentionMemory(uint32_t address);
# 1334 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_INTERRUPT_EnableNmiRequest(const uint32_t request);
# 1350 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_INTERRUPT_DisableNmiRequest(const uint32_t request);
# 1366 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_TRAP_Enable(const uint32_t trap);
# 1382 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_TRAP_Disable(const uint32_t trap);
# 1400 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_TRAP_ClearStatus(const uint32_t trap);
# 1417 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_TRAP_GetStatus(void);
# 1437 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_TRAP_Trigger(const uint32_t trap);
# 1458 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_RESET_AssertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
# 1480 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_RESET_DeassertPeripheralReset(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
# 1498 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 1498 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 1498 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_RESET_IsPeripheralResetAsserted(const XMC_SCU_PERIPHERAL_RESET_t peripheral);
# 1518 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_PARITY_ClearStatus(const uint32_t memory);
# 1537 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_PARITY_Enable(const uint32_t memory);
# 1553 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_PARITY_Disable(const uint32_t memory);
# 1572 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_PARITY_EnableTrapGeneration(const uint32_t memory);
# 1589 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_PARITY_DisableTrapGeneration(const uint32_t memory);
# 1605 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_PARITY_GetStatus(void);
# 1622 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_PARITY_OverrideParityBitLogic(uint32_t memory)
{
  ((SCU_PARITY_TypeDef *) 0x5000413CUL)->MCHKCON = memory;
}
# 1640 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_PARITY_SelectMemoryTest(const XMC_SCU_PARITY_t memory)
{
  ((SCU_PARITY_TypeDef *) 0x5000413CUL)->PMTSR = memory;
}
# 1657 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_PARITY_SetParityWriteValue(uint8_t write_value)
{
  ((SCU_PARITY_TypeDef *) 0x5000413CUL)->PMTPR = ((write_value << (0UL)) & (0xffUL));
}
# 1672 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint8_t XMC_SCU_PARITY_GetParityReadValue(void)
{
  return ((((SCU_PARITY_TypeDef *) 0x5000413CUL)->PMTPR & (0xff00UL)) >> (8UL));
}
# 1694 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableClock(const XMC_SCU_CLOCK_t clock);
# 1713 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableClock(const XMC_SCU_CLOCK_t clock);
# 1730 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 1730 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 1730 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_CLOCK_IsClockEnabled(const XMC_SCU_CLOCK_t clock);
# 1749 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetSystemClockSource(const XMC_SCU_CLOCK_SYSCLKSRC_t source);
# 1763 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_CLOCK_SYSCLKSRC_t XMC_SCU_CLOCK_GetSystemClockSource(void)
{
  return (XMC_SCU_CLOCK_SYSCLKSRC_t)(((SCU_CLK_TypeDef *) 0x50004600UL)->SYSCLKCR & (0x10000UL));
}
# 1784 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetUsbClockSource(const XMC_SCU_CLOCK_USBCLKSRC_t source);
# 1798 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_CLOCK_USBCLKSRC_t XMC_SCU_CLOCK_GetUsbClockSource(void)
{
  return (XMC_SCU_CLOCK_USBCLKSRC_t)(((SCU_CLK_TypeDef *) 0x50004600UL)->USBCLKCR & (0x10000UL));
}
# 1822 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetWdtClockSource(const XMC_SCU_CLOCK_WDTCLKSRC_t source);
# 1839 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_CLOCK_WDTCLKSRC_t XMC_SCU_CLOCK_GetWdtClockSource(void)
{
  return (XMC_SCU_CLOCK_WDTCLKSRC_t)(((SCU_CLK_TypeDef *) 0x50004600UL)->WDTCLKCR & (0x30000UL));
}
# 1864 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetStandbyClockSource(const XMC_SCU_HIB_STDBYCLKSRC_t source);
# 1878 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetStdbyClockSource(void)
{
  return (XMC_SCU_HIB_RTCCLKSRC_t)(((SCU_HIBERNATE_TypeDef *) 0x50004300UL)->HDCR & (0x80UL));
}
# 1904 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetRtcClockSource(const XMC_SCU_HIB_RTCCLKSRC_t source);
# 1919 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_HIB_RTCCLKSRC_t XMC_SCU_HIB_GetRtcClockSource(void)
{
  return (XMC_SCU_HIB_RTCCLKSRC_t)(((SCU_HIBERNATE_TypeDef *) 0x50004300UL)->HDCR & (0x40UL));
}
# 1947 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetExternalOutputClockSource(const XMC_SCU_CLOCK_EXTOUTCLKSRC_t clock);
# 1968 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_CLOCK_EXTOUTCLKSRC_t XMC_SCU_CLOCK_GetExternalOutputClockSource(void)
{
  return (XMC_SCU_CLOCK_EXTOUTCLKSRC_t)(((SCU_CLK_TypeDef *) 0x50004600UL)->EXTCLKCR & (0x3UL));
}
# 1990 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetSystemPllClockSource(const XMC_SCU_CLOCK_SYSPLLCLKSRC_t source);
# 2004 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline XMC_SCU_CLOCK_SYSPLLCLKSRC_t XMC_SCU_CLOCK_GetSystemPllClockSource(void)
{
  return (XMC_SCU_CLOCK_SYSPLLCLKSRC_t)(((SCU_PLL_TypeDef *) 0x50004710UL)->PLLCON0 & (0x1UL));
}
# 2063 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetSystemClockDivider(const uint32_t divider);
# 2075 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetSystemClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->SYSCLKCR & (0xffUL)) >> (0UL));
}
# 2097 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetCcuClockDivider(const uint32_t ratio);
# 2112 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetCcuClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->CCUCLKCR & (0x1UL)) >> (0UL));
}
# 2132 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetCpuClockDivider(const uint32_t ratio);
# 2146 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetCpuClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->CPUCLKCR & (0x1UL)) >> (0UL));
}
# 2167 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetPeripheralClockDivider(const uint32_t ratio);
# 2181 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetPeripheralClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->PBCLKCR & (0x1UL)) >> (0UL));
}
# 2200 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetUsbClockDivider(const uint32_t ratio);
# 2213 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetUsbClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->USBCLKCR & (0x7UL)) >> (0UL));
}
# 2234 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetEbuClockDivider(const uint32_t ratio);
# 2247 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetEbuClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->EBUCLKCR & (0x3fUL)) >> (0UL));
}
# 2268 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetWdtClockDivider(const uint32_t ratio);
# 2283 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetWdtClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->WDTCLKCR & (0xffUL)) >> (0UL));
}
# 2304 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetExternalOutputClockDivider(const uint32_t ratio);
# 2317 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetExternalOutputClockDivider(void)
{
  return (uint32_t)((((SCU_CLK_TypeDef *) 0x50004600UL)->EXTCLKCR & (0x1ff0000UL)) >> (16UL));
}
# 2369 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableHighPerformanceOscillator(void);
# 2381 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableHighPerformanceOscillator(void);
# 2392 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 2392 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 2392 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_CLOCK_IsHighPerformanceOscillatorStable(void);
# 2405 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableHighPerformanceOscillatorGeneralPurposeInput(void);
# 2416 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableHighPerformanceOscillatorGeneralPurposeInput(void);
# 2427 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetHighPerformanceOscillatorGeneralPurposeInputStatus(void);
# 2445 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableLowPowerOscillator(void);
# 2458 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableLowPowerOscillator(void);
# 2469 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 2469 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 2469 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_CLOCK_IsLowPowerOscillatorStable(void);
# 2486 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableLowPowerOscillatorGeneralPurposeInput(void);
# 2501 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableLowPowerOscillatorGeneralPurposeInput(void);
# 2512 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetLowPowerOscillatorGeneralPurposeInputStatus(void);
# 2529 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetSystemPllClockFrequency(void);
# 2546 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetSystemPllClockSourceFrequency(void);
# 2562 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetUsbPllClockFrequency(void);
# 2576 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetSystemClockFrequency(void)
{
  return SystemCoreClock << ((((SCU_CLK_TypeDef *) 0x50004600UL)->CPUCLKCR & (0x1UL)) >> (0UL));
}
# 2594 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetCcuClockFrequency(void);
# 2609 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetUsbClockFrequency(void);
# 2622 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetEthernetClockFrequency(void)
{
  return XMC_SCU_CLOCK_GetSystemClockFrequency() >> 1U;
}
# 2639 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetEbuClockFrequency(void);
# 2656 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetWdtClockFrequency(void);
# 2673 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
uint32_t XMC_SCU_CLOCK_GetExternalOutputClockFrequency(void);
# 2703 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableSystemPll(void);
# 2716 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableSystemPll(void);
# 2753 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_StartSystemPll(XMC_SCU_CLOCK_SYSPLLCLKSRC_t source,
                                  XMC_SCU_CLOCK_SYSPLL_MODE_t mode,
                                  uint32_t pdiv,
                                  uint32_t ndiv,
                                  uint32_t kdiv);
# 2777 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_StopSystemPll(void);
# 2792 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_StepSystemPllFrequency(uint32_t kdiv);
# 2803 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 2803 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 2803 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_CLOCK_IsSystemPllLocked(void);
# 2816 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_EnableUsbPll(void);
# 2829 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_DisableUsbPll(void);
# 2857 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_StartUsbPll(uint32_t pdiv, uint32_t ndiv);
# 2877 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_StopUsbPll(void);
# 2888 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 2888 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 2888 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_CLOCK_IsUsbPllLocked(void);
# 2908 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_CLOCK_SetBackupClockCalibrationMode(XMC_SCU_CLOCK_FOFI_CALIBRATION_MODE_t mode);
# 2922 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_POWER_WaitForInterrupt(XMC_SCU_POWER_MODE_t mode, 
# 2922 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
                                                                              _Bool 
# 2922 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
                                                                                   sleep_on_exit)
{
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SCR = mode | (sleep_on_exit ? (1UL << 1U) : 0);

  __asm volatile ("wfi":::"memory");
}
# 2940 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_POWER_WaitForEvent(XMC_SCU_POWER_MODE_t mode)
{
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SCR = mode | (1UL << 4U);

  __asm volatile ("wfe":::"memory");
}
# 2959 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_POWER_EnableMonitor(uint8_t threshold, uint8_t interval)
{
  ((SCU_POWER_TypeDef *) 0x50004200UL)->PWRMON = (0x10000UL) |
                      ((uint32_t)threshold << (0UL)) |
                      ((uint32_t)interval << (8UL));
}







static inline void XMC_SCU_POWER_DisableMonitor(void)
{
  ((SCU_POWER_TypeDef *) 0x50004200UL)->PWRMON &= ~(0x10000UL);
}
# 2984 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline int32_t XMC_SCU_POWER_GetEVRStatus(void)
{
  return ((SCU_POWER_TypeDef *) 0x50004200UL)->EVRSTAT;
}
# 2996 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
float XMC_SCU_POWER_GetEVR13Voltage(void);
# 3005 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
float XMC_SCU_POWER_GetEVR33Voltage(void);
# 3019 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_POWER_EnableUsb(void);
# 3033 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_POWER_DisableUsb(void);
# 3052 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_EnableHibernateDomain(void);
# 3069 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_DisableHibernateDomain(void);
# 3087 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"

# 3087 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
_Bool 
# 3087 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
    XMC_SCU_HIB_IsHibernateDomainEnabled(void);
# 3096 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline int32_t XMC_SCU_HIB_GetHibernateControlStatus(void)
{
  return (((SCU_HIBERNATE_TypeDef *) 0x50004300UL)->HDSTAT & (0x10UL));
}
# 3108 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline int32_t XMC_SCU_HIB_GetEventStatus(void)
{
  return ((SCU_HIBERNATE_TypeDef *) 0x50004300UL)->HDSTAT;
}
# 3128 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_ClearEventStatus(int32_t event);
# 3146 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_TriggerEvent(int32_t event);
# 3164 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_EnableEvent(int32_t event);
# 3182 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_DisableEvent(int32_t event);
# 3197 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_EnterHibernateState(void);
# 3213 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_EnterHibernateStateEx(XMC_SCU_HIB_HIBERNATE_MODE_t mode);







static inline 
# 3221 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h" 3 4
               _Bool 
# 3221 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
                    XMC_SCU_HIB_IsWakeupEventDetected(void)
{
  return ((((SCU_RESET_TypeDef *) 0x50004400UL)->RSTSTAT & (0x100UL)) != 0U);
}







static inline void XMC_SCU_HIB_ClearWakeupEventDetectionStatus(void)
{
  ((SCU_RESET_TypeDef *) 0x50004400UL)->RSTCLR = (0x100UL);
}
# 3251 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetWakeupTriggerInput(XMC_SCU_HIB_IO_t pin);
# 3268 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetPinMode(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_PIN_MODE_t mode);
# 3285 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetPinOutputLevel(XMC_SCU_HIB_IO_t pin, XMC_SCU_HIB_IO_OUTPUT_LEVEL_t level);
# 3301 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetInput0(XMC_SCU_HIB_IO_t pin);
# 3317 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_SetSR0Input(XMC_SCU_HIB_SR0_INPUT_t input);
# 3507 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_EnableInternalSlowClock(void);
# 3530 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
void XMC_SCU_HIB_DisableInternalSlowClock(void);
# 3575 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_CLOCK_SetDeepSleepConfig(int32_t config)
{
  ((SCU_CLK_TypeDef *) 0x50004600UL)->DSLEEPCR = config;
}
# 3616 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc4_scu.h"
static inline void XMC_SCU_CLOCK_SetSleepConfig(int32_t config)
{
  ((SCU_CLK_TypeDef *) 0x50004600UL)->SLEEPCR = config;
}
# 205 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h" 2
# 238 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
static inline void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
{
  ((SCU_GENERAL_TypeDef *) 0x50004000UL)->CCUCON |= (uint32_t)trigger;
}
# 263 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
static inline void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
{
  ((SCU_GENERAL_TypeDef *) 0x50004000UL)->CCUCON &= (uint32_t)~trigger;
}
# 298 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
void XMC_SCU_CLOCK_Init(const XMC_SCU_CLOCK_CONFIG_t *const config);
# 315 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
void XMC_SCU_INTERRUPT_EnableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
# 331 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
void XMC_SCU_INTERRUPT_DisableEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
# 347 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
void XMC_SCU_INTERRUPT_TriggerEvent(const XMC_SCU_INTERRUPT_EVENT_t event);
# 362 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
XMC_SCU_INTERRUPT_EVENT_t XMC_SCU_INTERUPT_GetEventStatus(void);
# 380 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
void XMC_SCU_INTERRUPT_ClearEventStatus(const XMC_SCU_INTERRUPT_EVENT_t event);
# 399 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
static inline uint32_t XMC_SCU_RESET_GetDeviceResetReason(void)
{
  return ((((SCU_RESET_TypeDef *) 0x50004400UL)->RSTSTAT) & (0xffUL));
}
# 414 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
static inline void XMC_SCU_RESET_ClearDeviceResetReason(void)
{

  ((SCU_RESET_TypeDef *) 0x50004400UL)->RSTCLR = (uint32_t)(0x1UL);
}
# 433 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
static inline uint32_t XMC_SCU_CLOCK_GetCpuClockFrequency(void)
{
  return SystemCoreClock;
}
# 447 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
uint32_t XMC_SCU_CLOCK_GetPeripheralClockFrequency(void);
# 551 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
static inline uint32_t XMC_SCU_GetMirrorStatus(void)
{
  return (((SCU_GENERAL_TypeDef *) 0x50004000UL)->MIRRSTS);
}
# 576 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
XMC_SCU_STATUS_t XMC_SCU_INTERRUPT_SetEventHandler(const XMC_SCU_INTERRUPT_EVENT_t event, const XMC_SCU_INTERRUPT_EVENT_HANDLER_t handler);
# 592 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/inc/xmc_scu.h"
void XMC_SCU_IRQHandler(uint32_t sr_num);
# 81 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 2
# 152 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
static inline void XMC_CCU4_lAssertReset(const XMC_CCU4_MODULE_t *const module)
{
  if (module == ((CCU4_GLOBAL_TypeDef *) 0x4000C000UL))
  {
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
  }

  else if (module == ((CCU4_GLOBAL_TypeDef *) 0x40010000UL))
  {
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
  }


  else if (module == ((CCU4_GLOBAL_TypeDef *) 0x40014000UL))
  {
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
  }


  else if (module == ((CCU4_GLOBAL_TypeDef *) 0x48004000UL))
  {
    XMC_SCU_RESET_AssertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
  }

  else
  {
    ;
  }
}

static inline void XMC_CCU4_lDeassertReset(const XMC_CCU4_MODULE_t *const module)
{
  if (module == ((CCU4_GLOBAL_TypeDef *) 0x4000C000UL))
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU40);
  }

  else if (module == ((CCU4_GLOBAL_TypeDef *) 0x40010000UL))
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU41);
  }


  else if (module == ((CCU4_GLOBAL_TypeDef *) 0x40014000UL))
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU42);
  }


  else if (module == ((CCU4_GLOBAL_TypeDef *) 0x48004000UL))
  {
    XMC_SCU_RESET_DeassertPeripheralReset(XMC_SCU_PERIPHERAL_RESET_CCU43);
  }

  else
  {
    ;
  }
}
# 290 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
void XMC_CCU4_EnableModule(XMC_CCU4_MODULE_t *const module)
{
  ;



  XMC_SCU_CLOCK_EnableClock(XMC_SCU_CLOCK_CCU);







  XMC_CCU4_lDeassertReset(module);

}

void XMC_CCU4_DisableModule(XMC_CCU4_MODULE_t *const module)
{
  ;


  XMC_CCU4_lAssertReset(module);





}


void XMC_CCU4_Init(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_SLICE_MCMS_ACTION_t mcs_action)
{
  uint32_t gctrl;

  ;
  ;


  XMC_CCU4_EnableModule(module);

  XMC_CCU4_StartPrescaler(module);

  gctrl = module->GCTRL;
  gctrl &= ~((uint32_t) (0xc000UL));
  gctrl |= ((uint32_t) mcs_action) << (14UL);

  module->GCTRL = gctrl;
}


void XMC_CCU4_SetModuleClock(XMC_CCU4_MODULE_t *const module, const XMC_CCU4_CLOCK_t clock)
{
  uint32_t gctrl;

  ;
  ;

  gctrl = module->GCTRL;
  gctrl &= ~((uint32_t) (0x30UL));
  gctrl |= ((uint32_t) clock) << (4UL);

  module->GCTRL = gctrl;
}


void XMC_CCU4_SetMultiChannelShadowTransferMode(XMC_CCU4_MODULE_t *const module, const uint32_t slice_mode_msk)
{
  uint32_t gctrl;

  ;

  gctrl = module->GCTRL;
  gctrl &= ~((uint32_t)slice_mode_msk >> 16U);
  gctrl |= ((uint32_t)slice_mode_msk & 0xFFFFU);
  module->GCTRL = gctrl;
}


void XMC_CCU4_SLICE_CompareInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_COMPARE_CONFIG_t *const compare_init)
{
  ;
 
                                                                      ;


  slice->TC = compare_init->tc;

  slice->CMC = ((uint32_t) compare_init->timer_concatenation << (20UL));

  slice->PSC = (uint32_t) compare_init->prescaler_initval;

  slice->DITS = (uint32_t) compare_init->dither_limit;

  slice->PSL = (uint32_t) compare_init->passive_level;

  slice->FPCS = (uint32_t) compare_init->float_limit;
}


void XMC_CCU4_SLICE_CaptureInit(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_CAPTURE_CONFIG_t *const capture_init)
{
  ;
 
                                                                      ;


  slice->TC = capture_init->tc;

  slice->CMC = ((uint32_t)capture_init->timer_concatenation << (20UL));

  slice->PSC = (uint32_t) capture_init->prescaler_initval;

  slice->FPCS = (uint32_t) capture_init->float_limit;
}



void XMC_CCU4_SLICE_StartConfig(XMC_CCU4_SLICE_t *const slice,
                                const XMC_CCU4_SLICE_EVENT_t event,
                                const XMC_CCU4_SLICE_START_MODE_t start_mode)
{
  uint32_t cmc;
  uint32_t tc;

  ;
  ;
 

                                                                     ;

  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0x3UL));
  cmc |= ((uint32_t) event) << (0UL);

  slice->CMC = cmc;

  tc = slice->TC;

  if (start_mode == XMC_CCU4_SLICE_START_MODE_TIMER_START_CLEAR)
  {
    tc |= (uint32_t)(0x400UL);
  }
  else
  {
    tc &= ~((uint32_t)(0x400UL));
  }

  slice->TC = tc;
}


void XMC_CCU4_SLICE_StopConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_EVENT_t event,
                               const XMC_CCU4_SLICE_END_MODE_t end_mode)
{
  uint32_t cmc;
  uint32_t tc;

  ;
  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0xcUL));
  cmc |= ((uint32_t) event) << (2UL);

  slice->CMC = cmc;


  tc = slice->TC;
  tc &= ~((uint32_t) (0x300UL));
  tc |= ((uint32_t) end_mode) << (8UL);

  slice->TC = tc;
}


void XMC_CCU4_SLICE_LoadConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
  uint32_t cmc;

  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0x3000UL));
  cmc |= ((uint32_t) event) << (12UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_ModulationConfig(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_EVENT_t event,
                                     const XMC_CCU4_SLICE_MODULATION_MODE_t mod_mode,
                                     const 
# 491 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                                          _Bool 
# 491 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                                               synch_with_pwm)
{
  uint32_t cmc;
  uint32_t tc;

  ;
  ;
 

                                                                         ;

  tc = slice->TC;
  cmc = slice->CMC;


  cmc &= ~((uint32_t) (0xc0000UL));
  cmc |= ((uint32_t) event) << (18UL);
  slice->CMC = cmc;


  if (mod_mode == XMC_CCU4_SLICE_MODULATION_MODE_CLEAR_OUT)
  {
    tc |= (uint32_t) (0x1000000UL);
  }
  else
  {
    tc &= ~((uint32_t) (0x1000000UL));
  }


  if (synch_with_pwm == (
# 521 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                        _Bool
# 521 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                            ) 
# 521 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                              1
# 521 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                                  )
  {
    tc |= (uint32_t) (0x800000UL);
  }
  else
  {
    tc &= ~((uint32_t) (0x800000UL));
  }

  slice->TC = tc;
}


void XMC_CCU4_SLICE_CountConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
  uint32_t cmc;

  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0xc000UL));
  cmc |= ((uint32_t) event) << (14UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_GateConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
  uint32_t cmc;

  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0x300UL));
  cmc |= ((uint32_t) event) << (8UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_Capture0Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
  uint32_t cmc;

  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0x30UL));
  cmc |= ((uint32_t) event) << (4UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_Capture1Config(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
  uint32_t cmc;

  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0xc0UL));
  cmc |= ((uint32_t) event) << (6UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_DirectionConfig(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_EVENT_t event)
{
  uint32_t cmc;

  ;
  ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0xc00UL));
  cmc |= ((uint32_t) event) << (10UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_StatusBitOverrideConfig(XMC_CCU4_SLICE_t *const slice)
{
  uint32_t cmc;

  ;


  cmc = slice->CMC;


  cmc &= ~((uint32_t) (0x10000UL));
  cmc |= ((uint32_t) 1) << (16UL);

  slice->CMC = cmc;
}


void XMC_CCU4_SLICE_TrapConfig(XMC_CCU4_SLICE_t *const slice,
                               const XMC_CCU4_SLICE_TRAP_EXIT_MODE_t exit_mode,
                               const 
# 633 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                                    _Bool 
# 633 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                                         synch_with_pwm)
{
  uint32_t cmc;
  uint32_t tc;

  ;
 
                                                              ;


  cmc = slice->CMC;
  cmc &= ~((uint32_t) (0x20000UL));
  cmc |= ((uint32_t) 1) << (17UL);
  slice->CMC = cmc;


  tc = slice->TC;

  if (synch_with_pwm == (
# 651 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                        _Bool
# 651 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                            ) 
# 651 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                              1
# 651 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                                  )
  {
    tc |= (uint32_t) (0x200000UL);
  }
  else
  {
    tc &= ~((uint32_t) (0x200000UL));
  }


  if (exit_mode == XMC_CCU4_SLICE_TRAP_EXIT_MODE_SW)
  {
    tc |= (uint32_t) (0x400000UL);
  }
  else
  {
    tc &= ~((uint32_t) (0x400000UL));
  }

  slice->TC = tc;
}


void XMC_CCU4_SLICE_ConfigureStatusBitOverrideEvent(XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev1_config,
    const XMC_CCU4_SLICE_EVENT_CONFIG_t *const ev2_config)
{
  uint32_t ins;

  ;
 
                                                                   ;
 
                                                                     ;
 

                                                                                        ;
 
                                                                     ;
 
                                                                   ;
 
                                                                     ;
 

                                                                                        ;
 
                                                                     ;
# 740 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
  ins = slice->INS;


  ins &= ~(((uint32_t) (3U)) << (18UL));
  ins |= ((uint32_t) ev1_config->edge) << (18UL);


  ins &= ~(((uint32_t) (3U)) << (20UL));
  ins |= ((uint32_t) ev2_config->edge) << (20UL);


  ins &= ~(((uint32_t) (1U)) << (23UL));
  ins |= ((uint32_t) ev1_config->level) << (23UL);


  ins &= ~(((uint32_t) (1U)) << (24UL));
  ins |= ((uint32_t) ev2_config->level) << (24UL);


  ins &= ~(((uint32_t) (3U)) << (27UL));
  ins |= ((uint32_t) ev1_config->duration) << (27UL);


  ins &= ~(((uint32_t) (3U)) << (29UL));
  ins |= ((uint32_t) ev2_config->duration) << (29UL);


  ins &= ~(((uint32_t) (0xfUL)) << (4UL));
  ins |= ((uint32_t) ev1_config->mapped_input) << (4UL);


  ins &= ~(((uint32_t) (0xfUL)) << (8UL));
  ins |= ((uint32_t) ev2_config->mapped_input) << (8UL);

  slice->INS = ins;

}


void XMC_CCU4_SLICE_ConfigureEvent(XMC_CCU4_SLICE_t *const slice,
                                   const XMC_CCU4_SLICE_EVENT_t event,
                                   const XMC_CCU4_SLICE_EVENT_CONFIG_t *const config)
{
  uint32_t ins;
  uint8_t pos;
  uint8_t offset;

  ;
  ;
  ;
 
                                                                 ;
 

                                                                                    ;
 
                                                                 ;

  offset = ((uint8_t) event) - 1U;
# 830 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
  ins = slice->INS;


  pos = ((uint8_t) (16UL)) + (uint8_t)(offset << 1U);
  ins &= ~(((uint32_t) (3U)) << pos);
  ins |= ((uint32_t) config->edge) << pos;


  pos = ((uint8_t) (22UL)) + offset;
  ins &= ~(((uint32_t) (1U)) << pos);
  ins |= ((uint32_t) config->level) << pos;


  pos = ((uint8_t) (25UL)) + (uint8_t)(offset << 1U);
  ins &= ~(((uint32_t) (3U)) << pos);
  ins |= ((uint32_t) config->duration) << pos;


  pos = ((uint8_t) (0UL)) + (uint8_t)(offset << 2U);
  ins &= ~(((uint32_t) (0xfUL)) << pos);
  ins |= ((uint32_t) config->mapped_input) << pos;

  slice->INS = ins;

}


void XMC_CCU4_SLICE_SetInput(XMC_CCU4_SLICE_t *const slice,
                             const XMC_CCU4_SLICE_EVENT_t event,
                             const XMC_CCU4_SLICE_INPUT_t input)
{
  uint32_t ins;
  uint8_t pos;
  uint8_t offset;

  ;
  ;
  ;


  offset = ((uint8_t) event) - 1U;
# 881 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
  pos = ((uint8_t) (0UL)) + (uint8_t) (offset << 2U);

  ins = slice->INS;
  ins &= ~(((uint32_t) (0xfUL)) << pos);
  ins |= ((uint32_t) input) << pos;

  slice->INS = ins;

}


void XMC_CCU4_SLICE_SetTimerRepeatMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_REPEAT_MODE_t mode)
{
  ;
 

                                                                 ;

  if (XMC_CCU4_SLICE_TIMER_REPEAT_MODE_REPEAT == mode)
  {
    slice->TC &= ~((uint32_t) (0x2UL));
  }
  else
  {
    slice->TC |= (uint32_t) (0x2UL);
  }
}


void XMC_CCU4_SLICE_SetTimerCountingMode(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_TIMER_COUNT_MODE_t mode)
{
  ;
 
                                                           ;

  if (XMC_CCU4_SLICE_TIMER_COUNT_MODE_EA == mode)
  {
    slice->TC &= ~((uint32_t) (0x1UL));
  }
  else
  {
    slice->TC |= (uint32_t) (0x1UL);
  }
}


uint32_t XMC_CCU4_SLICE_GetCaptureRegisterValue(const XMC_CCU4_SLICE_t *const slice, const uint8_t reg_num)
{
  ;
  ;
  return (slice->CV[reg_num]);
}


XMC_CCU4_STATUS_t XMC_CCU4_SLICE_GetLastCapturedTimerValue(const XMC_CCU4_SLICE_t *const slice,
    const XMC_CCU4_SLICE_CAP_REG_SET_t set,
    uint32_t *val_ptr)
{
  XMC_CCU4_STATUS_t retval;
  uint8_t i;
  uint8_t start;
  uint8_t end;

  ;
 
                                                       ;

  retval = XMC_CCU4_STATUS_ERROR;


  if ((slice->TC) & (0x10UL))
  {

    start = 0U;
    end = (4U);
  }
  else
  {

    if (set == XMC_CCU4_SLICE_CAP_REG_SET_HIGH)
    {
      start = ((uint8_t) (4U)) >> 1U;
      end = (uint8_t) (4U);
    }
    else
    {
      start = 0U;
      end = ((uint8_t) (4U)) >> 1U;
    }
  }

  for (i = start; i < end; i++)
  {
    if ( (slice->CV[i]) & (0x100000UL) )
    {
      *val_ptr = slice->CV[i];
      retval = XMC_CCU4_STATUS_OK;
      break;
    }
  }

  return retval;
}



int32_t XMC_CCU4_GetCapturedValueFromFifo(const XMC_CCU4_MODULE_t *const module, const uint8_t slice_number)
{
  int32_t cap;
  uint32_t extracted_slice;

  ;


  cap = (int32_t) module->ECRD;

  extracted_slice = (((uint32_t) cap) & ((uint32_t) (0x300000UL))) >> (20UL);


  if (extracted_slice != ((uint32_t)slice_number))
  {
    cap = -1;
  }

  return (cap);
}
# 1032 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
void XMC_CCU4_SLICE_EnableDithering(XMC_CCU4_SLICE_t *const slice,
                                    const 
# 1033 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                                         _Bool 
# 1033 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                                              period_dither,
                                    const 
# 1034 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
                                         _Bool 
# 1034 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                                              duty_dither,
                                    const uint8_t spread)
{
  uint32_t tc;

  ;

  tc = slice->TC;
  tc &= ~((uint32_t) (0x6000UL));

  if ((
# 1044 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
      _Bool
# 1044 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
          ) 
# 1044 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
            1 
# 1044 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                 == period_dither)
  {
    tc |= (((uint32_t) (1U)) << (13UL));
  }
  if ((
# 1048 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
      _Bool
# 1048 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
          ) 
# 1048 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c" 3 4
            1 
# 1048 "/home/sebin/thesis/zephyrproject/modules/hal/infineon/XMCLib/drivers/src/xmc_ccu4.c"
                 == duty_dither)
  {
    tc |= (((uint32_t) (2U)) << (13UL));
  }

  slice->TC = tc;

  XMC_CCU4_SLICE_SetDitherCompareValue((XMC_CCU4_SLICE_t *)slice, (uint8_t)spread);
}


void XMC_CCU4_SLICE_SetPrescaler(XMC_CCU4_SLICE_t *const slice, const XMC_CCU4_SLICE_PRESCALER_t div_val)
{
  uint32_t fpc;

  ;

  fpc = slice->FPC;
  fpc &= ~((uint32_t) (0xf00UL));
  fpc |= ((uint32_t) div_val) << (8UL);
  slice->FPC = fpc;




  slice->PSC = (uint32_t) div_val;
}


void XMC_CCU4_SLICE_SetInterruptNode(XMC_CCU4_SLICE_t *const slice,
                                     const XMC_CCU4_SLICE_IRQ_ID_t event,
                                     const XMC_CCU4_SLICE_SR_ID_t sr)
{
  uint32_t srs;
  int32_t pos;
  uint32_t mask;

  ;
  ;
  ;

  switch (event)
  {
    case XMC_CCU4_SLICE_IRQ_ID_PERIOD_MATCH:
    case XMC_CCU4_SLICE_IRQ_ID_ONE_MATCH:
      mask = ((uint32_t) (0x3UL));
      pos = (0UL);
      break;

    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_UP:
    case XMC_CCU4_SLICE_IRQ_ID_COMPARE_MATCH_DOWN:
      mask = ((uint32_t) (0xcUL));
      pos = (2UL);
      break;

    case XMC_CCU4_SLICE_IRQ_ID_EVENT0:
      mask = ((uint32_t) (0x300UL));
      pos = (8UL);
      break;

    case XMC_CCU4_SLICE_IRQ_ID_EVENT1:
      mask = ((uint32_t) (0xc00UL));
      pos = (10UL);
      break;

    case XMC_CCU4_SLICE_IRQ_ID_EVENT2:
    case XMC_CCU4_SLICE_IRQ_ID_TRAP:
      mask = ((uint32_t) (0x3000UL));
      pos = (12UL);
      break;

 default:
   mask = 0;
   pos = 0;
   break;
  }

  if (mask != 0)
  {
    srs = slice->SRS;
    srs &= ~mask;
    srs |= (uint32_t)sr << pos;
    slice->SRS = srs;
  }
}


void XMC_CCU4_SLICE_SetPassiveLevel(XMC_CCU4_SLICE_t *const slice,
                                    const XMC_CCU4_SLICE_OUTPUT_PASSIVE_LEVEL_t level)
{
  uint32_t psl;

  ;
 
                                                                  ;

  psl = slice->PSL;
  psl &= ~((uint32_t) (0x1UL));
  psl |= (uint32_t) level;


  slice->PSL = psl;
}
