// Seed: 3485447148
program module_0 (
    input supply1 id_0,
    input wand id_1
);
  logic id_3;
  assign id_3[-1] = (~-1'b0 - !id_1);
  assign module_1.id_3 = 0;
endprogram
module module_1 (
    output supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3
);
  always_latch @(1'b0, id_2);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire id_5;
endmodule
program module_2;
  wire id_1;
  wire [1 : -1] id_2;
endprogram
module module_3 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  module_2 modCall_1 ();
  input wire id_1;
  not primCall (id_2, id_3);
  wire id_4;
  ;
  wire id_5;
endmodule
