/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2021 - 2023, Shanghai Yunsilicon Technology Co., Ltd.
 * All rights reserved.
 */

#ifndef _HIF_TBL_CSR_DEFINES_H_
#define _HIF_TBL_CSR_DEFINES_H_

#define HIF_TBL_SOFT_RESET_REG_ADDR   0xa1060000
#define HIF_TBL_SOFT_RESET_REG_WIDTH  32
#define HIF_TBL_SOFT_RESET_REG_LENGTH 32
#define HIF_TBL_SOFT_RESET_REG_SOFT_RESET_MASK  0x1
#define HIF_TBL_SOFT_RESET_REG_SOFT_RESET_SHIFT 0
#define HIF_TBL_SOFT_RESET_REG_SOFT_RESET_WIDTH 1
#define HIF_TBL_SOFT_RESET_REG_SOFT_RESET_MAX_VAL 0x1
#define HIF_TBL_SOFT_RESET_REG_SOFT_RESET_MIN_VAL 0x0

#define HIF_TBL_SCRATCH_PAD_REG_ADDR   0xa106000c
#define HIF_TBL_SCRATCH_PAD_REG_WIDTH  32
#define HIF_TBL_SCRATCH_PAD_REG_LENGTH 32
#define HIF_TBL_SCRATCH_PAD_REG_SCRATCH_PAD_MASK  0xffffffff
#define HIF_TBL_SCRATCH_PAD_REG_SCRATCH_PAD_SHIFT 0
#define HIF_TBL_SCRATCH_PAD_REG_SCRATCH_PAD_WIDTH 32
#define HIF_TBL_SCRATCH_PAD_REG_SCRATCH_PAD_MAX_VAL 0xffffffff
#define HIF_TBL_SCRATCH_PAD_REG_SCRATCH_PAD_MIN_VAL 0x0

#define HIF_TBL_CSR_ERR_FLAG_REG_ADDR   0xa1060010
#define HIF_TBL_CSR_ERR_FLAG_REG_WIDTH  32
#define HIF_TBL_CSR_ERR_FLAG_REG_LENGTH 32
#define HIF_TBL_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_MASK  0x1
#define HIF_TBL_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_SHIFT 0
#define HIF_TBL_CSR_ERR_FLAG_REG_CSR_ERR_FLAG_WIDTH 1

#define HIF_TBL_CSR_ERR_ADDR_REG_ADDR   0xa1060014
#define HIF_TBL_CSR_ERR_ADDR_REG_WIDTH  32
#define HIF_TBL_CSR_ERR_ADDR_REG_LENGTH 32
#define HIF_TBL_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_MASK  0xffffffff
#define HIF_TBL_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_SHIFT 0
#define HIF_TBL_CSR_ERR_ADDR_REG_CSR_ERR_ADDR_WIDTH 32

#define HIF_TBL_CSR_ERR_LEN_REG_ADDR   0xa1060018
#define HIF_TBL_CSR_ERR_LEN_REG_WIDTH  32
#define HIF_TBL_CSR_ERR_LEN_REG_LENGTH 32
#define HIF_TBL_CSR_ERR_LEN_REG_CSR_ERR_LEN_MASK  0x3ff
#define HIF_TBL_CSR_ERR_LEN_REG_CSR_ERR_LEN_SHIFT 0
#define HIF_TBL_CSR_ERR_LEN_REG_CSR_ERR_LEN_WIDTH 10

#define HIF_TBL_CSR_ERR_TYPE_REG_ADDR   0xa106001c
#define HIF_TBL_CSR_ERR_TYPE_REG_WIDTH  32
#define HIF_TBL_CSR_ERR_TYPE_REG_LENGTH 32
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_MASK  0x1
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_SHIFT 0
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_CMD_ERR_TYPE_WIDTH 1
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_MASK  0x6
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_SHIFT 1
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_LEN_ERR_TYPE_WIDTH 2
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_MASK  0x8
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_SHIFT 3
#define HIF_TBL_CSR_ERR_TYPE_REG_CSR_ADDR_ERR_TYPE_WIDTH 1

#define HIF_TBL_TBL_DL_REQ_REG_ADDR   0xa1060020
#define HIF_TBL_TBL_DL_REQ_REG_WIDTH  32
#define HIF_TBL_TBL_DL_REQ_REG_LENGTH 32
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_FUNC_ID_MASK  0x7ff
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_FUNC_ID_SHIFT 0
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_FUNC_ID_WIDTH 11
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_FUNC_ID_MAX_VAL 0x7ff
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_FUNC_ID_MIN_VAL 0x0
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_HOST_ID_MASK  0x800
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_HOST_ID_SHIFT 11
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_HOST_ID_WIDTH 1
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_HOST_ID_MAX_VAL 0x1
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_HOST_ID_MIN_VAL 0x0
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_LEN_MASK  0x3fff000
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_LEN_SHIFT 12
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_LEN_WIDTH 14
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_LEN_MAX_VAL 0x3fff
#define HIF_TBL_TBL_DL_REQ_REG_TBL_DL_LEN_MIN_VAL 0x0

#define HIF_TBL_TBL_DL_ADDR_L_REG_ADDR   0xa1060024
#define HIF_TBL_TBL_DL_ADDR_L_REG_WIDTH  32
#define HIF_TBL_TBL_DL_ADDR_L_REG_LENGTH 32
#define HIF_TBL_TBL_DL_ADDR_L_REG_TBL_DL_ADDR_L_MASK  0xffffffff
#define HIF_TBL_TBL_DL_ADDR_L_REG_TBL_DL_ADDR_L_SHIFT 0
#define HIF_TBL_TBL_DL_ADDR_L_REG_TBL_DL_ADDR_L_WIDTH 32
#define HIF_TBL_TBL_DL_ADDR_L_REG_TBL_DL_ADDR_L_MAX_VAL 0xffffffff
#define HIF_TBL_TBL_DL_ADDR_L_REG_TBL_DL_ADDR_L_MIN_VAL 0x0

#define HIF_TBL_TBL_DL_ADDR_H_REG_ADDR   0xa1060028
#define HIF_TBL_TBL_DL_ADDR_H_REG_WIDTH  32
#define HIF_TBL_TBL_DL_ADDR_H_REG_LENGTH 32
#define HIF_TBL_TBL_DL_ADDR_H_REG_TBL_DL_ADDR_H_MASK  0xffffffff
#define HIF_TBL_TBL_DL_ADDR_H_REG_TBL_DL_ADDR_H_SHIFT 0
#define HIF_TBL_TBL_DL_ADDR_H_REG_TBL_DL_ADDR_H_WIDTH 32
#define HIF_TBL_TBL_DL_ADDR_H_REG_TBL_DL_ADDR_H_MAX_VAL 0xffffffff
#define HIF_TBL_TBL_DL_ADDR_H_REG_TBL_DL_ADDR_H_MIN_VAL 0x0

#define HIF_TBL_TBL_DL_START_REG_ADDR   0xa106002c
#define HIF_TBL_TBL_DL_START_REG_WIDTH  32
#define HIF_TBL_TBL_DL_START_REG_LENGTH 32
#define HIF_TBL_TBL_DL_START_REG_TBL_DL_START_MASK  0x1
#define HIF_TBL_TBL_DL_START_REG_TBL_DL_START_SHIFT 0
#define HIF_TBL_TBL_DL_START_REG_TBL_DL_START_WIDTH 1
#define HIF_TBL_TBL_DL_START_REG_TBL_DL_START_MAX_VAL 0x1
#define HIF_TBL_TBL_DL_START_REG_TBL_DL_START_MIN_VAL 0x0

#define HIF_TBL_TBL_DL_BUSY_REG_ADDR   0xa1060030
#define HIF_TBL_TBL_DL_BUSY_REG_WIDTH  32
#define HIF_TBL_TBL_DL_BUSY_REG_LENGTH 32
#define HIF_TBL_TBL_DL_BUSY_REG_TBL_DL_BUSY_MASK  0x1
#define HIF_TBL_TBL_DL_BUSY_REG_TBL_DL_BUSY_SHIFT 0
#define HIF_TBL_TBL_DL_BUSY_REG_TBL_DL_BUSY_WIDTH 1

#define HIF_TBL_DL_RX_PCIE_DATA_ERR_REG_ADDR   0xa1060034
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_REG_WIDTH  32
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_REG_LENGTH 32
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_REG_DL_RX_PCIE_DATA_ERR_MASK  0x1
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_REG_DL_RX_PCIE_DATA_ERR_SHIFT 0
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_REG_DL_RX_PCIE_DATA_ERR_WIDTH 1

#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_ADDR   0xa1060038
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_WIDTH  32
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_LENGTH 32
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_DL_RX_PCIE_DATA_ERR_INT_MASK_MASK  0x1
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_DL_RX_PCIE_DATA_ERR_INT_MASK_SHIFT 0
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_DL_RX_PCIE_DATA_ERR_INT_MASK_WIDTH 1
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_DL_RX_PCIE_DATA_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_DL_RX_PCIE_DATA_ERR_INT_MASK_REG_DL_RX_PCIE_DATA_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_TBL_CFG_DL_LEN_ERR_INT_REG_ADDR   0xa106003c
#define HIF_TBL_CFG_DL_LEN_ERR_INT_REG_WIDTH  32
#define HIF_TBL_CFG_DL_LEN_ERR_INT_REG_LENGTH 32
#define HIF_TBL_CFG_DL_LEN_ERR_INT_REG_CFG_DL_LEN_ERR_MASK  0x1
#define HIF_TBL_CFG_DL_LEN_ERR_INT_REG_CFG_DL_LEN_ERR_SHIFT 0
#define HIF_TBL_CFG_DL_LEN_ERR_INT_REG_CFG_DL_LEN_ERR_WIDTH 1

#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_ADDR   0xa1060040
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_WIDTH  32
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_LENGTH 32
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_CFG_DL_LEN_ERR_INT_MASK_MASK  0x1
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_CFG_DL_LEN_ERR_INT_MASK_SHIFT 0
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_CFG_DL_LEN_ERR_INT_MASK_WIDTH 1
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_CFG_DL_LEN_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_CFG_DL_LEN_ERR_INT_MASK_REG_CFG_DL_LEN_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_TBL_MSG_RDY_REG_ADDR   0xa1060044
#define HIF_TBL_MSG_RDY_REG_WIDTH  32
#define HIF_TBL_MSG_RDY_REG_LENGTH 32
#define HIF_TBL_MSG_RDY_REG_TBL2IRQ_TBL_RD_DONE_MASK  0x1
#define HIF_TBL_MSG_RDY_REG_TBL2IRQ_TBL_RD_DONE_SHIFT 0
#define HIF_TBL_MSG_RDY_REG_TBL2IRQ_TBL_RD_DONE_WIDTH 1

#define HIF_TBL_MSG_RDY_INT_MASK_REG_ADDR   0xa1060048
#define HIF_TBL_MSG_RDY_INT_MASK_REG_WIDTH  32
#define HIF_TBL_MSG_RDY_INT_MASK_REG_LENGTH 32
#define HIF_TBL_MSG_RDY_INT_MASK_REG_TBL2IRQ_TBL_RD_DONE_INT_MASK_MASK  0x1
#define HIF_TBL_MSG_RDY_INT_MASK_REG_TBL2IRQ_TBL_RD_DONE_INT_MASK_SHIFT 0
#define HIF_TBL_MSG_RDY_INT_MASK_REG_TBL2IRQ_TBL_RD_DONE_INT_MASK_WIDTH 1
#define HIF_TBL_MSG_RDY_INT_MASK_REG_TBL2IRQ_TBL_RD_DONE_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_MSG_RDY_INT_MASK_REG_TBL2IRQ_TBL_RD_DONE_INT_MASK_MIN_VAL 0x0

#define HIF_TBL_DL_RX_PCIE_L_CNT_REG_ADDR   0xa106004c
#define HIF_TBL_DL_RX_PCIE_L_CNT_REG_WIDTH  32
#define HIF_TBL_DL_RX_PCIE_L_CNT_REG_LENGTH 32
#define HIF_TBL_DL_RX_PCIE_L_CNT_REG_DL_RX_PCIE_L_MASK  0xffff
#define HIF_TBL_DL_RX_PCIE_L_CNT_REG_DL_RX_PCIE_L_SHIFT 0
#define HIF_TBL_DL_RX_PCIE_L_CNT_REG_DL_RX_PCIE_L_WIDTH 16

#define HIF_TBL_DL_RX_PCIE_DATA_CNT_REG_ADDR   0xa1060050
#define HIF_TBL_DL_RX_PCIE_DATA_CNT_REG_WIDTH  32
#define HIF_TBL_DL_RX_PCIE_DATA_CNT_REG_LENGTH 32
#define HIF_TBL_DL_RX_PCIE_DATA_CNT_REG_DL_RX_PCIE_DATA_MASK  0xffff
#define HIF_TBL_DL_RX_PCIE_DATA_CNT_REG_DL_RX_PCIE_DATA_SHIFT 0
#define HIF_TBL_DL_RX_PCIE_DATA_CNT_REG_DL_RX_PCIE_DATA_WIDTH 16

#define HIF_TBL_DL_RX_PCIE_ERR_CNT_REG_ADDR   0xa1060054
#define HIF_TBL_DL_RX_PCIE_ERR_CNT_REG_WIDTH  32
#define HIF_TBL_DL_RX_PCIE_ERR_CNT_REG_LENGTH 32
#define HIF_TBL_DL_RX_PCIE_ERR_CNT_REG_DL_RX_PCIE_ERR_MASK  0xffff
#define HIF_TBL_DL_RX_PCIE_ERR_CNT_REG_DL_RX_PCIE_ERR_SHIFT 0
#define HIF_TBL_DL_RX_PCIE_ERR_CNT_REG_DL_RX_PCIE_ERR_WIDTH 16

#define HIF_TBL_DL_RX_PCIE_LAST_CNT_REG_ADDR   0xa1060058
#define HIF_TBL_DL_RX_PCIE_LAST_CNT_REG_WIDTH  32
#define HIF_TBL_DL_RX_PCIE_LAST_CNT_REG_LENGTH 32
#define HIF_TBL_DL_RX_PCIE_LAST_CNT_REG_DL_RX_PCIE_LAST_MASK  0xffff
#define HIF_TBL_DL_RX_PCIE_LAST_CNT_REG_DL_RX_PCIE_LAST_SHIFT 0
#define HIF_TBL_DL_RX_PCIE_LAST_CNT_REG_DL_RX_PCIE_LAST_WIDTH 16

#define HIF_TBL_DL_TX_REQ_CNT_REG_ADDR   0xa106005c
#define HIF_TBL_DL_TX_REQ_CNT_REG_WIDTH  32
#define HIF_TBL_DL_TX_REQ_CNT_REG_LENGTH 32
#define HIF_TBL_DL_TX_REQ_CNT_REG_DL_TX_REQ2PCIE_MASK  0xffff
#define HIF_TBL_DL_TX_REQ_CNT_REG_DL_TX_REQ2PCIE_SHIFT 0
#define HIF_TBL_DL_TX_REQ_CNT_REG_DL_TX_REQ2PCIE_WIDTH 16

#define HIF_TBL_DL_TX_TBL2PP_VLD_CNT_REG_ADDR   0xa1060060
#define HIF_TBL_DL_TX_TBL2PP_VLD_CNT_REG_WIDTH  32
#define HIF_TBL_DL_TX_TBL2PP_VLD_CNT_REG_LENGTH 32
#define HIF_TBL_DL_TX_TBL2PP_VLD_CNT_REG_DL_TX_TBL2PP_VLD_MASK  0xffff
#define HIF_TBL_DL_TX_TBL2PP_VLD_CNT_REG_DL_TX_TBL2PP_VLD_SHIFT 0
#define HIF_TBL_DL_TX_TBL2PP_VLD_CNT_REG_DL_TX_TBL2PP_VLD_WIDTH 16

#define HIF_TBL_DL_TX_TBL2PP_SOF_CNT_REG_ADDR   0xa1060064
#define HIF_TBL_DL_TX_TBL2PP_SOF_CNT_REG_WIDTH  32
#define HIF_TBL_DL_TX_TBL2PP_SOF_CNT_REG_LENGTH 32
#define HIF_TBL_DL_TX_TBL2PP_SOF_CNT_REG_DL_TX_TBL2PP_SOF_MASK  0xffff
#define HIF_TBL_DL_TX_TBL2PP_SOF_CNT_REG_DL_TX_TBL2PP_SOF_SHIFT 0
#define HIF_TBL_DL_TX_TBL2PP_SOF_CNT_REG_DL_TX_TBL2PP_SOF_WIDTH 16

#define HIF_TBL_DL_TX_TBL2PP_EOF_CNT_REG_ADDR   0xa1060068
#define HIF_TBL_DL_TX_TBL2PP_EOF_CNT_REG_WIDTH  32
#define HIF_TBL_DL_TX_TBL2PP_EOF_CNT_REG_LENGTH 32
#define HIF_TBL_DL_TX_TBL2PP_EOF_CNT_REG_DL_TX_TBL2PP_EOF_MASK  0xffff
#define HIF_TBL_DL_TX_TBL2PP_EOF_CNT_REG_DL_TX_TBL2PP_EOF_SHIFT 0
#define HIF_TBL_DL_TX_TBL2PP_EOF_CNT_REG_DL_TX_TBL2PP_EOF_WIDTH 16

#define HIF_TBL_DL_TX_TBL2PP_SOB_CNT_REG_ADDR   0xa106006c
#define HIF_TBL_DL_TX_TBL2PP_SOB_CNT_REG_WIDTH  32
#define HIF_TBL_DL_TX_TBL2PP_SOB_CNT_REG_LENGTH 32
#define HIF_TBL_DL_TX_TBL2PP_SOB_CNT_REG_DL_TX_TBL2PP_SOB_MASK  0xffff
#define HIF_TBL_DL_TX_TBL2PP_SOB_CNT_REG_DL_TX_TBL2PP_SOB_SHIFT 0
#define HIF_TBL_DL_TX_TBL2PP_SOB_CNT_REG_DL_TX_TBL2PP_SOB_WIDTH 16

#define HIF_TBL_RX_IPP2HIF_DL_FC_CNT_REG_ADDR   0xa1060070
#define HIF_TBL_RX_IPP2HIF_DL_FC_CNT_REG_WIDTH  32
#define HIF_TBL_RX_IPP2HIF_DL_FC_CNT_REG_LENGTH 32
#define HIF_TBL_RX_IPP2HIF_DL_FC_CNT_REG_RX_IPP2HIF_DL_FC_CNT_MASK  0xffff
#define HIF_TBL_RX_IPP2HIF_DL_FC_CNT_REG_RX_IPP2HIF_DL_FC_CNT_SHIFT 0
#define HIF_TBL_RX_IPP2HIF_DL_FC_CNT_REG_RX_IPP2HIF_DL_FC_CNT_WIDTH 16

#define HIF_TBL_TX_UL_CREDIT_FC_CNT_REG_ADDR   0xa1060074
#define HIF_TBL_TX_UL_CREDIT_FC_CNT_REG_WIDTH  32
#define HIF_TBL_TX_UL_CREDIT_FC_CNT_REG_LENGTH 32
#define HIF_TBL_TX_UL_CREDIT_FC_CNT_REG_TX_UL_CREDIT_FC_CNT_MASK  0xffff
#define HIF_TBL_TX_UL_CREDIT_FC_CNT_REG_TX_UL_CREDIT_FC_CNT_SHIFT 0
#define HIF_TBL_TX_UL_CREDIT_FC_CNT_REG_TX_UL_CREDIT_FC_CNT_WIDTH 16

#define HIF_TBL_LAST_FLAG_FC_CNT_REG_ADDR   0xa1060078
#define HIF_TBL_LAST_FLAG_FC_CNT_REG_WIDTH  32
#define HIF_TBL_LAST_FLAG_FC_CNT_REG_LENGTH 32
#define HIF_TBL_LAST_FLAG_FC_CNT_REG_LAST_FLAG_FC_CNT_MASK  0xffff
#define HIF_TBL_LAST_FLAG_FC_CNT_REG_LAST_FLAG_FC_CNT_SHIFT 0
#define HIF_TBL_LAST_FLAG_FC_CNT_REG_LAST_FLAG_FC_CNT_WIDTH 16

#define HIF_TBL_TBL_UL_REQ_REG_ADDR   0xa106007c
#define HIF_TBL_TBL_UL_REQ_REG_WIDTH  32
#define HIF_TBL_TBL_UL_REQ_REG_LENGTH 32
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_FUNC_ID_MASK  0x7ff
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_FUNC_ID_SHIFT 0
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_FUNC_ID_WIDTH 11
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_FUNC_ID_MAX_VAL 0x7ff
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_FUNC_ID_MIN_VAL 0x0
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_HOST_ID_MASK  0x800
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_HOST_ID_SHIFT 11
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_HOST_ID_WIDTH 1
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_HOST_ID_MAX_VAL 0x1
#define HIF_TBL_TBL_UL_REQ_REG_TBL_UL_HOST_ID_MIN_VAL 0x0

#define HIF_TBL_TBL_UL_ADDR_L_REG_ADDR   0xa1060080
#define HIF_TBL_TBL_UL_ADDR_L_REG_WIDTH  32
#define HIF_TBL_TBL_UL_ADDR_L_REG_LENGTH 32
#define HIF_TBL_TBL_UL_ADDR_L_REG_TBL_UL_ADDR_L_MASK  0xffffffff
#define HIF_TBL_TBL_UL_ADDR_L_REG_TBL_UL_ADDR_L_SHIFT 0
#define HIF_TBL_TBL_UL_ADDR_L_REG_TBL_UL_ADDR_L_WIDTH 32
#define HIF_TBL_TBL_UL_ADDR_L_REG_TBL_UL_ADDR_L_MAX_VAL 0xffffffff
#define HIF_TBL_TBL_UL_ADDR_L_REG_TBL_UL_ADDR_L_MIN_VAL 0x0

#define HIF_TBL_TBL_UL_ADDR_H_REG_ADDR   0xa1060084
#define HIF_TBL_TBL_UL_ADDR_H_REG_WIDTH  32
#define HIF_TBL_TBL_UL_ADDR_H_REG_LENGTH 32
#define HIF_TBL_TBL_UL_ADDR_H_REG_TBL_UL_ADDR_H_MASK  0xffffffff
#define HIF_TBL_TBL_UL_ADDR_H_REG_TBL_UL_ADDR_H_SHIFT 0
#define HIF_TBL_TBL_UL_ADDR_H_REG_TBL_UL_ADDR_H_WIDTH 32
#define HIF_TBL_TBL_UL_ADDR_H_REG_TBL_UL_ADDR_H_MAX_VAL 0xffffffff
#define HIF_TBL_TBL_UL_ADDR_H_REG_TBL_UL_ADDR_H_MIN_VAL 0x0

#define HIF_TBL_TBL_UL_START_REG_ADDR   0xa1060088
#define HIF_TBL_TBL_UL_START_REG_WIDTH  32
#define HIF_TBL_TBL_UL_START_REG_LENGTH 32
#define HIF_TBL_TBL_UL_START_REG_TBL_UL_START_MASK  0x1
#define HIF_TBL_TBL_UL_START_REG_TBL_UL_START_SHIFT 0
#define HIF_TBL_TBL_UL_START_REG_TBL_UL_START_WIDTH 1
#define HIF_TBL_TBL_UL_START_REG_TBL_UL_START_MAX_VAL 0x1
#define HIF_TBL_TBL_UL_START_REG_TBL_UL_START_MIN_VAL 0x0

#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_ADDR   0xa106008c
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_WIDTH  32
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_LENGTH 32
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_CFG_RDY_ALLOWANCE_MASK  0x1f
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_CFG_RDY_ALLOWANCE_SHIFT 0
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_CFG_RDY_ALLOWANCE_WIDTH 5
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_CFG_RDY_ALLOWANCE_MAX_VAL 0x1f
#define HIF_TBL_UL_CBT_CFG_RDY_ALLOWANCE_REG_CFG_RDY_ALLOWANCE_MIN_VAL 0x0

#define HIF_TBL_UL_RX_PCIE_RSP_ERR_REG_ADDR   0xa1060090
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_REG_WIDTH  32
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_REG_LENGTH 32
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_REG_UL_RX_PCIE_RSP_ERR_MASK  0x1
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_REG_UL_RX_PCIE_RSP_ERR_SHIFT 0
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_REG_UL_RX_PCIE_RSP_ERR_WIDTH 1

#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_ADDR   0xa1060094
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_WIDTH  32
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_LENGTH 32
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_UL_RX_PCIE_RSP_ERR_INT_MASK_MASK  0x1
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_UL_RX_PCIE_RSP_ERR_INT_MASK_SHIFT 0
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_UL_RX_PCIE_RSP_ERR_INT_MASK_WIDTH 1
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_UL_RX_PCIE_RSP_ERR_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_UL_RX_PCIE_RSP_ERR_INT_MASK_REG_UL_RX_PCIE_RSP_ERR_INT_MASK_MIN_VAL 0x0

#define HIF_TBL_UL_RX_PP2TBL_VLD_CNT_REG_ADDR   0xa1060098
#define HIF_TBL_UL_RX_PP2TBL_VLD_CNT_REG_WIDTH  32
#define HIF_TBL_UL_RX_PP2TBL_VLD_CNT_REG_LENGTH 32
#define HIF_TBL_UL_RX_PP2TBL_VLD_CNT_REG_UL_RX_PP2TBL_VLD_MASK  0xffff
#define HIF_TBL_UL_RX_PP2TBL_VLD_CNT_REG_UL_RX_PP2TBL_VLD_SHIFT 0
#define HIF_TBL_UL_RX_PP2TBL_VLD_CNT_REG_UL_RX_PP2TBL_VLD_WIDTH 16

#define HIF_TBL_UL_RX_PP2TBL_SOF_CNT_REG_ADDR   0xa106009c
#define HIF_TBL_UL_RX_PP2TBL_SOF_CNT_REG_WIDTH  32
#define HIF_TBL_UL_RX_PP2TBL_SOF_CNT_REG_LENGTH 32
#define HIF_TBL_UL_RX_PP2TBL_SOF_CNT_REG_UL_RX_PP2TBL_SOF_MASK  0xffff
#define HIF_TBL_UL_RX_PP2TBL_SOF_CNT_REG_UL_RX_PP2TBL_SOF_SHIFT 0
#define HIF_TBL_UL_RX_PP2TBL_SOF_CNT_REG_UL_RX_PP2TBL_SOF_WIDTH 16

#define HIF_TBL_UL_RX_PP2TBL_EOF_CNT_REG_ADDR   0xa10600a0
#define HIF_TBL_UL_RX_PP2TBL_EOF_CNT_REG_WIDTH  32
#define HIF_TBL_UL_RX_PP2TBL_EOF_CNT_REG_LENGTH 32
#define HIF_TBL_UL_RX_PP2TBL_EOF_CNT_REG_UL_RX_PP2TBL_EOF_MASK  0xffff
#define HIF_TBL_UL_RX_PP2TBL_EOF_CNT_REG_UL_RX_PP2TBL_EOF_SHIFT 0
#define HIF_TBL_UL_RX_PP2TBL_EOF_CNT_REG_UL_RX_PP2TBL_EOF_WIDTH 16

#define HIF_TBL_UL_TX_PCIE_ENTRY_CNT_REG_ADDR   0xa10600a4
#define HIF_TBL_UL_TX_PCIE_ENTRY_CNT_REG_WIDTH  32
#define HIF_TBL_UL_TX_PCIE_ENTRY_CNT_REG_LENGTH 32
#define HIF_TBL_UL_TX_PCIE_ENTRY_CNT_REG_UL_TX_PCIE_ENTRY_MASK  0xffff
#define HIF_TBL_UL_TX_PCIE_ENTRY_CNT_REG_UL_TX_PCIE_ENTRY_SHIFT 0
#define HIF_TBL_UL_TX_PCIE_ENTRY_CNT_REG_UL_TX_PCIE_ENTRY_WIDTH 16

#define HIF_TBL_UL_TX_PCIE_LAST_CNT_REG_ADDR   0xa10600a8
#define HIF_TBL_UL_TX_PCIE_LAST_CNT_REG_WIDTH  32
#define HIF_TBL_UL_TX_PCIE_LAST_CNT_REG_LENGTH 32
#define HIF_TBL_UL_TX_PCIE_LAST_CNT_REG_UL_TX_PCIE_LAST_MASK  0xffff
#define HIF_TBL_UL_TX_PCIE_LAST_CNT_REG_UL_TX_PCIE_LAST_SHIFT 0
#define HIF_TBL_UL_TX_PCIE_LAST_CNT_REG_UL_TX_PCIE_LAST_WIDTH 16

#define HIF_TBL_UL_RX_PCIE_ACK_CNT_REG_ADDR   0xa10600ac
#define HIF_TBL_UL_RX_PCIE_ACK_CNT_REG_WIDTH  32
#define HIF_TBL_UL_RX_PCIE_ACK_CNT_REG_LENGTH 32
#define HIF_TBL_UL_RX_PCIE_ACK_CNT_REG_UL_RX_PCIE_ACK_MASK  0xffff
#define HIF_TBL_UL_RX_PCIE_ACK_CNT_REG_UL_RX_PCIE_ACK_SHIFT 0
#define HIF_TBL_UL_RX_PCIE_ACK_CNT_REG_UL_RX_PCIE_ACK_WIDTH 16

#define HIF_TBL_UL_RX_PP2TBL_LAST_CNT_REG_ADDR   0xa10600b4
#define HIF_TBL_UL_RX_PP2TBL_LAST_CNT_REG_WIDTH  32
#define HIF_TBL_UL_RX_PP2TBL_LAST_CNT_REG_LENGTH 32
#define HIF_TBL_UL_RX_PP2TBL_LAST_CNT_REG_UL_RX_PP2TBL_LAST_MASK  0xffff
#define HIF_TBL_UL_RX_PP2TBL_LAST_CNT_REG_UL_RX_PP2TBL_LAST_SHIFT 0
#define HIF_TBL_UL_RX_PP2TBL_LAST_CNT_REG_UL_RX_PP2TBL_LAST_WIDTH 16

#define HIF_TBL_UL_TX_TBL2IRQ_RD_DONE_CNT_REG_ADDR   0xa10600b8
#define HIF_TBL_UL_TX_TBL2IRQ_RD_DONE_CNT_REG_WIDTH  32
#define HIF_TBL_UL_TX_TBL2IRQ_RD_DONE_CNT_REG_LENGTH 32
#define HIF_TBL_UL_TX_TBL2IRQ_RD_DONE_CNT_REG_UL_TX_TBL2IRQ_RD_DONE_MASK  0xffff
#define HIF_TBL_UL_TX_TBL2IRQ_RD_DONE_CNT_REG_UL_TX_TBL2IRQ_RD_DONE_SHIFT 0
#define HIF_TBL_UL_TX_TBL2IRQ_RD_DONE_CNT_REG_UL_TX_TBL2IRQ_RD_DONE_WIDTH 16

#define HIF_TBL_FIFO_AFUL_TH_REG_ADDR   0xa10600bc
#define HIF_TBL_FIFO_AFUL_TH_REG_WIDTH  32
#define HIF_TBL_FIFO_AFUL_TH_REG_LENGTH 32
#define HIF_TBL_FIFO_AFUL_TH_REG_DL_FIFO_AFUL_TH_MASK  0xff
#define HIF_TBL_FIFO_AFUL_TH_REG_DL_FIFO_AFUL_TH_SHIFT 0
#define HIF_TBL_FIFO_AFUL_TH_REG_DL_FIFO_AFUL_TH_WIDTH 8
#define HIF_TBL_FIFO_AFUL_TH_REG_DL_FIFO_AFUL_TH_MAX_VAL 0xff
#define HIF_TBL_FIFO_AFUL_TH_REG_DL_FIFO_AFUL_TH_MIN_VAL 0x0
#define HIF_TBL_FIFO_AFUL_TH_REG_TBL_LAST_FLAG_DL_FIFO_AFUL_TH_MASK  0x3f00
#define HIF_TBL_FIFO_AFUL_TH_REG_TBL_LAST_FLAG_DL_FIFO_AFUL_TH_SHIFT 8
#define HIF_TBL_FIFO_AFUL_TH_REG_TBL_LAST_FLAG_DL_FIFO_AFUL_TH_WIDTH 6
#define HIF_TBL_FIFO_AFUL_TH_REG_TBL_LAST_FLAG_DL_FIFO_AFUL_TH_MAX_VAL 0x3f
#define HIF_TBL_FIFO_AFUL_TH_REG_TBL_LAST_FLAG_DL_FIFO_AFUL_TH_MIN_VAL 0x0

#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_ADDR   0xa10600c4
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_WIDTH  32
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_LENGTH 32
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_DL_FIFO_OVFL_MASK  0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_DL_FIFO_OVFL_SHIFT 0
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_DL_FIFO_OVFL_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL2ADPT_CREDIT_OVFL_MASK  0x2
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL2ADPT_CREDIT_OVFL_SHIFT 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL2ADPT_CREDIT_OVFL_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL_LAST_FLAG_FIFO_OVFL_MASK  0x4
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL_LAST_FLAG_FIFO_OVFL_SHIFT 2
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL_LAST_FLAG_FIFO_OVFL_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_DL_FIFO_UNFL_MASK  0x8
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_DL_FIFO_UNFL_SHIFT 3
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_DL_FIFO_UNFL_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL2ADPT_CREDIT_UNFL_MASK  0x10
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL2ADPT_CREDIT_UNFL_SHIFT 4
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL2ADPT_CREDIT_UNFL_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL_LAST_FLAG_FIFO_UNFL_MASK  0x20
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL_LAST_FLAG_FIFO_UNFL_SHIFT 5
#define HIF_TBL_TBL2ADPT_FIFO_INT_REG_TBL_LAST_FLAG_FIFO_UNFL_WIDTH 1

#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_ADDR   0xa10600c8
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_WIDTH  32
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_LENGTH 32
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_OVFL_INT_MASK_MASK  0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_OVFL_INT_MASK_SHIFT 0
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_OVFL_INT_MASK_MASK  0x2
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_OVFL_INT_MASK_SHIFT 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_OVFL_INT_MASK_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_OVFL_INT_MASK_MASK  0x4
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_OVFL_INT_MASK_SHIFT 2
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_OVFL_INT_MASK_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_OVFL_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_OVFL_INT_MASK_MIN_VAL 0x0
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_UNFL_INT_MASK_MASK  0x8
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_UNFL_INT_MASK_SHIFT 3
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_DL_FIFO_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_UNFL_INT_MASK_MASK  0x10
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_UNFL_INT_MASK_SHIFT 4
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_UNFL_INT_MASK_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL2ADPT_CREDIT_UNFL_INT_MASK_MIN_VAL 0x0
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_UNFL_INT_MASK_MASK  0x20
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_UNFL_INT_MASK_SHIFT 5
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_UNFL_INT_MASK_WIDTH 1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_UNFL_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TBL2ADPT_FIFO_INT_MASK_REG_TBL_LAST_FLAG_FIFO_UNFL_INT_MASK_MIN_VAL 0x0

#define HIF_TBL_MEM_ERROR_INT_ADDR   0xa10600d0
#define HIF_TBL_MEM_ERROR_INT_WIDTH  32
#define HIF_TBL_MEM_ERROR_INT_LENGTH 32
#define HIF_TBL_MEM_ERROR_INT_DL_FIFO_MEM_SB_ERR_MASK  0x1
#define HIF_TBL_MEM_ERROR_INT_DL_FIFO_MEM_SB_ERR_SHIFT 0
#define HIF_TBL_MEM_ERROR_INT_DL_FIFO_MEM_SB_ERR_WIDTH 1
#define HIF_TBL_MEM_ERROR_INT_DL_FIFO_MEM_DB_ERR_MASK  0x2
#define HIF_TBL_MEM_ERROR_INT_DL_FIFO_MEM_DB_ERR_SHIFT 1
#define HIF_TBL_MEM_ERROR_INT_DL_FIFO_MEM_DB_ERR_WIDTH 1

#define HIF_TBL_TIMEOUT_INT_REG_ADDR   0xa10600d8
#define HIF_TBL_TIMEOUT_INT_REG_WIDTH  32
#define HIF_TBL_TIMEOUT_INT_REG_LENGTH 32
#define HIF_TBL_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_MASK  0x1
#define HIF_TBL_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_SHIFT 0
#define HIF_TBL_TIMEOUT_INT_REG_CSR_ERR_FLAG_REG_TIMEOUT_WIDTH 1

#define HIF_TBL_TIMEOUT_INT_MASK_REG_ADDR   0xa10600dc
#define HIF_TBL_TIMEOUT_INT_MASK_REG_WIDTH  32
#define HIF_TBL_TIMEOUT_INT_MASK_REG_LENGTH 32
#define HIF_TBL_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MASK  0x1
#define HIF_TBL_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_SHIFT 0
#define HIF_TBL_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_WIDTH 1
#define HIF_TBL_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MAX_VAL 0x1
#define HIF_TBL_TIMEOUT_INT_MASK_REG_CSR_ERR_FLAG_REG_TIMEOUT_INT_MASK_MIN_VAL 0x0

#define HIF_TBL_TIMEOUT_CFG_REG_ADDR   0xa10600e0
#define HIF_TBL_TIMEOUT_CFG_REG_WIDTH  32
#define HIF_TBL_TIMEOUT_CFG_REG_LENGTH 32
#define HIF_TBL_TIMEOUT_CFG_REG_TIMEOUT_PARA_MASK  0xffff
#define HIF_TBL_TIMEOUT_CFG_REG_TIMEOUT_PARA_SHIFT 0
#define HIF_TBL_TIMEOUT_CFG_REG_TIMEOUT_PARA_WIDTH 16
#define HIF_TBL_TIMEOUT_CFG_REG_TIMEOUT_PARA_MAX_VAL 0xffff
#define HIF_TBL_TIMEOUT_CFG_REG_TIMEOUT_PARA_MIN_VAL 0x0

#endif
