#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 16 13:10:02 2020
# Process ID: 3300
# Current directory: G:/ustc_ca2020_lab/RISCV_lab2_CSR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3004 G:\ustc_ca2020_lab\RISCV_lab2_CSR\RISCV_lab2.xpr
# Log file: G:/ustc_ca2020_lab/RISCV_lab2_CSR/vivado.log
# Journal file: G:/ustc_ca2020_lab/RISCV_lab2_CSR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.xpr
INFO: [Project 1-313] Project file moved from 'G:/ustc_ca2020_lab/RISCV_lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 846.320 ; gain = 173.566
update_compile_order -fileset sources_1
file mkdir G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new
close [ open G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrFile.v w ]
add_files G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrFile.v
update_compile_order -fileset sources_1
close [ open G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrCalUnit.v w ]
add_files G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrCalUnit.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrCalUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrCalUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xelab -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v:301]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CsrFile
Compiling module xil_defaultlib.CsrCalUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim/xsim.dir/testBench_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 91.648 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 16 22:56:36 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 874.719 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -view {G:/ustc_ca2020_lab/RISCV_lab2_CSR/seg12.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config G:/ustc_ca2020_lab/RISCV_lab2_CSR/seg12.wcfg
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600000ns
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 171
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 924.770 ; gain = 50.051
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 924.770 ; gain = 50.051
current_wave_config {seg12.wcfg}
seg12.wcfg
add_wave {{/testBench/RV32ICore1/CsrFile1/csrs}} {{/testBench/RV32ICore1/CsrFile1/csrs[13]}} {{/testBench/RV32ICore1/CsrFile1/csrs[12]}} {{/testBench/RV32ICore1/CsrFile1/csrs[11]}} {{/testBench/RV32ICore1/CsrFile1/csrs[10]}} 
WARNING: [Wavedata 42-489] Can't add object "/testBench/RV32ICore1/CsrFile1/csrs" to the wave window because it has 131072 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 924.770 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xelab -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v:301]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 171
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 924.770 ; gain = 0.000
save_wave_config {G:/ustc_ca2020_lab/RISCV_lab2_CSR/seg12.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrCalUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrCalUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xelab -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v:301]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CsrFile
Compiling module xil_defaultlib.CsrCalUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 171
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 924.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Addr_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR_Target_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchDecision
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerDecoder
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrCalUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrCalUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/new/CsrFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CsrFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/DataCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataCache
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/DataExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_Generator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op1_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Op2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_IF
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32ICore
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg2_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Result_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_Data_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xelab -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v:301]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Op2_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CsrFile
Compiling module xil_defaultlib.CsrCalUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.DataCache
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.testBench
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 76. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 90. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 101. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 115. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testBench_behav -key {Behavioral:sim_1:Functional:testBench} -tclbatch {testBench.tcl} -view {G:/ustc_ca2020_lab/RISCV_lab2_CSR/seg12.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config G:/ustc_ca2020_lab/RISCV_lab2_CSR/seg12.wcfg
source testBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 600000ns
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 171
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 600000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 924.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xelab -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v:301]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 171
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 924.770 ; gain = 0.000
current_wave_config {seg12.wcfg}
seg12.wcfg
add_wave {{/testBench/RV32ICore1/RegisterFile1/reg_file[31]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[30]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[29]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[28]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[27]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[26]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[25]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[24]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[23]}} {{/testBench/RV32ICore1/RegisterFile1/reg_file[22]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.sim/sim_1/behav/xsim'
"xelab -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c8ab8ad1bff34c48b9e058f6e2bcbe59 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'src_reg_en_EX' [G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v:301]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
Initialing reg values...
Loading DataCache Content from file...
Loading InstCache Content from file...
Start Instruction Execution!
Finish Instruction Execution!
Saving DataCache Content to file...
Saving InstCache Content to file...
Simulation Ended!
$stop called at time : 449238 ns : File "G:/ustc_ca2020_lab/RISCV_lab2_CSR/RISCV_lab2.srcs/sim_1/imports/Simulation/testBench.v" Line 171
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 924.770 ; gain = 0.000
save_wave_config {G:/ustc_ca2020_lab/RISCV_lab2_CSR/seg12.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 23:28:44 2020...
