// Seed: 3131202901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31
);
  inout wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  output logic [7:0] id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_32 = id_3;
  assign id_11[-1'b0] = "";
endmodule
module module_1 #(
    parameter id_4 = 32'd34,
    parameter id_5 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire _id_5;
  output wire _id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_3,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6,
      id_3,
      id_8,
      id_1,
      id_6,
      id_2,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_3,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_3,
      id_7,
      id_6,
      id_6,
      id_3
  );
  inout logic [7:0] id_1;
  always @(id_6) begin : LABEL_0
    $signed(36);
    ;
    SystemTFIdentifier(id_1,, -1'b0 == id_5, id_1[id_5]);
  end
  logic [id_4 : -1] id_9 = id_5;
  logic id_10;
  ;
endmodule
