===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3601 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2330 ( 13.5%)    0.2330 ( 17.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1846 ( 10.7%)    0.1846 ( 13.6%)    Parse modules
    0.0442 (  2.6%)    0.0442 (  3.3%)    Verify circuit
    1.1776 ( 68.2%)    0.8114 ( 59.7%)  'firrtl.circuit' Pipeline
    0.1259 (  7.3%)    0.0705 (  5.2%)    'firrtl.module' Pipeline
    0.1150 (  6.7%)    0.0645 (  4.7%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0109 (  0.6%)    0.0060 (  0.4%)      LowerCHIRRTLPass
    0.0122 (  0.7%)    0.0122 (  0.9%)    InferWidths
    0.0609 (  3.5%)    0.0609 (  4.5%)    InferResets
    0.0048 (  0.3%)    0.0048 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0102 (  0.6%)    0.0102 (  0.7%)    WireDFT
    0.0105 (  0.6%)    0.0105 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0612 (  3.5%)    0.0612 (  4.5%)    LowerFIRRTLTypes
    0.6935 ( 40.2%)    0.3828 ( 28.1%)    'firrtl.module' Pipeline
    0.0887 (  5.1%)    0.0541 (  4.0%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.1%)      RemoveInvalid
    0.5698 ( 33.0%)    0.3102 ( 22.8%)      Canonicalizer
    0.0337 (  1.9%)    0.0178 (  1.3%)      InferReadWrite
    0.0236 (  1.4%)    0.0236 (  1.7%)    Inliner
    0.0255 (  1.5%)    0.0255 (  1.9%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1194 (  6.9%)    0.1194 (  8.8%)    'firrtl.module' Pipeline
    0.1194 (  6.9%)    0.1194 (  8.8%)      Canonicalizer
    0.0106 (  0.6%)    0.0106 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0099 (  0.6%)    0.0099 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1129 (  6.5%)    0.1129 (  8.3%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0959 (  5.6%)    0.0959 (  7.1%)  'hw.module' Pipeline
    0.0250 (  1.4%)    0.0250 (  1.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0603 (  3.5%)    0.0603 (  4.4%)    Canonicalizer
    0.0106 (  0.6%)    0.0106 (  0.8%)    HWCleanup
    0.0148 (  0.9%)    0.0148 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0139 (  0.8%)    0.0139 (  1.0%)    PrettifyVerilog
    0.0873 (  5.1%)    0.0873 (  6.4%)  ExportVerilog
    0.0010 (  0.1%)    0.0010 (  0.1%)  Rest
    1.7263 (100.0%)    1.3601 (100.0%)  Total

{
  totalTime: 1.368,
  maxMemory: 73519104
}
