#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 03:39:31 2022
# Process ID: 13220
# Current directory: C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1508 C:\Users\dhritiman\Downloads\Mini_Proj_report_GRP1\pipelined_recreated\pipelined_recreated.xpr
# Log file: C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/vivado.log
# Journal file: C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.xpr
INFO: [Project 1-313] Project file moved from 'D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated' since last save.
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/hetal/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.gen/sources_1', nor could it be found using path 'D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1007.184 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010iclg225-1L
Top: sys
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1294.852 ; gain = 249.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:22]
INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/instructionMemory.v:23]
	Parameter propDelay bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (1#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/instructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlLogic' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/controlLogic.v:5]
INFO: [Synth 8-6155] done synthesizing module 'controlLogic' (2#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/controlLogic.v:5]
INFO: [Synth 8-6157] synthesizing module 'programCounter' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/programCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'programCounter' (3#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/programCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (5#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (6#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
WARNING: [Synth 8-689] width (72) of port connection 'outData' does not match port width (74) of module 'pipeline' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:165]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v:23]
	Parameter propDealay bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v:57]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (7#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/signExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (8#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/signExtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'shiftLeft' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/shiftLeft.v:23]
	Parameter shiftAmnt bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftLeft' (9#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/shiftLeft.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 281 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (9#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
WARNING: [Synth 8-689] width (150) of port connection 'outData' does not match port width (281) of module 'pipeline__parameterized0' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:199]
INFO: [Synth 8-6157] synthesizing module 'Mux4_1' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_1' (10#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v:23]
WARNING: [Synth 8-7071] port 'control' of module 'Mux4_1' is unconnected for instance 'muxA' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:203]
WARNING: [Synth 8-7023] instance 'muxA' of module 'Mux4_1' has 6 connections declared, but only 5 given [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:203]
WARNING: [Synth 8-7071] port 'control' of module 'Mux4_1' is unconnected for instance 'muxB' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:211]
WARNING: [Synth 8-7023] instance 'muxB' of module 'Mux4_1' has 6 connections declared, but only 5 given [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:211]
INFO: [Synth 8-6157] synthesizing module 'forwardingUnit' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/forwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'forwardingUnit' (11#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/forwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/alu.v:23]
	Parameter propDealay bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (12#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/dataMemory.v:22]
	Parameter propDelay bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (13#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/dataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 269 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (13#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
WARNING: [Synth 8-689] width (71) of port connection 'outData' does not match port width (269) of module 'pipeline__parameterized2' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:270]
INFO: [Synth 8-6155] done synthesizing module 'sys' (14#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1367.852 ; gain = 322.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.852 ; gain = 322.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.852 ; gain = 322.488
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1367.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.090 ; gain = 550.727
41 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1596.090 ; gain = 588.906
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1681.660 ; gain = 59.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:22]
INFO: [Synth 8-6157] synthesizing module 'instructionMemory' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/instructionMemory.v:23]
	Parameter propDelay bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instructionMemory' (1#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/instructionMemory.v:23]
INFO: [Synth 8-6157] synthesizing module 'controlLogic' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/controlLogic.v:5]
INFO: [Synth 8-6155] done synthesizing module 'controlLogic' (2#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/controlLogic.v:5]
INFO: [Synth 8-6157] synthesizing module 'programCounter' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/programCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'programCounter' (3#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/programCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (4#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux__parameterized0' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux__parameterized0' (5#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (6#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
WARNING: [Synth 8-689] width (72) of port connection 'outData' does not match port width (74) of module 'pipeline' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:165]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v:23]
	Parameter propDealay bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v:57]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (7#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/registerFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'signExtend' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/signExtend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (8#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/signExtend.v:23]
INFO: [Synth 8-6157] synthesizing module 'shiftLeft' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/shiftLeft.v:23]
	Parameter shiftAmnt bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftLeft' (9#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/shiftLeft.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized0' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 281 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized0' (9#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
WARNING: [Synth 8-689] width (150) of port connection 'outData' does not match port width (281) of module 'pipeline__parameterized0' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:199]
INFO: [Synth 8-6157] synthesizing module 'Mux4_1' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_1' (10#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/Mux4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'forwardingUnit' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/forwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'forwardingUnit' (11#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/forwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/alu.v:23]
	Parameter propDealay bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized1' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 72 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized1' (12#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
INFO: [Synth 8-6157] synthesizing module 'dataMemory' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/dataMemory.v:22]
	Parameter propDelay bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dataMemory' (13#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/dataMemory.v:22]
INFO: [Synth 8-6157] synthesizing module 'pipeline__parameterized2' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
	Parameter Width bound to: 269 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipeline__parameterized2' (13#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/imports/pipeline.v:23]
WARNING: [Synth 8-689] width (71) of port connection 'outData' does not match port width (269) of module 'pipeline__parameterized2' [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:272]
INFO: [Synth 8-6155] done synthesizing module 'sys' (14#1) [C:/Users/dhritiman/Downloads/Mini_Proj_report_GRP1/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1722.922 ; gain = 100.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1745.605 ; gain = 123.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1745.605 ; gain = 123.094
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1750.543 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1750.543 ; gain = 128.031
