$date
	Sun Oct  9 02:21:34 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoder_t $end
$var wire 4 ! y [3:0] $end
$var reg 4 " C [3:0] $end
$scope module uut $end
$var wire 4 # C [3:0] $end
$var wire 4 $ y [3:0] $end
$scope module M0 $end
$var wire 4 % I [0:3] $end
$var wire 2 & S [1:0] $end
$var wire 1 ' y $end
$upscope $end
$scope module M1 $end
$var wire 4 ( I [0:3] $end
$var wire 2 ) S [1:0] $end
$var wire 1 * y $end
$upscope $end
$scope module M2 $end
$var wire 4 + I [0:3] $end
$var wire 2 , S [1:0] $end
$var wire 1 - y $end
$upscope $end
$scope module M3 $end
$var wire 4 . I [0:3] $end
$var wire 2 / S [1:0] $end
$var wire 1 0 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
b1 /
b0 .
0-
b1 ,
b0 +
0*
b1 )
b1 (
0'
b1 &
b1010 %
b0 $
b1101 #
b1101 "
b0 !
$end
#1
b1 !
b1 $
1'
b0 &
b0 )
b0 ,
b0 /
b1100 "
b1100 #
#2
0'
b10 !
b10 $
1*
b11 (
b100 +
b11 &
b11 )
b11 ,
b11 /
b1011 "
b1011 #
#3
1'
b11 !
b11 $
1*
b10 &
b10 )
b10 ,
b10 /
b1010 "
b1010 #
#4
1-
0'
b100 !
b100 $
0*
b1 &
b1 )
b1 ,
b1 /
b1001 "
b1001 #
#5
b101 !
b101 $
1'
b1001 (
b1011 +
b10 &
b10 )
b10 ,
b10 /
b10 "
b10 #
#6
0'
b110 !
b110 $
1*
b11 &
b11 )
b11 ,
b11 /
b11 "
b11 #
#7
1'
1*
b111 !
b111 $
1-
b1001 +
b110 .
b0 &
b0 )
b0 ,
b0 /
b100 "
b100 #
#8
0'
0*
0-
b1000 !
b1000 $
10
b1 &
b1 )
b1 ,
b1 /
b101 "
b101 #
#9
b1001 !
b1001 $
1'
b10 &
b10 )
b10 ,
b10 /
b110 "
b110 #
#10
