library ieee;
use ieee.std_logic_1164.all;

package reg_map is

	constant reg_1 : std_logic_vector(31 downto 0) := X"0000_0000";	
	constant reg_2 : std_logic_vector(31 downto 0) := X"0000_0001";
	constant reg_3 : std_logic_vector(31 downto 0) := X"0000_0002";
	constant reg_4 : std_logic_vector(31 downto 0) := X"0000_0003";
	constant reg_5 : std_logic_vector(31 downto 0) := X"0000_0004";
	constant reg_6 : std_logic_vector(31 downto 0) := X"0000_0006";
	constant reg_7 : std_logic_vector(31 downto 0) := X"0000_0015";

	
end reg_map;

package body reg_map is
end reg_map;