#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cb4a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc9f90 .scope module, "tb" "tb" 3 129;
 .timescale -12 -12;
L_0x1cb2940 .functor NOT 1, L_0x1d22ab0, C4<0>, C4<0>, C4<0>;
L_0x1cb2e40 .functor XOR 3, L_0x1d22720, L_0x1d22850, C4<000>, C4<000>;
L_0x1cb35c0 .functor XOR 3, L_0x1cb2e40, L_0x1d22940, C4<000>, C4<000>;
v0x1d10320_0 .net *"_ivl_10", 2 0, L_0x1d22940;  1 drivers
v0x1d10420_0 .net *"_ivl_12", 2 0, L_0x1cb35c0;  1 drivers
v0x1d10500_0 .net *"_ivl_2", 2 0, L_0x1d22680;  1 drivers
v0x1d105c0_0 .net *"_ivl_4", 2 0, L_0x1d22720;  1 drivers
v0x1d106a0_0 .net *"_ivl_6", 2 0, L_0x1d22850;  1 drivers
v0x1d107d0_0 .net *"_ivl_8", 2 0, L_0x1cb2e40;  1 drivers
v0x1d108b0_0 .var "clk", 0 0;
v0x1d10950_0 .net "g_dut", 3 1, L_0x1d221e0;  1 drivers
v0x1d10a10_0 .net "g_ref", 3 1, L_0x1d21780;  1 drivers
v0x1d10ab0_0 .net "r", 3 1, v0x1d0e260_0;  1 drivers
v0x1d10b50_0 .net "resetn", 0 0, L_0x1cb2b80;  1 drivers
v0x1d10bf0_0 .var/2u "stats1", 159 0;
v0x1d10cd0_0 .var/2u "strobe", 0 0;
v0x1d10d90_0 .net "tb_match", 0 0, L_0x1d22ab0;  1 drivers
v0x1d10e30_0 .net "tb_mismatch", 0 0, L_0x1cb2940;  1 drivers
v0x1d10ed0_0 .net "wavedrom_enable", 0 0, v0x1d0e5c0_0;  1 drivers
v0x1d10f70_0 .net "wavedrom_title", 511 0, v0x1d0e660_0;  1 drivers
E_0x1cc5580/0 .event negedge, v0x1d0ce70_0;
E_0x1cc5580/1 .event posedge, v0x1d0ce70_0;
E_0x1cc5580 .event/or E_0x1cc5580/0, E_0x1cc5580/1;
L_0x1d22680 .concat [ 3 0 0 0], L_0x1d21780;
L_0x1d22720 .concat [ 3 0 0 0], L_0x1d21780;
L_0x1d22850 .concat [ 3 0 0 0], L_0x1d221e0;
L_0x1d22940 .concat [ 3 0 0 0], L_0x1d21780;
L_0x1d22ab0 .cmp/eeq 3, L_0x1d22680, L_0x1cb35c0;
S_0x1cca120 .scope module, "good1" "reference_module" 3 170, 3 4 0, S_0x1cc9f90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1ceae20 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1ceae60 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1ceaea0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1ceaee0 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
v0x1cba150_0 .net *"_ivl_12", 31 0, L_0x1d214a0;  1 drivers
L_0x7f54f33e20a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cbb580_0 .net *"_ivl_15", 29 0, L_0x7f54f33e20a8;  1 drivers
L_0x7f54f33e20f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1cb29b0_0 .net/2u *"_ivl_16", 31 0, L_0x7f54f33e20f0;  1 drivers
v0x1cb2c50_0 .net *"_ivl_18", 0 0, L_0x1d215e0;  1 drivers
v0x1cb2f10_0 .net *"_ivl_2", 31 0, L_0x1d111a0;  1 drivers
v0x1cb3710_0 .net *"_ivl_23", 31 0, L_0x1d21910;  1 drivers
L_0x7f54f33e2138 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cb3bd0_0 .net *"_ivl_26", 29 0, L_0x7f54f33e2138;  1 drivers
L_0x7f54f33e2180 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1d0c9c0_0 .net/2u *"_ivl_27", 31 0, L_0x7f54f33e2180;  1 drivers
v0x1d0caa0_0 .net *"_ivl_29", 0 0, L_0x1d21a90;  1 drivers
L_0x7f54f33e2018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d0cbf0_0 .net *"_ivl_5", 29 0, L_0x7f54f33e2018;  1 drivers
L_0x7f54f33e2060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1d0ccd0_0 .net/2u *"_ivl_6", 31 0, L_0x7f54f33e2060;  1 drivers
v0x1d0cdb0_0 .net *"_ivl_8", 0 0, L_0x1d21330;  1 drivers
v0x1d0ce70_0 .net "clk", 0 0, v0x1d108b0_0;  1 drivers
v0x1d0cf30_0 .net "g", 3 1, L_0x1d21780;  alias, 1 drivers
v0x1d0d010_0 .var "next", 1 0;
v0x1d0d0f0_0 .net "r", 3 1, v0x1d0e260_0;  alias, 1 drivers
v0x1d0d1d0_0 .net "resetn", 0 0, L_0x1cb2b80;  alias, 1 drivers
v0x1d0d3a0_0 .var "state", 1 0;
E_0x1cc5170 .event anyedge, v0x1d0d0f0_0, v0x1d0d3a0_0;
E_0x1cc6400 .event posedge, v0x1d0ce70_0;
L_0x1d111a0 .concat [ 2 30 0 0], v0x1d0d3a0_0, L_0x7f54f33e2018;
L_0x1d21330 .cmp/eq 32, L_0x1d111a0, L_0x7f54f33e2060;
L_0x1d214a0 .concat [ 2 30 0 0], v0x1d0d3a0_0, L_0x7f54f33e20a8;
L_0x1d215e0 .cmp/eq 32, L_0x1d214a0, L_0x7f54f33e20f0;
L_0x1d21780 .concat8 [ 1 1 1 0], L_0x1d21330, L_0x1d215e0, L_0x1d21a90;
L_0x1d21910 .concat [ 2 30 0 0], v0x1d0d3a0_0, L_0x7f54f33e2138;
L_0x1d21a90 .cmp/eq 32, L_0x1d21910, L_0x7f54f33e2180;
S_0x1d0d500 .scope module, "stim1" "stimulus_gen" 3 165, 3 37 0, S_0x1cc9f90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 3 "r";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1cb2b80 .functor NOT 1, v0x1d0e330_0, C4<0>, C4<0>, C4<0>;
v0x1d0e190_0 .net "clk", 0 0, v0x1d108b0_0;  alias, 1 drivers
v0x1d0e260_0 .var "r", 3 1;
v0x1d0e330_0 .var "reset", 0 0;
v0x1d0e400_0 .net "resetn", 0 0, L_0x1cb2b80;  alias, 1 drivers
v0x1d0e4d0_0 .net "tb_match", 0 0, L_0x1d22ab0;  alias, 1 drivers
v0x1d0e5c0_0 .var "wavedrom_enable", 0 0;
v0x1d0e660_0 .var "wavedrom_title", 511 0;
S_0x1d0d780 .scope task, "reset_test" "reset_test" 3 48, 3 48 0, S_0x1d0d500;
 .timescale -12 -12;
v0x1d0d9a0_0 .var/2u "arfail", 0 0;
v0x1d0da80_0 .var "async", 0 0;
v0x1d0db40_0 .var/2u "datafail", 0 0;
v0x1d0dbe0_0 .var/2u "srfail", 0 0;
E_0x1cefe20 .event negedge, v0x1d0ce70_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1cc6400;
    %wait E_0x1cc6400;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc6400;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1cefe20;
    %load/vec4 v0x1d0e4d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d0db40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %wait E_0x1cc6400;
    %load/vec4 v0x1d0e4d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d0d9a0_0, 0, 1;
    %wait E_0x1cc6400;
    %load/vec4 v0x1d0e4d0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1d0dbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %load/vec4 v0x1d0dbe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 62 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1d0d9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1d0da80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1d0db40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1d0da80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 64 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1d0dca0 .scope task, "wavedrom_start" "wavedrom_start" 3 75, 3 75 0, S_0x1d0d500;
 .timescale -12 -12;
v0x1d0dea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d0df80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 78, 3 78 0, S_0x1d0d500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d0e800 .scope module, "top_module1" "top_module" 3 176, 4 1 0, S_0x1cc9f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 3 "r";
    .port_info 3 /OUTPUT 3 "g";
P_0x1d0e9e0 .param/l "A" 0 4 9, C4<00>;
P_0x1d0ea20 .param/l "B" 0 4 10, C4<01>;
P_0x1d0ea60 .param/l "C" 0 4 11, C4<10>;
P_0x1d0eaa0 .param/l "D" 0 4 12, C4<11>;
v0x1d0ed00_0 .net *"_ivl_10", 0 0, L_0x1d21da0;  1 drivers
L_0x7f54f33e22a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1d0ee00_0 .net/2u *"_ivl_14", 1 0, L_0x7f54f33e22a0;  1 drivers
v0x1d0eee0_0 .net *"_ivl_16", 0 0, L_0x1d21ee0;  1 drivers
L_0x7f54f33e22e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1d0efb0_0 .net/2u *"_ivl_18", 0 0, L_0x7f54f33e22e8;  1 drivers
L_0x7f54f33e21c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1d0f090_0 .net/2u *"_ivl_2", 1 0, L_0x7f54f33e21c8;  1 drivers
L_0x7f54f33e2330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d0f1c0_0 .net/2u *"_ivl_20", 0 0, L_0x7f54f33e2330;  1 drivers
v0x1d0f2a0_0 .net *"_ivl_22", 0 0, L_0x1d22020;  1 drivers
L_0x7f54f33e2378 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x1d0f380_0 .net/2u *"_ivl_27", 1 0, L_0x7f54f33e2378;  1 drivers
v0x1d0f460_0 .net *"_ivl_29", 0 0, L_0x1d22370;  1 drivers
L_0x7f54f33e23c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1d0f5b0_0 .net/2u *"_ivl_31", 0 0, L_0x7f54f33e23c0;  1 drivers
L_0x7f54f33e2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d0f690_0 .net/2u *"_ivl_33", 0 0, L_0x7f54f33e2408;  1 drivers
v0x1d0f770_0 .net *"_ivl_35", 0 0, L_0x1d224a0;  1 drivers
v0x1d0f850_0 .net *"_ivl_4", 0 0, L_0x1d21c20;  1 drivers
L_0x7f54f33e2210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1d0f910_0 .net/2u *"_ivl_6", 0 0, L_0x7f54f33e2210;  1 drivers
L_0x7f54f33e2258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d0f9f0_0 .net/2u *"_ivl_8", 0 0, L_0x7f54f33e2258;  1 drivers
v0x1d0fad0_0 .net "clk", 0 0, v0x1d108b0_0;  alias, 1 drivers
v0x1d0fb70_0 .net "g", 3 1, L_0x1d221e0;  alias, 1 drivers
v0x1d0fd60_0 .net "r", 3 1, v0x1d0e260_0;  alias, 1 drivers
v0x1d0fe70_0 .net "resetn", 0 0, L_0x1cb2b80;  alias, 1 drivers
v0x1d0ff60_0 .var "state", 1 0;
E_0x1caa9f0/0 .event negedge, v0x1d0d1d0_0;
E_0x1caa9f0/1 .event posedge, v0x1d0ce70_0;
E_0x1caa9f0 .event/or E_0x1caa9f0/0, E_0x1caa9f0/1;
L_0x1d21c20 .cmp/eq 2, v0x1d0ff60_0, L_0x7f54f33e21c8;
L_0x1d21da0 .functor MUXZ 1, L_0x7f54f33e2258, L_0x7f54f33e2210, L_0x1d21c20, C4<>;
L_0x1d21ee0 .cmp/eq 2, v0x1d0ff60_0, L_0x7f54f33e22a0;
L_0x1d22020 .functor MUXZ 1, L_0x7f54f33e2330, L_0x7f54f33e22e8, L_0x1d21ee0, C4<>;
L_0x1d221e0 .concat8 [ 1 1 1 0], L_0x1d21da0, L_0x1d22020, L_0x1d224a0;
L_0x1d22370 .cmp/eq 2, v0x1d0ff60_0, L_0x7f54f33e2378;
L_0x1d224a0 .functor MUXZ 1, L_0x7f54f33e2408, L_0x7f54f33e23c0, L_0x1d22370, C4<>;
S_0x1d100c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 184, 3 184 0, S_0x1cc9f90;
 .timescale -12 -12;
E_0x1d102a0 .event anyedge, v0x1d10cd0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d10cd0_0;
    %nor/r;
    %assign/vec4 v0x1d10cd0_0, 0;
    %wait E_0x1d102a0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d0d500;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %pushi/vec4 0, 0, 32;
    %pad/s 1;
    %store/vec4 v0x1d0da80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1d0d780;
    %join;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cc6400;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %wait E_0x1cefe20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d0df80;
    %join;
    %wait E_0x1cc6400;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d0e330_0, 0;
    %wait E_0x1cc6400;
    %wait E_0x1cc6400;
    %pushi/vec4 500, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cefe20;
    %vpi_func 3 120 "$random" 32 {0 0 0};
    %pushi/vec4 63, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1d0e330_0, 0;
    %vpi_func 3 121 "$random" 32 {0 0 0};
    %pad/s 3;
    %assign/vec4 v0x1d0e260_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 124 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1cca120;
T_5 ;
    %wait E_0x1cc6400;
    %load/vec4 v0x1d0d1d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d0d3a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1d0d010_0;
    %assign/vec4 v0x1d0d3a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1cca120;
T_6 ;
    %wait E_0x1cc5170;
    %load/vec4 v0x1d0d3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x1d0d0f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x1d0d0f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x1d0d0f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
T_6.11 ;
T_6.9 ;
T_6.7 ;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x1d0d0f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %pad/s 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1d0d0f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %pad/s 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x1d0d0f0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %pad/s 2;
    %store/vec4 v0x1d0d010_0, 0, 2;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1d0e800;
T_7 ;
    %wait E_0x1caa9f0;
    %load/vec4 v0x1d0fe70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1d0ff60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.10, 10;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_7.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.9, 9;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_7.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.14, 10;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 1, 2;
    %and;
T_7.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.13, 9;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_7.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.18, 10;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_7.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
T_7.15 ;
T_7.12 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.21, 9;
    %load/vec4 v0x1d0fb70_0;
    %parti/s 1, 0, 2;
    %and;
T_7.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
T_7.22 ;
T_7.20 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.26, 9;
    %load/vec4 v0x1d0fb70_0;
    %parti/s 1, 1, 2;
    %and;
T_7.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 1, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.27, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
T_7.27 ;
T_7.25 ;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.32, 10;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
T_7.32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.31, 9;
    %load/vec4 v0x1d0fd60_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
T_7.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1d0ff60_0, 0;
T_7.29 ;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1cc9f90;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d108b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d10cd0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1cc9f90;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d108b0_0;
    %inv;
    %store/vec4 v0x1d108b0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1cc9f90;
T_10 ;
    %vpi_call/w 3 157 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 158 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d0e190_0, v0x1d10e30_0, v0x1d108b0_0, v0x1d10b50_0, v0x1d10ab0_0, v0x1d10a10_0, v0x1d10950_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1cc9f90;
T_11 ;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_11.1 ;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 196 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 197 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 198 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1cc9f90;
T_12 ;
    %wait E_0x1cc5580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d10bf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10bf0_0, 4, 32;
    %load/vec4 v0x1d10d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10bf0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d10bf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10bf0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x1d10a10_0;
    %load/vec4 v0x1d10a10_0;
    %load/vec4 v0x1d10950_0;
    %xor;
    %load/vec4 v0x1d10a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 213 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10bf0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x1d10bf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d10bf0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2afsm/2013_q2afsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/2013_q2afsm/iter0/response0/top_module.sv";
