
bsp.elf:     file format elf32-littlearm


Disassembly of section .text:

87800000 <_start>:
87800000:	e10f0000 	mrs	r0, CPSR
87800004:	e3c0001f 	bic	r0, r0, #31
87800008:	e3800013 	orr	r0, r0, #19
8780000c:	e129f000 	msr	CPSR_fc, r0
87800010:	e51fd000 	ldr	sp, [pc, #-0]	@ 87800018 <_start+0x18>
87800014:	ea000007 	b	87800038 <main>
87800018:	80200000 	eorhi	r0, r0, r0
8780001c:	00001941 	andeq	r1, r0, r1, asr #18
87800020:	61656100 	cmnvs	r5, r0, lsl #2
87800024:	01006962 	tsteq	r0, r2, ror #18
87800028:	0000000f 	andeq	r0, r0, pc
8780002c:	00543505 	subseq	r3, r4, r5, lsl #10
87800030:	01080306 	tsteq	r8, r6, lsl #6
87800034:	00000109 	andeq	r0, r0, r9, lsl #2

87800038 <main>:
87800038:	e92d4010 	push	{r4, lr}
8780003c:	eb00004c 	bl	87800174 <clk_init>
87800040:	eb000025 	bl	878000dc <led_init>
87800044:	eb00007f 	bl	87800248 <beep_init>
87800048:	e3a01001 	mov	r1, #1
8780004c:	e3a00000 	mov	r0, #0
87800050:	eb00003d 	bl	8780014c <led_switch>
87800054:	e3a00001 	mov	r0, #1
87800058:	eb000096 	bl	878002b8 <beep_switch>
8780005c:	e3a00ffa 	mov	r0, #1000	@ 0x3e8
87800060:	eb00005d 	bl	878001dc <delay>
87800064:	e3a01000 	mov	r1, #0
87800068:	e1a00001 	mov	r0, r1
8780006c:	eb000036 	bl	8780014c <led_switch>
87800070:	e3a00000 	mov	r0, #0
87800074:	eb00008f 	bl	878002b8 <beep_switch>
87800078:	e3a00ffa 	mov	r0, #1000	@ 0x3e8
8780007c:	eb000056 	bl	878001dc <delay>
87800080:	eafffff0 	b	87800048 <main+0x10>
87800084:	3a434347 	bcc	888d0da8 <__bss_end+0x10d0ad0>
87800088:	62552820 	subsvs	r2, r5, #32, 16	@ 0x200000
8780008c:	75746e75 	ldrbvc	r6, [r4, #-3701]!	@ 0xfffff18b
87800090:	2e333120 	rsfcssp	f3, f3, f0
87800094:	2d302e33 	ldccs	14, cr2, [r0, #-204]!	@ 0xffffff34
87800098:	75627536 	strbvc	r7, [r2, #-1334]!	@ 0xfffffaca
8780009c:	3275746e 	rsbscc	r7, r5, #1845493760	@ 0x6e000000
878000a0:	2e34327e 	mrccs	2, 1, r3, cr4, cr14, {3}
878000a4:	20293430 	eorcs	r3, r9, r0, lsr r4
878000a8:	332e3331 			@ <UNDEFINED> instruction: 0x332e3331
878000ac:	4100302e 	tstmi	r0, lr, lsr #32
878000b0:	00000029 	andeq	r0, r0, r9, lsr #32
878000b4:	62616561 	rsbvs	r6, r1, #406847488	@ 0x18400000
878000b8:	1f010069 	svcne	0x00010069
878000bc:	05000000 	streq	r0, [r0, #-0]
878000c0:	06005435 			@ <UNDEFINED> instruction: 0x06005435
878000c4:	09010803 	stmdbeq	r1, {r0, r1, fp}
878000c8:	14041201 	strne	r1, [r4], #-513	@ 0xfffffdff
878000cc:	17011501 	strne	r1, [r1, -r1, lsl #10]
878000d0:	19011803 	stmdbne	r1, {r0, r1, fp, ip}
878000d4:	1e021a01 	vmlane.f32	s2, s4, s2
878000d8:	00000002 	andeq	r0, r0, r2

878000dc <led_init>:
878000dc:	e3a00005 	mov	r0, #5
878000e0:	e59f2028 	ldr	r2, [pc, #40]	@ 87800110 <led_init+0x34>
878000e4:	e59f1028 	ldr	r1, [pc, #40]	@ 87800114 <led_init+0x38>
878000e8:	e59f3028 	ldr	r3, [pc, #40]	@ 87800118 <led_init+0x3c>
878000ec:	e5820068 	str	r0, [r2, #104]	@ 0x68
878000f0:	e58212f4 	str	r1, [r2, #756]	@ 0x2f4
878000f4:	e5932004 	ldr	r2, [r3, #4]
878000f8:	e3822008 	orr	r2, r2, #8
878000fc:	e5832004 	str	r2, [r3, #4]
87800100:	e5932000 	ldr	r2, [r3]
87800104:	e3c22008 	bic	r2, r2, #8
87800108:	e5832000 	str	r2, [r3]
8780010c:	e12fff1e 	bx	lr
87800110:	020e0000 	andeq	r0, lr, #0
87800114:	000010b0 	strheq	r1, [r0], -r0
87800118:	0209c000 	andeq	ip, r9, #0

8780011c <led_on>:
8780011c:	e59f200c 	ldr	r2, [pc, #12]	@ 87800130 <led_on+0x14>
87800120:	e5923000 	ldr	r3, [r2]
87800124:	e3c33008 	bic	r3, r3, #8
87800128:	e5823000 	str	r3, [r2]
8780012c:	e12fff1e 	bx	lr
87800130:	0209c000 	andeq	ip, r9, #0

87800134 <led_off>:
87800134:	e59f200c 	ldr	r2, [pc, #12]	@ 87800148 <led_off+0x14>
87800138:	e5923000 	ldr	r3, [r2]
8780013c:	e3833008 	orr	r3, r3, #8
87800140:	e5823000 	str	r3, [r2]
87800144:	e12fff1e 	bx	lr
87800148:	0209c000 	andeq	ip, r9, #0

8780014c <led_switch>:
8780014c:	e3500000 	cmp	r0, #0
87800150:	112fff1e 	bxne	lr
87800154:	e59f2014 	ldr	r2, [pc, #20]	@ 87800170 <led_switch+0x24>
87800158:	e3510001 	cmp	r1, #1
8780015c:	e5923000 	ldr	r3, [r2]
87800160:	03c33008 	biceq	r3, r3, #8
87800164:	13833008 	orrne	r3, r3, #8
87800168:	e5823000 	str	r3, [r2]
8780016c:	e12fff1e 	bx	lr
87800170:	0209c000 	andeq	ip, r9, #0

87800174 <clk_init>:
87800174:	e3e02000 	mvn	r2, #0
87800178:	e59f301c 	ldr	r3, [pc, #28]	@ 8780019c <clk_init+0x28>
8780017c:	e5832068 	str	r2, [r3, #104]	@ 0x68
87800180:	e583206c 	str	r2, [r3, #108]	@ 0x6c
87800184:	e5832070 	str	r2, [r3, #112]	@ 0x70
87800188:	e5832074 	str	r2, [r3, #116]	@ 0x74
8780018c:	e5832078 	str	r2, [r3, #120]	@ 0x78
87800190:	e583207c 	str	r2, [r3, #124]	@ 0x7c
87800194:	e5832080 	str	r2, [r3, #128]	@ 0x80
87800198:	e12fff1e 	bx	lr
8780019c:	020c4000 	andeq	r4, ip, #0

878001a0 <delay_short>:
878001a0:	e3a03000 	mov	r3, #0
878001a4:	e24dd008 	sub	sp, sp, #8
878001a8:	e58d3004 	str	r3, [sp, #4]
878001ac:	e59d3004 	ldr	r3, [sp, #4]
878001b0:	e1500003 	cmp	r0, r3
878001b4:	9a000006 	bls	878001d4 <delay_short+0x34>
878001b8:	e1a00000 	nop			@ (mov r0, r0)
878001bc:	e59d3004 	ldr	r3, [sp, #4]
878001c0:	e2833001 	add	r3, r3, #1
878001c4:	e58d3004 	str	r3, [sp, #4]
878001c8:	e59d3004 	ldr	r3, [sp, #4]
878001cc:	e1530000 	cmp	r3, r0
878001d0:	3afffff8 	bcc	878001b8 <delay_short+0x18>
878001d4:	e28dd008 	add	sp, sp, #8
878001d8:	e12fff1e 	bx	lr

878001dc <delay>:
878001dc:	e3a01000 	mov	r1, #0
878001e0:	e24dd008 	sub	sp, sp, #8
878001e4:	e58d1000 	str	r1, [sp]
878001e8:	e59d3000 	ldr	r3, [sp]
878001ec:	e1500003 	cmp	r0, r3
878001f0:	9a000011 	bls	8780023c <delay+0x60>
878001f4:	e59f2048 	ldr	r2, [pc, #72]	@ 87800244 <delay+0x68>
878001f8:	e58d1004 	str	r1, [sp, #4]
878001fc:	e59d3004 	ldr	r3, [sp, #4]
87800200:	e1530002 	cmp	r3, r2
87800204:	8a000006 	bhi	87800224 <delay+0x48>
87800208:	e1a00000 	nop			@ (mov r0, r0)
8780020c:	e59d3004 	ldr	r3, [sp, #4]
87800210:	e2833001 	add	r3, r3, #1
87800214:	e58d3004 	str	r3, [sp, #4]
87800218:	e59d3004 	ldr	r3, [sp, #4]
8780021c:	e1530002 	cmp	r3, r2
87800220:	9afffff8 	bls	87800208 <delay+0x2c>
87800224:	e59d3000 	ldr	r3, [sp]
87800228:	e2833001 	add	r3, r3, #1
8780022c:	e58d3000 	str	r3, [sp]
87800230:	e59d3000 	ldr	r3, [sp]
87800234:	e1530000 	cmp	r3, r0
87800238:	3affffee 	bcc	878001f8 <delay+0x1c>
8780023c:	e28dd008 	add	sp, sp, #8
87800240:	e12fff1e 	bx	lr
87800244:	000007fe 	strdeq	r0, [r0], -lr

87800248 <beep_init>:
87800248:	e3a00005 	mov	r0, #5
8780024c:	e59f2028 	ldr	r2, [pc, #40]	@ 8780027c <beep_init+0x34>
87800250:	e59f1028 	ldr	r1, [pc, #40]	@ 87800280 <beep_init+0x38>
87800254:	e59f3028 	ldr	r3, [pc, #40]	@ 87800284 <beep_init+0x3c>
87800258:	e582000c 	str	r0, [r2, #12]
8780025c:	e5821050 	str	r1, [r2, #80]	@ 0x50
87800260:	e5932004 	ldr	r2, [r3, #4]
87800264:	e3822002 	orr	r2, r2, #2
87800268:	e5832004 	str	r2, [r3, #4]
8780026c:	e5932000 	ldr	r2, [r3]
87800270:	e3c22002 	bic	r2, r2, #2
87800274:	e5832000 	str	r2, [r3]
87800278:	e12fff1e 	bx	lr
8780027c:	02290000 	eoreq	r0, r9, #0
87800280:	000010b0 	strheq	r1, [r0], -r0
87800284:	020ac000 	andeq	ip, sl, #0

87800288 <beep_on>:
87800288:	e59f200c 	ldr	r2, [pc, #12]	@ 8780029c <beep_on+0x14>
8780028c:	e5923000 	ldr	r3, [r2]
87800290:	e3c33002 	bic	r3, r3, #2
87800294:	e5823000 	str	r3, [r2]
87800298:	e12fff1e 	bx	lr
8780029c:	020ac000 	andeq	ip, sl, #0

878002a0 <beep_off>:
878002a0:	e59f200c 	ldr	r2, [pc, #12]	@ 878002b4 <beep_off+0x14>
878002a4:	e5923000 	ldr	r3, [r2]
878002a8:	e3833002 	orr	r3, r3, #2
878002ac:	e5823000 	str	r3, [r2]
878002b0:	e12fff1e 	bx	lr
878002b4:	020ac000 	andeq	ip, sl, #0

878002b8 <beep_switch>:
878002b8:	e59f2014 	ldr	r2, [pc, #20]	@ 878002d4 <beep_switch+0x1c>
878002bc:	e3500001 	cmp	r0, #1
878002c0:	e5923000 	ldr	r3, [r2]
878002c4:	03c33002 	biceq	r3, r3, #2
878002c8:	13833002 	orrne	r3, r3, #2
878002cc:	e5823000 	str	r3, [r2]
878002d0:	e12fff1e 	bx	lr
878002d4:	020ac000 	andeq	ip, sl, #0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_start-0x8672f2dc>
   4:	62552820 	subsvs	r2, r5, #32, 16	@ 0x200000
   8:	75746e75 	ldrbvc	r6, [r4, #-3701]!	@ 0xfffff18b
   c:	2e333120 	rsfcssp	f3, f3, f0
  10:	2d302e33 	ldccs	14, cr2, [r0, #-204]!	@ 0xffffff34
  14:	75627536 	strbvc	r7, [r2, #-1334]!	@ 0xfffffaca
  18:	3275746e 	rsbscc	r7, r5, #1845493760	@ 0x6e000000
  1c:	2e34327e 	mrccs	2, 1, r3, cr4, cr14, {3}
  20:	20293430 	eorcs	r3, r9, r0, lsr r4
  24:	332e3331 			@ <UNDEFINED> instruction: 0x332e3331
  28:	Address 0x28 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002541 	andeq	r2, r0, r1, asr #10
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001b 	andeq	r0, r0, fp, lsl r0
  10:	00543505 	subseq	r3, r4, r5, lsl #10
  14:	01080306 	tsteq	r8, r6, lsl #6
  18:	04120109 	ldreq	r0, [r2], #-265	@ 0xfffffef7
  1c:	01150114 	tsteq	r5, r4, lsl r1
  20:	01180317 	tsteq	r8, r7, lsl r3
  24:	Address 0x24 is out of bounds.

