INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:38:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 buffer12/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer13/dataReg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        4.637ns  (logic 0.860ns (18.545%)  route 3.777ns (81.455%))
  Logic Levels:           10  (CARRY4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=884, unset)          0.508     0.508    buffer12/clk
    SLICE_X7Y130         FDRE                                         r  buffer12/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y130         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer12/outs_reg[2]/Q
                         net (fo=3, routed)           0.506     1.230    buffer13/control/outs_reg[5][2]
    SLICE_X7Y131         LUT5 (Prop_lut5_I0_O)        0.043     1.273 r  buffer13/control/out0_valid_INST_0_i_15/O
                         net (fo=1, routed)           0.000     1.273    cmpi2/S[0]
    SLICE_X7Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.530 r  cmpi2/out0_valid_INST_0_i_5/CO[3]
                         net (fo=38, routed)          0.563     2.093    buffer23/fifo/Memory_reg[0][0]_0[0]
    SLICE_X7Y135         LUT6 (Prop_lut6_I0_O)        0.043     2.136 r  buffer23/fifo/memEnd_valid_i_3__0/O
                         net (fo=8, routed)           0.396     2.532    control_merge0/tehb/control/transmitValue_reg
    SLICE_X7Y137         LUT6 (Prop_lut6_I1_O)        0.043     2.575 f  control_merge0/tehb/control/transmitValue_i_3__11/O
                         net (fo=6, routed)           0.455     3.030    control_merge0/tehb/control/control_merge0_index
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.043     3.073 f  control_merge0/tehb/control/Empty_i_3__1/O
                         net (fo=3, routed)           0.246     3.319    fork26/control/generateBlocks[4].regblock/transmitValue_i_2__43_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.043     3.362 r  fork26/control/generateBlocks[4].regblock/outputValid_i_5/O
                         net (fo=1, routed)           0.357     3.719    buffer51/control/outs_reg[6]_inv_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I3_O)        0.043     3.762 f  buffer51/control/outputValid_i_2__5/O
                         net (fo=5, routed)           0.304     4.066    buffer39/control/transmitValue_i_4
    SLICE_X5Y132         LUT6 (Prop_lut6_I1_O)        0.043     4.109 r  buffer39/control/transmitValue_i_6/O
                         net (fo=1, routed)           0.391     4.500    fork9/control/generateBlocks[7].regblock/transmitValue_reg_2
    SLICE_X6Y134         LUT6 (Prop_lut6_I0_O)        0.043     4.543 r  fork9/control/generateBlocks[7].regblock/transmitValue_i_4/O
                         net (fo=13, routed)          0.285     4.827    fork5/control/generateBlocks[0].regblock/anyBlockStop
    SLICE_X6Y131         LUT5 (Prop_lut5_I4_O)        0.043     4.870 r  fork5/control/generateBlocks[0].regblock/dataReg[6]_i_1/O
                         net (fo=7, routed)           0.275     5.145    buffer13/E[0]
    SLICE_X6Y131         FDRE                                         r  buffer13/dataReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=884, unset)          0.483     6.183    buffer13/clk
    SLICE_X6Y131         FDRE                                         r  buffer13/dataReg_reg[3]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X6Y131         FDRE (Setup_fdre_C_CE)      -0.169     5.978    buffer13/dataReg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                  0.833    




