

================================================================
== Vitis HLS Report for 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_282_12'
================================================================
* Date:           Tue Apr  5 21:50:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        PII-2022-Grazzani-Rogora-Zaffiretti
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.075 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_282_12  |       17|       17|         2|          1|          1|    16|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      55|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|      42|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      42|     100|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln282_1_fu_147_p2  |         +|   0|  0|   7|           6|           6|
    |add_ln282_2_fu_126_p2  |         +|   0|  0|  13|           5|           1|
    |add_ln282_fu_141_p2    |         +|   0|  0|   7|           6|           6|
    |icmp_ln282_fu_120_p2   |      icmp|   0|  0|  10|           5|           6|
    |or_ln282_fu_181_p2     |        or|   0|  0|   8|           8|           8|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln282_fu_171_p2    |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  55|          39|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4              |   9|          2|    5|         10|
    |i_fu_58                           |   9|          2|    5|         10|
    |result_fu_54                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|   44|         88|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_58                           |   5|   0|    5|          0|
    |icmp_ln282_reg_224                |   1|   0|    1|          0|
    |result_fu_54                      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  42|   0|   42|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_282_12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_282_12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_282_12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_282_12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_282_12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_282_12|  return value|
|trunc_ln3            |   in|    6|     ap_none|                                         trunc_ln3|        scalar|
|c_addr_0_lcssa_idx   |   in|    6|     ap_none|                                c_addr_0_lcssa_idx|        scalar|
|c_address0           |  out|    6|   ap_memory|                                                 c|         array|
|c_ce0                |  out|    1|   ap_memory|                                                 c|         array|
|c_q0                 |   in|    8|   ap_memory|                                                 c|         array|
|t_address0           |  out|    4|   ap_memory|                                                 t|         array|
|t_ce0                |  out|    1|   ap_memory|                                                 t|         array|
|t_q0                 |   in|    8|   ap_memory|                                                 t|         array|
|result_1_out         |  out|    9|      ap_vld|                                      result_1_out|       pointer|
|result_1_out_ap_vld  |  out|    1|      ap_vld|                                      result_1_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

