INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab11_guess/Lab11_guess.srcs/sources_1/new/guess_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab11_guess/Lab11_guess.srcs/sim_1/new/guess_FSM_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module guess_FSM_test
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab11_guess/Lab11_guess.srcs/sim_1/new/guess_FSM_test.sv:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab11_guess/Lab11_guess.srcs/sim_1/new/guess_FSM_test.sv:41]
ERROR: [VRFC 10-2865] module 'guess_FSM_test' ignored due to previous errors [C:/Users/anlac/OneDrive/Documents/GitHub/DL202010_lackey/Lab11_guess/Lab11_guess.srcs/sim_1/new/guess_FSM_test.sv:3]
