Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/SecondYear/CO_Lab/MIPS/Top_module_tb_isim_beh.exe -prj E:/SecondYear/CO_Lab/MIPS/Top_module_tb_beh.prj work.Top_module_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/ipcore_dir/p_mem.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/ipcore_dir/D_memory.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Write_Back_Block.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Stall_Control_Block.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Register_Bank_Block.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/program_memory.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Jump_Control_Block.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Execution_Block.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/DC_block.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Data_Memory.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Top_module.v" into library work
Analyzing Verilog file "E:/SecondYear/CO_Lab/MIPS/Top_module_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/SecondYear/CO_Lab/MIPS/Execution_Block.v" Line 214: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module DC_block
Compiling module Stall_Control_Block
Compiling module Jump_Control_Block
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module p_mem
Compiling module program_memory
Compiling module Register_Bank_Block
Compiling module Twos_complement
Compiling module one_bit_full_adder
Compiling module full_adder
Compiling module Adder_16bit
Compiling module Subtract
Compiling module Right_arithmetic
Compiling module Execution_Block
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module D_memory
Compiling module Data_Memory
Compiling module Write_Back_Block
Compiling module Top_module
Compiling module Top_module_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 28 Verilog Units
Built simulation executable E:/SecondYear/CO_Lab/MIPS/Top_module_tb_isim_beh.exe
Fuse Memory Usage: 34076 KB
Fuse CPU Usage: 952 ms
