// Seed: 3395508244
module module_0 (
    output logic id_0,
    input id_1
    , id_25,
    output id_2,
    output id_3,
    input id_4,
    output id_5,
    input id_6
    , id_26,
    output logic id_7,
    output logic id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    input logic id_13
    , id_27,
    output logic id_14,
    output logic id_15,
    input id_16,
    input logic id_17,
    output logic id_18,
    input id_19,
    output logic id_20,
    input id_21,
    input id_22,
    input id_23,
    output id_24
);
  type_58(
      id_23, 1, 1
  );
  supply1 id_28, id_29, id_30, id_31, id_32;
  logic id_33;
  logic id_34;
  logic id_35;
  assign id_25 = 1;
  logic id_36;
  wire id_37, id_38;
  logic id_39;
  logic id_40;
  type_66(
      id_23, {1, 1}, id_12
  );
  assign id_37[1] = id_23;
  logic id_41;
  assign id_15 = id_41;
  logic id_42;
  assign id_15#(
      .id_38(id_17),
      .id_19(1)
  ) = id_29[1];
  logic id_43, id_44;
  logic id_45;
  logic id_46;
  logic id_47;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  input id_1;
  assign id_0 = 1 - id_2;
  assign id_8 = (id_19 ? 1 : id_19 !== 1);
  logic id_25;
  logic id_26;
  logic id_27;
  type_40(
      id_24, id_13, 1'b0
  );
  always @(posedge 1'b0)
    if (!id_12) id_15 = id_21 ? "" & 1'b0 : 1;
    else id_18 <= id_9;
  wor id_28, id_29;
  defparam id_30.id_31 = 1; defparam id_32.id_33 = 1;
  wire  id_34;
  logic id_35 = 1;
  logic id_36 = 1;
  assign id_28[1] = 1;
  assign id_34[1] = 1;
endmodule
