#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f1bf06d230 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -9;
P_0x55f1bf079270 .param/l "n" 0 2 4, +C4<00000000000000000000000000100000>;
v0x55f1bf0a38c0_0 .var "a", 31 0;
v0x55f1bf0a39a0_0 .var "b", 31 0;
v0x55f1bf0a3a60_0 .net "cero", 0 0, v0x55f1bf0a30e0_0;  1 drivers
v0x55f1bf0a3b50_0 .var "op", 3 0;
v0x55f1bf0a3c40_0 .net "result", 31 0, L_0x55f1bf0a4290;  1 drivers
S_0x55f1bf06d400 .scope module, "g" "alu" 2 10, 3 1 0, S_0x55f1bf06d230;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 4 "op"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "cero"
P_0x55f1bf059bd0 .param/l "n" 0 3 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a31e0_0 .net "a", 31 0, v0x55f1bf0a38c0_0;  1 drivers
v0x55f1bf0a32a0_0 .net "arithout", 31 0, L_0x55f1bf0a3ee0;  1 drivers
v0x55f1bf0a33f0_0 .net "b", 31 0, v0x55f1bf0a39a0_0;  1 drivers
v0x55f1bf0a3550_0 .net "cero", 0 0, v0x55f1bf0a30e0_0;  alias, 1 drivers
v0x55f1bf0a3620_0 .net "logicout", 31 0, v0x55f1bf0a2a90_0;  1 drivers
v0x55f1bf0a36c0_0 .net "op", 3 0, v0x55f1bf0a3b50_0;  1 drivers
v0x55f1bf0a3780_0 .net "result", 31 0, L_0x55f1bf0a4290;  alias, 1 drivers
L_0x55f1bf0a4010 .part v0x55f1bf0a3b50_0, 1, 1;
L_0x55f1bf0a40d0 .part v0x55f1bf0a3b50_0, 3, 1;
L_0x55f1bf0a43e0 .part v0x55f1bf0a3b50_0, 2, 1;
S_0x55f1bf061ae0 .scope module, "a_block" "a_part" 3 8, 4 1 0, S_0x55f1bf06d400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "op1"
    .port_info 3 /INPUT 1 "op3"
    .port_info 4 /OUTPUT 32 "arithout"
P_0x55f1bf061cb0 .param/l "n" 0 4 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a19d0_0 .net "a", 31 0, v0x55f1bf0a38c0_0;  alias, 1 drivers
v0x55f1bf0a1ae0_0 .net "addout", 31 0, v0x55f1bf09ff20_0;  1 drivers
v0x55f1bf0a1ba0_0 .net "arithout", 31 0, L_0x55f1bf0a3ee0;  alias, 1 drivers
v0x55f1bf0a1c40_0 .net "b", 31 0, v0x55f1bf0a39a0_0;  alias, 1 drivers
v0x55f1bf0a1d50_0 .net "op1", 0 0, L_0x55f1bf0a4010;  1 drivers
v0x55f1bf0a1e40_0 .net "op3", 0 0, L_0x55f1bf0a40d0;  1 drivers
S_0x55f1bf061d50 .scope module, "first_adder_substractor" "adder_substractor" 4 6, 5 1 0, S_0x55f1bf061ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55f1bf080710 .param/l "n" 0 5 1, +C4<00000000000000000000000000100000>;
L_0x55f1bf0672c0 .functor NOT 32, v0x55f1bf0a39a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f1bf0a0710_0 .net "a", 31 0, v0x55f1bf0a38c0_0;  alias, 1 drivers
v0x55f1bf0a07f0_0 .net "b", 31 0, v0x55f1bf0a39a0_0;  alias, 1 drivers
v0x55f1bf0a08c0_0 .net "con", 31 0, L_0x55f1bf0a3d50;  1 drivers
v0x55f1bf0a09e0_0 .net "s", 0 0, L_0x55f1bf0a4010;  alias, 1 drivers
v0x55f1bf0a0ad0_0 .net "y", 31 0, v0x55f1bf09ff20_0;  alias, 1 drivers
S_0x55f1bf0807b0 .scope module, "first_adder" "adder" 5 7, 6 1 0, S_0x55f1bf061d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55f1bf080980 .param/l "n" 0 6 1, +C4<00000000000000000000000000100000>;
v0x55f1bf080a20_0 .net "a", 31 0, v0x55f1bf0a38c0_0;  alias, 1 drivers
v0x55f1bf09fda0_0 .net "b", 31 0, L_0x55f1bf0a3d50;  alias, 1 drivers
v0x55f1bf09fe80_0 .net "s", 0 0, L_0x55f1bf0a4010;  alias, 1 drivers
v0x55f1bf09ff20_0 .var "y", 31 0;
E_0x55f1bf068230 .event edge, v0x55f1bf09fe80_0, v0x55f1bf080a20_0, v0x55f1bf09fda0_0;
S_0x55f1bf0a0080 .scope module, "first_mux" "mux2x1" 5 6, 7 1 0, S_0x55f1bf061d50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55f1bf0a0270 .param/l "n" 0 7 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a0310_0 .net "a", 31 0, v0x55f1bf0a39a0_0;  alias, 1 drivers
v0x55f1bf0a03f0_0 .net "b", 31 0, L_0x55f1bf0672c0;  1 drivers
v0x55f1bf0a04d0_0 .net "s", 0 0, L_0x55f1bf0a4010;  alias, 1 drivers
v0x55f1bf0a05d0_0 .net "y", 31 0, L_0x55f1bf0a3d50;  alias, 1 drivers
L_0x55f1bf0a3d50 .functor MUXZ 32, v0x55f1bf0a39a0_0, L_0x55f1bf0672c0, L_0x55f1bf0a4010, C4<>;
S_0x55f1bf0a0c20 .scope module, "first_stl" "stl" 4 7, 8 1 0, S_0x55f1bf061ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /OUTPUT 32 "y"
P_0x55f1bf0a0e10 .param/l "n" 0 8 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a1640_0 .net "a", 31 0, v0x55f1bf09ff20_0;  alias, 1 drivers
v0x55f1bf0a1720_0 .var "extend", 31 0;
v0x55f1bf0a17e0_0 .net "s", 0 0, L_0x55f1bf0a40d0;  alias, 1 drivers
v0x55f1bf0a18e0_0 .net "y", 31 0, L_0x55f1bf0a3ee0;  alias, 1 drivers
E_0x55f1bf0685e0 .event edge, v0x55f1bf09ff20_0;
S_0x55f1bf0a0f40 .scope module, "first_mux" "mux2x1" 8 10, 7 1 0, S_0x55f1bf0a0c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55f1bf0a1130 .param/l "n" 0 7 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a1200_0 .net "a", 31 0, v0x55f1bf09ff20_0;  alias, 1 drivers
v0x55f1bf0a1330_0 .net "b", 31 0, v0x55f1bf0a1720_0;  1 drivers
v0x55f1bf0a1410_0 .net "s", 0 0, L_0x55f1bf0a40d0;  alias, 1 drivers
v0x55f1bf0a14b0_0 .net "y", 31 0, L_0x55f1bf0a3ee0;  alias, 1 drivers
L_0x55f1bf0a3ee0 .functor MUXZ 32, v0x55f1bf09ff20_0, v0x55f1bf0a1720_0, L_0x55f1bf0a40d0, C4<>;
S_0x55f1bf0a1fd0 .scope module, "answer" "mux2x1" 3 10, 7 1 0, S_0x55f1bf06d400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x55f1bf0a21c0 .param/l "n" 0 7 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a2260_0 .net "a", 31 0, L_0x55f1bf0a3ee0;  alias, 1 drivers
v0x55f1bf0a2320_0 .net "b", 31 0, v0x55f1bf0a2a90_0;  alias, 1 drivers
v0x55f1bf0a2400_0 .net "s", 0 0, L_0x55f1bf0a43e0;  1 drivers
v0x55f1bf0a24a0_0 .net "y", 31 0, L_0x55f1bf0a4290;  alias, 1 drivers
L_0x55f1bf0a4290 .functor MUXZ 32, L_0x55f1bf0a3ee0, v0x55f1bf0a2a90_0, L_0x55f1bf0a43e0, C4<>;
S_0x55f1bf0a2600 .scope module, "l_block" "l_part" 3 9, 9 1 0, S_0x55f1bf06d400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 4 "op"
    .port_info 3 /OUTPUT 32 "logicout"
P_0x55f1bf0a27d0 .param/l "n" 0 9 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a28f0_0 .net "a", 31 0, v0x55f1bf0a38c0_0;  alias, 1 drivers
v0x55f1bf0a29d0_0 .net "b", 31 0, v0x55f1bf0a39a0_0;  alias, 1 drivers
v0x55f1bf0a2a90_0 .var "logicout", 31 0;
v0x55f1bf0a2b90_0 .net "op", 3 0, v0x55f1bf0a3b50_0;  alias, 1 drivers
E_0x55f1bf067cf0 .event edge, v0x55f1bf0a2b90_0;
S_0x55f1bf0a2d00 .scope module, "z_block" "cero" 3 11, 10 1 0, S_0x55f1bf06d400;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 1 "y"
P_0x55f1bf0a2ed0 .param/l "n" 0 10 1, +C4<00000000000000000000000000100000>;
v0x55f1bf0a2fd0_0 .net "a", 31 0, L_0x55f1bf0a4290;  alias, 1 drivers
v0x55f1bf0a30e0_0 .var "y", 0 0;
E_0x55f1bf067f40 .event edge, v0x55f1bf0a24a0_0;
    .scope S_0x55f1bf0807b0;
T_0 ;
    %wait E_0x55f1bf068230;
    %load/vec4 v0x55f1bf09fe80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x55f1bf080a20_0;
    %load/vec4 v0x55f1bf09fda0_0;
    %add;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f1bf09ff20_0, 0;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0x55f1bf080a20_0;
    %load/vec4 v0x55f1bf09fda0_0;
    %add;
    %assign/vec4 v0x55f1bf09ff20_0, 0;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f1bf0a0c20;
T_1 ;
    %wait E_0x55f1bf0685e0;
    %load/vec4 v0x55f1bf0a1640_0;
    %parti/s 1, 31, 6;
    %replicate 32;
    %store/vec4 v0x55f1bf0a1720_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f1bf0a2600;
T_2 ;
    %wait E_0x55f1bf067cf0;
    %load/vec4 v0x55f1bf0a2b90_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55f1bf0a2a90_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x55f1bf0a28f0_0;
    %load/vec4 v0x55f1bf0a29d0_0;
    %and;
    %store/vec4 v0x55f1bf0a2a90_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x55f1bf0a28f0_0;
    %load/vec4 v0x55f1bf0a29d0_0;
    %or;
    %store/vec4 v0x55f1bf0a2a90_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x55f1bf0a28f0_0;
    %load/vec4 v0x55f1bf0a29d0_0;
    %xor;
    %store/vec4 v0x55f1bf0a2a90_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x55f1bf0a28f0_0;
    %load/vec4 v0x55f1bf0a29d0_0;
    %nor;
    %store/vec4 v0x55f1bf0a2a90_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f1bf0a2d00;
T_3 ;
    %wait E_0x55f1bf067f40;
    %load/vec4 v0x55f1bf0a2fd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f1bf0a30e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f1bf0a30e0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55f1bf06d230;
T_4 ;
    %vpi_call 2 12 "$display", "time\011opcode\011\011\011A\011\011\011\011\011B\011\011\011\011\011Result\011\011\011Zero" {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55f1bf0a38c0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x55f1bf0a39a0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 16, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f1bf06d230;
T_5 ;
    %vpi_call 2 19 "$monitor", "%2d\011%b\011%b\011%b\011%b\011%b", $time, v0x55f1bf0a3b50_0, v0x55f1bf0a38c0_0, v0x55f1bf0a39a0_0, v0x55f1bf0a3c40_0, v0x55f1bf0a3a60_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55f1bf06d230;
T_6 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %load/vec4 v0x55f1bf0a39a0_0;
    %store/vec4 v0x55f1bf0a38c0_0, 0, 32;
    %delay 0, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55f1bf0a39a0_0, 0, 32;
    %delay 0, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55f1bf0a3b50_0, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x55f1bf06d230;
T_7 ;
    %vpi_call 2 43 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "alu_tb.v";
    "alu.v";
    "a_part.v";
    "adder_substractor.v";
    "adder.v";
    "mux2x1.v";
    "stl.v";
    "l_part.v";
    "cero.v";
