{"vcs1":{"timestamp_begin":1745329611.782913278, "rt":10.62, "ut":10.20, "st":0.31}}
{"vcselab":{"timestamp_begin":1745329622.510690918, "rt":0.34, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1745329622.934096898, "rt":0.40, "ut":0.22, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745329611.222753614}
{"VCS_COMP_START_TIME": 1745329611.222753614}
{"VCS_COMP_END_TIME": 1745329623.430420046}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 373464}}
{"vcselab": {"peak_mem": 174924}}
