/*

Xilinx Vivado v2017.3 (64-bit) [Major: 2017, Minor: 3]
SW Build: 2018833 on Wed Oct  4 19:58:07 MDT 2017
IP Build: 2016188 on Wed Oct  4 21:52:56 MDT 2017

Process ID: 14901
License: Customer

Current time: 	Sat Sep 19 21:41:21 CEST 2020
Time zone: 	Central European Time (Europe/Madrid)

OS: NAME="Ubuntu"
OS Version: 5.4.0-47-generic
OS Architecture: amd64
Available processors (cores): 8

Display: :0
Screen size: 3840x1080
Screen resolution (DPI): 96
Available screens: 2
Available disk space: 11 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	/opt/Xilinx/Vivado/2017.3/tps/lnx64/jre
JVM executable location: 	/opt/Xilinx/Vivado/2017.3/tps/lnx64/jre/bin/java

User name: 	bogdan
User home directory: /home/bogdan
User working directory: /home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr
User country: 	ES
User language: 	es
User locale: 	es_ES

RDI_BASEROOT: /opt/Xilinx/Vivado
HDI_APPROOT: /opt/Xilinx/Vivado/2017.3
RDI_DATADIR: /opt/Xilinx/Vivado/2017.3/data
RDI_BINDIR: /opt/Xilinx/Vivado/2017.3/bin

User preferences location: /home/bogdan/.Xilinx/Vivado
Vivado preferences directory: /home/bogdan/.Xilinx/Vivado/2017.3/vivado.xml
Vivado layouts directory: /home/bogdan/.Xilinx/Vivado/2017.3/layouts
PlanAhead jar file location: 	/opt/Xilinx/Vivado/2017.3/lib/classes/planAhead.jar
Vivado log file location: 	/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/vivado.log
Vivado journal file location: 	/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-14901-UBUNTU

GUI allocated memory:	186 MB
GUI max memory:		3,052 MB
Engine allocated memory: 977 MB

Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// TclEventType: START_PROGRESS_DIALOG
// Tcl Message: start_gui 
// TclEventType: START_PROGRESS_DIALOG
// TclEventType: DEBUG_PROBE_SET_CHANGE
// bs (cl):  Sourcing Tcl script './vivado/leon3mp_vivado.tcl' : addNotify
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: source ./vivado/leon3mp_vivado.tcl 
// Tcl Message: # create_project leon3-digilent-nexys4ddr ./vivado/leon3-digilent-nexys4ddr -part XC7A100T-csg324-1 -force 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 62 MB (+62316kb) [00:00:05]
// [Engine Memory]: 967 MB (+862087kb) [00:00:05]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 992 MB. GUI used memory: 63 MB. Current time: 9/19/20 9:41:22 PM CEST
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 66 MB (+924kb) [00:00:12]
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,021 MB (+6643kb) [00:00:13]
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # read_verilog -library opencores ../../lib/opencores/ge_1000baseX/decoder_8b10b.v 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 70 MB (+970kb) [00:00:17]
// TclEventType: FILE_SET_CHANGE
// Tcl Message: # read_verilog -library opencores ../../lib/opencores/ge_1000baseX/encoder_8b10b.v 
// Tcl Message: # read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_constants.v 
// Tcl Message: # read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_regs.v 
// Tcl Message: # read_verilog -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_test.v 
// Tcl Message: # read_verilog -library opencores ../../lib/opencores/ge_1000baseX/timescale.v 
// Tcl Message: # read_vhdl -library opencores ../../lib/opencores/ge_1000baseX/ge_1000baseX_comp.vhd # read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX.v 
// Tcl Message: # read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_an.v 
// Tcl Message: # read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_mdio.v 
// Tcl Message: # read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_rx.v 
// Tcl Message: # read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_sync.v 
// Tcl Message: # read_verilog -library opencores -sv ../../lib/opencores/ge_1000baseX/ge_1000baseX_tx.v 
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 76 MB (+2280kb) [00:00:20]
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: STOP_PROGRESS_DIALOG
// [Engine Memory]: 1,093 MB (+21143kb) [00:00:23]
// TclEventType: STOP_PROGRESS_DIALOG
dismissDialog("Sourcing Tcl script './vivado/leon3mp_vivado.tcl'"); // bs (cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 80 MB (+209kb) [00:00:32]
// HMemoryUtils.trashcanNow. Engine heap size: 1,117 MB. GUI used memory: 36 MB. Current time: 9/19/20 9:41:47 PM CEST
// Elapsed time: 12 seconds
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (O, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: leon3mp 
// [Engine Memory]: 1,258 MB (+116162kb) [00:00:49]
// HMemoryUtils.trashcanNow. Engine heap size: 1,330 MB. GUI used memory: 38 MB. Current time: 9/19/20 9:42:07 PM CEST
// [Engine Memory]: 1,331 MB (+10884kb) [00:00:54]
// [Engine Memory]: 1,413 MB (+15524kb) [00:00:59]
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,570 MB. GUI used memory: 38 MB. Current time: 9/19/20 9:42:32 PM CEST
// [Engine Memory]: 1,571 MB (+91947kb) [00:01:19]
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,757 MB. GUI used memory: 38 MB. Current time: 9/19/20 9:42:34 PM CEST
// [Engine Memory]: 1,757 MB (+112969kb) [00:01:21]
// TclEventType: DESIGN_NEW
// Xgd.load filename: /opt/Xilinx/Vivado/2017.3/data/parts/xilinx/artix7/devint/artix7/xc7a100t/xc7a100t.xgd; ZipEntry: xc7a100t_detail.xgd elapsed time: 0.5s
// [GUI Memory]: 86 MB (+2635kb) [00:01:22]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6186.438 ; gain = 26.000 ; free physical = 914 ; free virtual = 5811 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:152] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter memtech bound to: 50 - type: integer  	Parameter padtech bound to: 50 - type: integer  	Parameter clktech bound to: 50 - type: integer  	Parameter disas bound to: 0 - type: integer  	Parameter dbguart bound to: 1 - type: integer  	Parameter pclow bound to: 2 - type: integer  	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string  	Parameter SIMULATION bound to: FALSE - type: string  	Parameter USE_MIG_INTERFACE_MODEL bound to: 0 - type: bool  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:404] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst0' of component 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:429] INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:50] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst1' of component 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:435] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter clk_mul bound to: 14 - type: integer  	Parameter clk_div bound to: 20 - type: integer  	Parameter sdramen bound to: 0 - type: integer  	Parameter noclkfb bound to: 0 - type: integer  	Parameter pcien bound to: 0 - type: integer  	Parameter pcidll bound to: 0 - type: integer  	Parameter pcisysclk bound to: 0 - type: integer  	Parameter freq bound to: 100000 - type: integer  	Parameter clk2xen bound to: 0 - type: integer  	Parameter clksel bound to: 0 - type: integer  	Parameter clk_odiv bound to: 1 - type: integer  	Parameter clkb_odiv bound to: 0 - type: integer  	Parameter clkc_odiv bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'clkgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:33' bound to instance 'clkgen0' of component 'clkgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:441] INFO: [Synth 8-638] synthesizing module 'clkgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:67] 
// Tcl Message: INFO: [Synth 8-3491] module 'clkgen_virtex7' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:268' bound to instance 'v' of component 'clkgen_virtex7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:93] INFO: [Synth 8-638] synthesizing module 'clkgen_virtex7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:284] 
// Tcl Message: INFO: [Synth 8-3491] module 'PLLE2_ADV' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051' bound to instance 'PLLE2_ADV_inst' of component 'PLLE2_ADV' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:360] INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'clkgen' (5#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:67] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:450] INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (6#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-3491] module 'leon3s' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:464] INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:104] 
// Tcl Message: INFO: [Synth 8-3491] module 'leon3x' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:114] INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:126] 
// Tcl Message: INFO: [Synth 8-3491] module 'proc3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:174] INFO: [Synth 8-638] synthesizing module 'proc3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:132] 
// Tcl Message: INFO: [Synth 8-3491] module 'iu3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:154] INFO: [Synth 8-638] synthesizing module 'iu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:112] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4062] INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:1843] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4825] INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4825] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'iu3' (7#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:112] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter multype bound to: 0 - type: integer  	Parameter pipe bound to: 1 - type: integer  	Parameter mac bound to: 0 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mul32' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:164] INFO: [Synth 8-638] synthesizing module 'mul32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter multype bound to: 0 - type: integer  	Parameter pipe bound to: 1 - type: integer  	Parameter mac bound to: 0 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techmult' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:36' bound to instance 'm1616' of component 'techmult' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:363] INFO: [Synth 8-638] synthesizing module 'techmult' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:134] INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:91] 
// Tcl Message: 	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (8#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:91] INFO: [Synth 8-256] done synthesizing module 'techmult' (9#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:53] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mul32' (10#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:60] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'div32' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:166] INFO: [Synth 8-638] synthesizing module 'div32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:56] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'div32' (11#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:56] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:176] INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:100] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:131] INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:78] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter icen bound to: 1 - type: integer  	Parameter irepl bound to: 2 - type: integer  	Parameter isets bound to: 4 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter isetsize bound to: 4 - type: integer  	Parameter isetlock bound to: 0 - type: integer  	Parameter lram bound to: 0 - type: integer  	Parameter lramsize bound to: 1 - type: integer  	Parameter lramstart bound to: 142 - type: integer  	Parameter mmuen bound to: 0 - type: integer  	Parameter memtech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:463] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (12#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:78] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:137] INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (13#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:91] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter cached bound to: 0 - type: integer  	Parameter clk2x bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:146] INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:68] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter cached bound to: 0 - type: integer  	Parameter clk2x bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (14#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:68] INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (15#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:100] INFO: [Synth 8-256] done synthesizing module 'proc3' (16#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:132] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:187] INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73] INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:55] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:82] INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:122] INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:189] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:670] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:455] INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (18#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (19#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (20#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (21#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:85] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (22#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:55] INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (23#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56] 
// Tcl Message: INFO: [Synth 8-3491] module 'cachemem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:196] INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:72] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] INFO: [Synth 8-638] synthesizing module 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:187] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (24#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] INFO: [Synth 8-256] done synthesizing module 'syncram' (25#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] INFO: [Synth 8-638] synthesizing module 'syncram__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] 
// Tcl Message: 	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:45988' bound to instance 'r' of component 'RAMB16_S18' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:210] INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:45988] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] INFO: [Synth 8-256] done synthesizing module 'cachemem' (27#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:72] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 1 - type: integer  	Parameter dwidth bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:207] INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 1 - type: integer  	Parameter dwidth bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:63] INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:122] INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:697] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:741] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (28#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:697] INFO: [Synth 8-256] done synthesizing module 'syncram64' (29#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: 	Parameter hindex bound to: 2 - type: integer  	Parameter haddr bound to: 2304 - type: integer  	Parameter hmask bound to: 3840 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter tbits bound to: 30 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter irq bound to: 0 - type: integer  	Parameter kbytes bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter bwidth bound to: 32 - type: integer  	Parameter ahbpf bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'dsu3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:480] INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:65] 
// Tcl Message: INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:73] INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:73] 
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:1148] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-256] done synthesizing module 'dsu3x' (33#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:73] INFO: [Synth 8-256] done synthesizing module 'dsu3' (34#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:65] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbuart' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:38' bound to instance 'dcom0' of component 'ahbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:497] INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:56] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbmst' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:67] INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst' (35#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'dcom_uart' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/dcom_uart.vhd:42' bound to instance 'dcom_uart0' of component 'dcom_uart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:71] INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/dcom_uart.vhd:60] 
// Tcl Message: 	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'inpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:33' bound to instance 'dsurx_pad' of component 'inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:500] INFO: [Synth 8-638] synthesizing module 'inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:50] INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:40] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468' bound to instance 'ip' of component 'IBUF' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:58] INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (39#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (40#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:40] INFO: [Synth 8-256] done synthesizing module 'inpad' (41#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'outpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsutx_pad' of component 'outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:501] INFO: [Synth 8-638] synthesizing module 'outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:203' bound to instance 'x0' of component 'unisim_outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:52] INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270' bound to instance 'op' of component 'OBUF' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:230] INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF' (42#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (43#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] INFO: [Synth 8-256] done synthesizing module 'outpad' (44#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter hindex bound to: 2 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  	Parameter versel bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:508] INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbmst' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:106] INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 2 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 28 - type: integer  	Parameter version bound to: 2 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (44#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tap' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:36' bound to instance 'tap0' of component 'tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:111] INFO: [Synth 8-638] synthesizing module 'tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'artix7_tap' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:743' bound to instance 'u0' of component 'artix7_tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:139] INFO: [Synth 8-638] synthesizing module 'artix7_tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:758] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BSCANE2' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422' bound to instance 'u0' of component 'BSCANE2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:790] INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (45#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BSCANE2' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422' bound to instance 'u1' of component 'BSCANE2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:804] INFO: [Synth 8-638] synthesizing module 'BSCANE2__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BSCANE2__parameterized0' (45#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] INFO: [Synth 8-256] done synthesizing module 'artix7_tap' (46#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:758] INFO: [Synth 8-256] done synthesizing module 'tap' (47#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:78] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techbuf' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:32' bound to instance 'tckbuf' of component 'techbuf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:123] INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:39] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'clkbuf_xilinx' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:34' bound to instance 'xil0' of component 'clkbuf_xilinx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:105] INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:43] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607' bound to instance 'buf' of component 'BUFG' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:59] INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (48#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:43] INFO: [Synth 8-256] done synthesizing module 'techbuf' (49#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grdff' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:114' bound to instance 'updff' of component 'grdff' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:136] INFO: [Synth 8-638] synthesizing module 'grdff' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:117] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grdff' (50#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:117] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'jtagcom2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:41' bound to instance 'jtagcom0' of component 'jtagcom2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:148] INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:62] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:256] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grnand2' (51#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:256] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:326] INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (52#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:62] INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (53#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spa' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spa.vhd:133] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy_wrap_cbd' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrphy_wrap.vhd:774] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:847] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy_wo_pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:1156] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'virtex5_ddr2_phy_wo_pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/ddr_phy_unisim.vhd:1369] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized0' (53#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504] 
// Tcl Message: 	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized1' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized2' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR' (55#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized1' (55#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FD' (56#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: IDATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (57#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: DATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: DATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (57#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDDR' (58#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FD__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FD__parameterized1' (58#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'virtex5_ddr2_phy_wo_pads' (59#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/ddr_phy_unisim.vhd:1369] INFO: [Synth 8-256] done synthesizing module 'ddr2phy_wo_pads' (60#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:1156] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter eightbanks bound to: 1 - type: integer  	Parameter dqsse bound to: 0 - type: integer  	Parameter abits bound to: 14 - type: integer  	Parameter nclk bound to: 3 - type: integer  	Parameter ncs bound to: 2 - type: integer  	Parameter ctrl2en bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:621] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter eightbanks bound to: 1 - type: integer  	Parameter dqsse bound to: 0 - type: integer  	Parameter abits bound to: 14 - type: integer  	Parameter nclk bound to: 3 - type: integer  	Parameter ncs bound to: 2 - type: integer  	Parameter ctrl2en bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad_ds.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:1006] 
// Tcl Message: 	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (61#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad_ds' (62#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:1006] INFO: [Synth 8-256] done synthesizing module 'outpad_ds' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad_ds.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] 
// Tcl Message: 	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_I - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OBUF__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_I - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF__parameterized0' (63#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized1' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad_ds.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter term bound to: 0 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter term bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:959] 
// Tcl Message: 	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter term bound to: 0 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_II - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22672] 
// Tcl Message: 	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (64#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22672] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad_ds' (65#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:959] INFO: [Synth 8-256] done synthesizing module 'iopad_ds' (66#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad_ds.vhd:40] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] 
// Tcl Message: 	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF' (67#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (68#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] INFO: [Synth 8-256] done synthesizing module 'iopad' (69#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2pads' (70#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:621] INFO: [Synth 8-256] done synthesizing module 'ddr2phy' (71#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:847] INFO: [Synth 8-256] done synthesizing module 'ddr2phy_wrap_cbd' (72#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrphy_wrap.vhd:774] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax.vhd:100] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 1024 - type: integer  	Parameter hmask bound to: 3968 - type: integer  	Parameter ioaddr bound to: 1 - type: integer  	Parameter iomask bound to: 4095 - type: integer  	Parameter burstlen bound to: 8 - type: integer  	Parameter nosync bound to: 0 - type: integer  	Parameter ahbbits bound to: 32 - type: integer  	Parameter revision bound to: 1 - type: integer  	Parameter devid bound to: 46 - type: integer  	Parameter ddrbits bound to: 16 - type: integer  	Parameter regarea bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax_ahb' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ahb.vhd:73] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 1024 - type: integer  	Parameter hmask bound to: 3968 - type: integer  	Parameter ioaddr bound to: 1 - type: integer  	Parameter iomask bound to: 4095 - type: integer  	Parameter burstlen bound to: 8 - type: integer  	Parameter nosync bound to: 0 - type: integer  	Parameter ahbbits bound to: 32 - type: integer  	Parameter revision bound to: 1 - type: integer  	Parameter devid bound to: 46 - type: integer  	Parameter ddrbits bound to: 16 - type: integer  	Parameter regarea bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2spax_ahb' (73#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ahb.vhd:73] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax_ddr' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ddr.vhd:94] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2spax_ddr' (74#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ddr.vhd:94] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 4 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 4 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2buf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 4 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 4 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (74#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized1' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] INFO: [Synth 8-256] done synthesizing module 'ddr2buf' (76#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 3 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 3 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2buf__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 3 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 3 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (76#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'spimctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/spi/spimctrl.vhd:78] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'spimctrl' (79#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/spi/spimctrl.vhd:78] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875] 
// Tcl Message: 	Parameter PROG_USR bound to: FALSE - type: string  	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (80#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter haddr bound to: 2048 - type: integer  	Parameter hmask bound to: 4095 - type: integer  	Parameter nslaves bound to: 16 - type: integer  	Parameter debug bound to: 2 - type: integer  	Parameter icheck bound to: 1 - type: integer  	Parameter enbusmon bound to: 0 - type: integer  	Parameter asserterr bound to: 0 - type: integer  	Parameter assertwarn bound to: 0 - type: integer  	Parameter pslvdisable bound to: 0 - type: integer  	Parameter mcheck bound to: 1 - type: integer  	Parameter ccheck bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrl.vhd:60] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrlx.vhd:71] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (81#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrlx.vhd:71] INFO: [Synth 8-256] done synthesizing module 'apbctrl' (82#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrl.vhd:60] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter eirq bound to: 0 - type: integer  	Parameter irqmap bound to: 0 - type: integer  	Parameter bootreg bound to: 1 - type: integer  	Parameter extrun bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:62] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter eirq bound to: 0 - type: integer  	Parameter irqmap bound to: 0 - type: integer  	Parameter bootreg bound to: 1 - type: integer  	Parameter extrun bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:205] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'irqmp' (83#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:62] 
// Tcl Message: 	Parameter pindex bound to: 3 - type: integer  	Parameter paddr bound to: 3 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 8 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 8 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:84] 
// Tcl Message: 	Parameter pindex bound to: 3 - type: integer  	Parameter paddr bound to: 3 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 8 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 8 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:385] INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:385] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gptimer' (84#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:84] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 1 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/apbuart.vhd:64] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 1 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbuart' (85#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/apbuart.vhd:64] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethm' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/grethm.vhd:87] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/greth.vhd:89] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethc' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:163] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:1055] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/greth_tx.vhd:51] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/eth_rstgen.vhd:41] 
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: 	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/greth_rx.vhd:51] 
// Tcl Message: 	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grethc' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:163] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized5' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized1' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized5' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized8' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized3' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized7' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized8' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized10' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized9' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized9' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized10' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'greth' (91#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/greth.vhd:89] INFO: [Synth 8-256] done synthesizing module 'grethm' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/grethm.vhd:87] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad__parameterized2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUF__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF__parameterized0' (92#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad__parameterized1' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] INFO: [Synth 8-256] done synthesizing module 'iopad__parameterized2' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter width bound to: 2 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:136] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'inpadv' (93#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:136] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:146] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'outpadv' (94#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:146] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized3' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized3' (94#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'leon3mp' (95#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:152] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 6454.719 ; gain = 294.281 ; free physical = 728 ; free virtual = 5639 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 6454.719 ; gain = 294.281 ; free physical = 795 ; free virtual = 5697 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Device 21-403] Loading part xc7a100tcsg324-1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Common 17-14] Message 'Constraints 18-548' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc:16] 
// Tcl Message: Finished Parsing XDC File [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 91 instances were transformed.   FD => FDRE: 38 instances   IOBUF => IOBUF (IBUF, OBUFT): 17 instances   IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAMB16_S18 => RAMB18E1: 16 instances   RAMB16_S36_S36 => RAMB36E1: 17 instances  
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking too long to process. Increasing delay to 2000 ms.
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 6871.094 ; gain = 710.656 ; free physical = 353 ; free virtual = 5271 
// Tcl Message: 404 Infos, 432 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:47 . Memory (MB): peak = 6871.094 ; gain = 710.656 ; free physical = 353 ; free virtual = 5271 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 48 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
// [GUI Memory]: 96 MB (+6141kb) [00:01:26]
// HMemoryUtils.trashcanNow. Engine heap size: 1,836 MB. GUI used memory: 72 MB. Current time: 9/19/20 9:43:43 PM CEST
// PAPropertyPanels.initPanels (ddr2gen.ddrc (ddr2spa)) elapsed time: 0.3s
// Elapsed time: 74 seconds
selectTree(PAResourceItoN.NetlistTreeView_NETLIST_TREE, "[leon3mp, ddr2gen.ddrc (ddr2spa)]", 10, false); // aW (O, cl)
// [GUI Memory]: 105 MB (+3688kb) [00:02:40]
// [GUI Memory]: 111 MB (+723kb) [00:03:01]
// Elapsed time: 21 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 462, 541, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.4s
// Elapsed time: 32 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 350, 560, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenuItem((HResource) null, "Color 19"); // ac (cl)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 337, 582, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenuItem((HResource) null, "Color 19"); // ac (cl)
// Elapsed time: 66 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cl)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,842 MB. GUI used memory: 71 MB. Current time: 9/19/20 9:46:05 PM CEST
// Engine heap size: 1,842 MB. GUI used memory: 72 MB. Current time: 9/19/20 9:46:05 PM CEST
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd)]", 2, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), rst1 : rstgen(rtl) (rstgen.vhd)]", 4, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("leon3mp.vhd", 371, 365); // cd (w, cl)
// Elapsed time: 15 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ddren"); // l (aP, cl)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: leon3mp 
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,879 MB. GUI used memory: 49 MB. Current time: 9/19/20 9:47:04 PM CEST
// [Engine Memory]: 1,879 MB (+35846kb) [00:05:51]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6886.441 ; gain = 0.000 ; free physical = 538 ; free virtual = 5407 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:152] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter memtech bound to: 50 - type: integer  	Parameter padtech bound to: 50 - type: integer  	Parameter clktech bound to: 50 - type: integer  	Parameter disas bound to: 0 - type: integer  	Parameter dbguart bound to: 1 - type: integer  	Parameter pclow bound to: 2 - type: integer  	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string  	Parameter SIMULATION bound to: FALSE - type: string  	Parameter USE_MIG_INTERFACE_MODEL bound to: 0 - type: bool  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:404] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst0' of component 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:429] INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:50] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst1' of component 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:435] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter clk_mul bound to: 14 - type: integer  	Parameter clk_div bound to: 20 - type: integer  	Parameter sdramen bound to: 0 - type: integer  	Parameter noclkfb bound to: 0 - type: integer  	Parameter pcien bound to: 0 - type: integer  	Parameter pcidll bound to: 0 - type: integer  	Parameter pcisysclk bound to: 0 - type: integer  	Parameter freq bound to: 100000 - type: integer  	Parameter clk2xen bound to: 0 - type: integer  	Parameter clksel bound to: 0 - type: integer  	Parameter clk_odiv bound to: 1 - type: integer  	Parameter clkb_odiv bound to: 0 - type: integer  	Parameter clkc_odiv bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'clkgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:33' bound to instance 'clkgen0' of component 'clkgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:441] INFO: [Synth 8-638] synthesizing module 'clkgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:67] 
// Tcl Message: INFO: [Synth 8-3491] module 'clkgen_virtex7' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:268' bound to instance 'v' of component 'clkgen_virtex7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:93] INFO: [Synth 8-638] synthesizing module 'clkgen_virtex7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:284] 
// Tcl Message: INFO: [Synth 8-3491] module 'PLLE2_ADV' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051' bound to instance 'PLLE2_ADV_inst' of component 'PLLE2_ADV' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:360] INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'clkgen' (5#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:67] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:450] INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (6#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-3491] module 'leon3s' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:464] INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:104] 
// Tcl Message: INFO: [Synth 8-3491] module 'leon3x' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:114] INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:126] 
// Tcl Message: INFO: [Synth 8-3491] module 'proc3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:174] INFO: [Synth 8-638] synthesizing module 'proc3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:132] 
// Tcl Message: INFO: [Synth 8-3491] module 'iu3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:154] INFO: [Synth 8-638] synthesizing module 'iu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:112] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4062] INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:1843] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4825] INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4825] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'iu3' (7#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:112] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter multype bound to: 0 - type: integer  	Parameter pipe bound to: 1 - type: integer  	Parameter mac bound to: 0 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mul32' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:164] INFO: [Synth 8-638] synthesizing module 'mul32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter multype bound to: 0 - type: integer  	Parameter pipe bound to: 1 - type: integer  	Parameter mac bound to: 0 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techmult' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:36' bound to instance 'm1616' of component 'techmult' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:363] INFO: [Synth 8-638] synthesizing module 'techmult' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:134] INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:91] 
// Tcl Message: 	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (8#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:91] INFO: [Synth 8-256] done synthesizing module 'techmult' (9#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:53] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mul32' (10#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:60] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'div32' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:166] INFO: [Synth 8-638] synthesizing module 'div32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:56] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'div32' (11#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:56] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:176] INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:100] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:131] INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:78] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter icen bound to: 1 - type: integer  	Parameter irepl bound to: 2 - type: integer  	Parameter isets bound to: 4 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter isetsize bound to: 4 - type: integer  	Parameter isetlock bound to: 0 - type: integer  	Parameter lram bound to: 0 - type: integer  	Parameter lramsize bound to: 1 - type: integer  	Parameter lramstart bound to: 142 - type: integer  	Parameter mmuen bound to: 0 - type: integer  	Parameter memtech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:463] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (12#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:78] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:137] INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (13#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:91] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter cached bound to: 0 - type: integer  	Parameter clk2x bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:146] INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:68] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter cached bound to: 0 - type: integer  	Parameter clk2x bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (14#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:68] INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (15#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:100] INFO: [Synth 8-256] done synthesizing module 'proc3' (16#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:132] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:187] INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73] INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:55] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:82] INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:122] INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:189] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:670] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:455] INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (18#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (19#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (20#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (21#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:85] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (22#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:55] INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (23#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56] 
// Tcl Message: INFO: [Synth 8-3491] module 'cachemem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:196] INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:72] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] INFO: [Synth 8-638] synthesizing module 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:187] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (24#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] INFO: [Synth 8-256] done synthesizing module 'syncram' (25#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] INFO: [Synth 8-638] synthesizing module 'syncram__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] 
// Tcl Message: 	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:45988' bound to instance 'r' of component 'RAMB16_S18' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:210] INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:45988] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] INFO: [Synth 8-256] done synthesizing module 'cachemem' (27#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:72] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 1 - type: integer  	Parameter dwidth bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:207] INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 1 - type: integer  	Parameter dwidth bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:63] INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:122] INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:697] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:741] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (28#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:697] INFO: [Synth 8-256] done synthesizing module 'syncram64' (29#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: 	Parameter hindex bound to: 2 - type: integer  	Parameter haddr bound to: 2304 - type: integer  	Parameter hmask bound to: 3840 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter tbits bound to: 30 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter irq bound to: 0 - type: integer  	Parameter kbytes bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter bwidth bound to: 32 - type: integer  	Parameter ahbpf bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'dsu3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:480] INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:65] 
// Tcl Message: INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:73] INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:73] 
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:1148] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-256] done synthesizing module 'dsu3x' (33#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:73] INFO: [Synth 8-256] done synthesizing module 'dsu3' (34#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:65] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbuart' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:38' bound to instance 'dcom0' of component 'ahbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:497] INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:56] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbmst' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:67] INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst' (35#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'dcom_uart' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/dcom_uart.vhd:42' bound to instance 'dcom_uart0' of component 'dcom_uart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:71] INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/dcom_uart.vhd:60] 
// Tcl Message: 	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'inpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:33' bound to instance 'dsurx_pad' of component 'inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:500] INFO: [Synth 8-638] synthesizing module 'inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:50] INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:40] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468' bound to instance 'ip' of component 'IBUF' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:58] INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (39#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (40#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:40] INFO: [Synth 8-256] done synthesizing module 'inpad' (41#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'outpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsutx_pad' of component 'outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:501] INFO: [Synth 8-638] synthesizing module 'outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:203' bound to instance 'x0' of component 'unisim_outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:52] INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270' bound to instance 'op' of component 'OBUF' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:230] INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF' (42#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (43#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] INFO: [Synth 8-256] done synthesizing module 'outpad' (44#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter hindex bound to: 2 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  	Parameter versel bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:508] INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbmst' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:106] INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 2 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 28 - type: integer  	Parameter version bound to: 2 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (44#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tap' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:36' bound to instance 'tap0' of component 'tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:111] INFO: [Synth 8-638] synthesizing module 'tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'artix7_tap' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:743' bound to instance 'u0' of component 'artix7_tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:139] INFO: [Synth 8-638] synthesizing module 'artix7_tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:758] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BSCANE2' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422' bound to instance 'u0' of component 'BSCANE2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:790] INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (45#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BSCANE2' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422' bound to instance 'u1' of component 'BSCANE2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:804] INFO: [Synth 8-638] synthesizing module 'BSCANE2__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BSCANE2__parameterized0' (45#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] INFO: [Synth 8-256] done synthesizing module 'artix7_tap' (46#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:758] INFO: [Synth 8-256] done synthesizing module 'tap' (47#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:78] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techbuf' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:32' bound to instance 'tckbuf' of component 'techbuf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:123] INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:39] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'clkbuf_xilinx' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:34' bound to instance 'xil0' of component 'clkbuf_xilinx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:105] INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:43] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607' bound to instance 'buf' of component 'BUFG' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:59] INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (48#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:43] INFO: [Synth 8-256] done synthesizing module 'techbuf' (49#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grdff' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:114' bound to instance 'updff' of component 'grdff' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:136] INFO: [Synth 8-638] synthesizing module 'grdff' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:117] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grdff' (50#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:117] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'jtagcom2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:41' bound to instance 'jtagcom0' of component 'jtagcom2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:148] INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:62] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:256] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grnand2' (51#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:256] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:326] INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (52#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:62] INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (53#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spa' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spa.vhd:133] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy_wrap_cbd' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrphy_wrap.vhd:774] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:847] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy_wo_pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:1156] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'virtex5_ddr2_phy_wo_pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/ddr_phy_unisim.vhd:1369] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized0' (53#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504] 
// Tcl Message: 	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized1' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized2' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR' (55#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized1' (55#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FD' (56#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: IDATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (57#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: DATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: DATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (57#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDDR' (58#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FD__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FD__parameterized1' (58#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'virtex5_ddr2_phy_wo_pads' (59#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/ddr_phy_unisim.vhd:1369] INFO: [Synth 8-256] done synthesizing module 'ddr2phy_wo_pads' (60#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:1156] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter eightbanks bound to: 1 - type: integer  	Parameter dqsse bound to: 0 - type: integer  	Parameter abits bound to: 14 - type: integer  	Parameter nclk bound to: 3 - type: integer  	Parameter ncs bound to: 2 - type: integer  	Parameter ctrl2en bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:621] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter eightbanks bound to: 1 - type: integer  	Parameter dqsse bound to: 0 - type: integer  	Parameter abits bound to: 14 - type: integer  	Parameter nclk bound to: 3 - type: integer  	Parameter ncs bound to: 2 - type: integer  	Parameter ctrl2en bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad_ds.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:1006] 
// Tcl Message: 	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (61#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad_ds' (62#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:1006] INFO: [Synth 8-256] done synthesizing module 'outpad_ds' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad_ds.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] 
// Tcl Message: 	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_I - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OBUF__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_I - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF__parameterized0' (63#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized1' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad_ds.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter term bound to: 0 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter term bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:959] 
// Tcl Message: 	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter term bound to: 0 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_II - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22672] 
// Tcl Message: 	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (64#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22672] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad_ds' (65#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:959] INFO: [Synth 8-256] done synthesizing module 'iopad_ds' (66#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad_ds.vhd:40] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] 
// Tcl Message: 	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF' (67#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (68#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] INFO: [Synth 8-256] done synthesizing module 'iopad' (69#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2pads' (70#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:621] INFO: [Synth 8-256] done synthesizing module 'ddr2phy' (71#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:847] INFO: [Synth 8-256] done synthesizing module 'ddr2phy_wrap_cbd' (72#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrphy_wrap.vhd:774] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax.vhd:100] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 1024 - type: integer  	Parameter hmask bound to: 3968 - type: integer  	Parameter ioaddr bound to: 1 - type: integer  	Parameter iomask bound to: 4095 - type: integer  	Parameter burstlen bound to: 8 - type: integer  	Parameter nosync bound to: 0 - type: integer  	Parameter ahbbits bound to: 32 - type: integer  	Parameter revision bound to: 1 - type: integer  	Parameter devid bound to: 46 - type: integer  	Parameter ddrbits bound to: 16 - type: integer  	Parameter regarea bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax_ahb' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ahb.vhd:73] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 1024 - type: integer  	Parameter hmask bound to: 3968 - type: integer  	Parameter ioaddr bound to: 1 - type: integer  	Parameter iomask bound to: 4095 - type: integer  	Parameter burstlen bound to: 8 - type: integer  	Parameter nosync bound to: 0 - type: integer  	Parameter ahbbits bound to: 32 - type: integer  	Parameter revision bound to: 1 - type: integer  	Parameter devid bound to: 46 - type: integer  	Parameter ddrbits bound to: 16 - type: integer  	Parameter regarea bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2spax_ahb' (73#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ahb.vhd:73] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax_ddr' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ddr.vhd:94] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2spax_ddr' (74#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ddr.vhd:94] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 4 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 4 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2buf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 4 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 4 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (74#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized1' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] INFO: [Synth 8-256] done synthesizing module 'ddr2buf' (76#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 3 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 3 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2buf__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 3 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 3 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (76#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'spimctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/spi/spimctrl.vhd:78] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'spimctrl' (79#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/spi/spimctrl.vhd:78] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875] 
// Tcl Message: 	Parameter PROG_USR bound to: FALSE - type: string  	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (80#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter haddr bound to: 2048 - type: integer  	Parameter hmask bound to: 4095 - type: integer  	Parameter nslaves bound to: 16 - type: integer  	Parameter debug bound to: 2 - type: integer  	Parameter icheck bound to: 1 - type: integer  	Parameter enbusmon bound to: 0 - type: integer  	Parameter asserterr bound to: 0 - type: integer  	Parameter assertwarn bound to: 0 - type: integer  	Parameter pslvdisable bound to: 0 - type: integer  	Parameter mcheck bound to: 1 - type: integer  	Parameter ccheck bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrl.vhd:60] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrlx.vhd:71] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (81#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrlx.vhd:71] INFO: [Synth 8-256] done synthesizing module 'apbctrl' (82#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrl.vhd:60] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter eirq bound to: 0 - type: integer  	Parameter irqmap bound to: 0 - type: integer  	Parameter bootreg bound to: 1 - type: integer  	Parameter extrun bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:62] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter eirq bound to: 0 - type: integer  	Parameter irqmap bound to: 0 - type: integer  	Parameter bootreg bound to: 1 - type: integer  	Parameter extrun bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:205] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'irqmp' (83#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:62] 
// Tcl Message: 	Parameter pindex bound to: 3 - type: integer  	Parameter paddr bound to: 3 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 8 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 8 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:84] 
// Tcl Message: 	Parameter pindex bound to: 3 - type: integer  	Parameter paddr bound to: 3 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 8 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 8 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:385] INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:385] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gptimer' (84#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:84] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 1 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/apbuart.vhd:64] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 1 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbuart' (85#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/apbuart.vhd:64] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethm' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/grethm.vhd:87] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/greth.vhd:89] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethc' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:163] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:1055] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/greth_tx.vhd:51] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/eth_rstgen.vhd:41] 
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: 	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/greth_rx.vhd:51] 
// Tcl Message: 	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grethc' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:163] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized5' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized1' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized5' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized8' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized3' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized7' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized8' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized10' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized9' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized9' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized10' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'greth' (91#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/greth.vhd:89] INFO: [Synth 8-256] done synthesizing module 'grethm' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/grethm.vhd:87] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad__parameterized2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUF__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF__parameterized0' (92#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad__parameterized1' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] INFO: [Synth 8-256] done synthesizing module 'iopad__parameterized2' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter width bound to: 2 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:136] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'inpadv' (93#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:136] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:146] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'outpadv' (94#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:146] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized3' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized3' (94#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'leon3mp' (95#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:152] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 6886.441 ; gain = 0.000 ; free physical = 392 ; free virtual = 5261 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 6886.441 ; gain = 0.000 ; free physical = 459 ; free virtual = 5328 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Common 17-14] Message 'Constraints 18-548' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc:16] 
// Tcl Message: Finished Parsing XDC File [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 91 instances were transformed.   FD => FDRE: 38 instances   IOBUF => IOBUF (IBUF, OBUFT): 17 instances   IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAMB16_S18 => RAMB18E1: 16 instances   RAMB16_S36_S36 => RAMB36E1: 17 instances  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 6981.465 ; gain = 95.023 ; free physical = 286 ; free virtual = 5193 
// Tcl Message: 403 Infos, 432 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:31 . Memory (MB): peak = 6981.465 ; gain = 95.023 ; free physical = 286 ; free virtual = 5193 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 31 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.4s
// Elapsed time: 18 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cl)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,898 MB. GUI used memory: 75 MB. Current time: 9/19/20 9:47:28 PM CEST
// Engine heap size: 1,898 MB. GUI used memory: 76 MB. Current time: 9/19/20 9:47:28 PM CEST
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), leon3gen.cpu[0].u0 : leon3s(rtl) (leon3s.vhd)]", 7, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd)]", 13, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd)]", 13, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
selectCodeEditor("ddr2spa.vhd", 280, 205); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 3000 ms.
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spa.vhd", 1, true, false); // k (j, cl) - Popup Trigger
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spa.vhd", 1); // k (j, cl)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("ddr2spa.vhd", 105, 190); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 120 MB (+3731kb) [00:06:48]
// TclEventType: DG_ANALYSIS_MSG_RESET
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cl)
// TclEventType: DG_GRAPH_GENERATED
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cl)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cl)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cl)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "Open Recent File"); // Z (cl)
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_FILE, "/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrpkg.vhd"); // ac (cl)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // U (q, cl)
// Elapsed time: 10 seconds
selectCodeEditor("ddrpkg.vhd", 122, 263); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("ddrpkg.vhd", 119, 369); // cd (w, cl)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking too long to process. Increasing delay to 4000 ms.
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd), ddrc : ddr2spax(rtl) (ddr2spax.vhd)]", 15, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd), ddrc : ddr2spax(rtl) (ddr2spax.vhd), gft0.ahbc : ddr2spax_ahb(rtl) (ddr2spax_ahb.vhd)]", 16, false, false, false, false, false, true); // B (D, cl) - Double Click
selectCodeEditor("ddr2spax.vhd", 120, 357); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddrpkg.vhd", 2); // k (j, cl)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spa.vhd", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spax.vhd", 3); // k (j, cl)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: leon3mp 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 485 ; free virtual = 5299 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: ERROR: [Synth 8-1031] ddr_dataouttype is not declared [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spa.vhd:216] 
// Tcl Message: INFO: [Synth 8-2810] unit rtl ignored due to previous errors [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spa.vhd:132] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 491 ; free virtual = 5304 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 1 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// M (cl): Critical Messages: addNotify
dismissDialog("Open Elaborated Design"); // bs (cl)
// Elapsed time: 10 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddrpkg.vhd", 3); // k (j, cl)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spa.vhd", 1); // k (j, cl)
// [GUI Memory]: 127 MB (+801kb) [00:08:33]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spax.vhd", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddrpkg.vhd", 3); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spax.vhd", 2); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spa.vhd", 1); // k (j, cl)
selectCodeEditor("ddr2spa.vhd", 547, 411); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cl)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: leon3mp 
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 523 ; free virtual = 5321 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: ERROR: [Synth 8-1031] ddr_dataouttype is not declared [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax.vhd:169] ERROR: [Synth 8-1031] ddr_dataouttype is not declared [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax.vhd:165] 
// Tcl Message: INFO: [Synth 8-2810] unit rtl ignored due to previous errors [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax.vhd:100] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 521 ; free virtual = 5320 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 1 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// M (cl): Critical Messages: addNotify
// Elapsed time: 10 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (M)
dismissDialog("Critical Messages"); // M (cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spax.vhd", 2); // k (j, cl)
selectCodeEditor("ddr2spax.vhd", 136, 295); // cd (w, cl)
selectCodeEditor("ddr2spax.vhd", 354, 232); // cd (w, cl)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 137 MB (+3632kb) [00:09:27]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, cl)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, IP Integrator]", 1); // u (O, cl)
// bs (cl):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: leon3mp 
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// [Engine Memory]: 2,035 MB (+64888kb) [00:09:56]
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: PLACEDB_MODIFIY_PRE
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 2,055 MB. GUI used memory: 53 MB. Current time: 9/19/20 9:51:11 PM CEST
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 516 ; free virtual = 5319 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'leon3mp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:152] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter memtech bound to: 50 - type: integer  	Parameter padtech bound to: 50 - type: integer  	Parameter clktech bound to: 50 - type: integer  	Parameter disas bound to: 0 - type: integer  	Parameter dbguart bound to: 1 - type: integer  	Parameter pclow bound to: 2 - type: integer  	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string  	Parameter SIMULATION bound to: FALSE - type: string  	Parameter USE_MIG_INTERFACE_MODEL bound to: 0 - type: bool  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:404] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst0' of component 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:429] INFO: [Synth 8-638] synthesizing module 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:50] 
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: 	Parameter acthigh bound to: 1 - type: integer  	Parameter syncrst bound to: 0 - type: integer  	Parameter scanen bound to: 0 - type: integer  	Parameter syncin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'rstgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/rstgen.vhd:33' bound to instance 'rst1' of component 'rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:435] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter clk_mul bound to: 14 - type: integer  	Parameter clk_div bound to: 20 - type: integer  	Parameter sdramen bound to: 0 - type: integer  	Parameter noclkfb bound to: 0 - type: integer  	Parameter pcien bound to: 0 - type: integer  	Parameter pcidll bound to: 0 - type: integer  	Parameter pcisysclk bound to: 0 - type: integer  	Parameter freq bound to: 100000 - type: integer  	Parameter clk2xen bound to: 0 - type: integer  	Parameter clksel bound to: 0 - type: integer  	Parameter clk_odiv bound to: 1 - type: integer  	Parameter clkb_odiv bound to: 0 - type: integer  	Parameter clkc_odiv bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'clkgen' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:33' bound to instance 'clkgen0' of component 'clkgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:441] INFO: [Synth 8-638] synthesizing module 'clkgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:67] 
// Tcl Message: INFO: [Synth 8-3491] module 'clkgen_virtex7' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:268' bound to instance 'v' of component 'clkgen_virtex7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:93] INFO: [Synth 8-638] synthesizing module 'clkgen_virtex7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:284] 
// Tcl Message: INFO: [Synth 8-3491] module 'PLLE2_ADV' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051' bound to instance 'PLLE2_ADV_inst' of component 'PLLE2_ADV' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/clkgen_unisim.vhd:360] INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'clkgen' (5#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/clkgen.vhd:67] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbctrl' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:40' bound to instance 'ahb0' of component 'ahbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:450] INFO: [Synth 8-638] synthesizing module 'ahbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbctrl' (6#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbctrl.vhd:91] 
// Tcl Message: INFO: [Synth 8-3491] module 'leon3s' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:36' bound to instance 'u0' of component 'leon3s' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:464] INFO: [Synth 8-638] synthesizing module 'leon3s' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:104] 
// Tcl Message: INFO: [Synth 8-3491] module 'leon3x' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:43' bound to instance 'leon3x0' of component 'leon3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3s.vhd:114] INFO: [Synth 8-638] synthesizing module 'leon3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:126] 
// Tcl Message: INFO: [Synth 8-3491] module 'proc3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:44' bound to instance 'p0' of component 'proc3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:174] INFO: [Synth 8-638] synthesizing module 'proc3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:132] 
// Tcl Message: INFO: [Synth 8-3491] module 'iu3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:48' bound to instance 'iu' of component 'iu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:154] INFO: [Synth 8-638] synthesizing module 'iu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:112] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4062] INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:1843] 
// Tcl Message: INFO: [Synth 8-4471] merging register 'r_reg[a][decill]' into 'r_reg[d][rexen]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4825] INFO: [Synth 8-4471] merging register 'r_reg[x][ctrl][itovr]' into 'r_reg[d][rexen]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:4825] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'iu3' (7#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/iu3.vhd:112] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter multype bound to: 0 - type: integer  	Parameter pipe bound to: 1 - type: integer  	Parameter mac bound to: 0 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mul32' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:40' bound to instance 'mul0' of component 'mul32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:164] INFO: [Synth 8-638] synthesizing module 'mul32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter multype bound to: 0 - type: integer  	Parameter pipe bound to: 1 - type: integer  	Parameter mac bound to: 0 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techmult' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:36' bound to instance 'm1616' of component 'techmult' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:363] INFO: [Synth 8-638] synthesizing module 'techmult' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter arch bound to: 0 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'gen_mult_pipe' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:76' bound to instance 'dwm' of component 'gen_mult_pipe' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:134] INFO: [Synth 8-638] synthesizing module 'gen_mult_pipe' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:91] 
// Tcl Message: 	Parameter a_width bound to: 17 - type: integer  	Parameter b_width bound to: 17 - type: integer  	Parameter num_stages bound to: 2 - type: integer  	Parameter stall_mode bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gen_mult_pipe' (8#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/mul_inferred.vhd:91] INFO: [Synth 8-256] done synthesizing module 'techmult' (9#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techmult.vhd:53] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mul32' (10#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/mul32.vhd:60] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'div32' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:43' bound to instance 'div0' of component 'div32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:166] INFO: [Synth 8-638] synthesizing module 'div32' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:56] 
// Tcl Message: 	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'div32' (11#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/arith/div32.vhd:56] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_cache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:42' bound to instance 'c0mmu' of component 'mmu_cache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:176] INFO: [Synth 8-638] synthesizing module 'mmu_cache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:100] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_icache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:44' bound to instance 'icache0' of component 'mmu_icache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:131] INFO: [Synth 8-638] synthesizing module 'mmu_icache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:78] 
// Tcl Message: 	Parameter fabtech bound to: 50 - type: integer  	Parameter icen bound to: 1 - type: integer  	Parameter irepl bound to: 2 - type: integer  	Parameter isets bound to: 4 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter isetsize bound to: 4 - type: integer  	Parameter isetlock bound to: 0 - type: integer  	Parameter lram bound to: 0 - type: integer  	Parameter lramsize bound to: 1 - type: integer  	Parameter lramstart bound to: 142 - type: integer  	Parameter mmuen bound to: 0 - type: integer  	Parameter memtech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:463] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_icache' (12#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_icache.vhd:78] 
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_dcache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:45' bound to instance 'dcache0' of component 'mmu_dcache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:137] INFO: [Synth 8-638] synthesizing module 'mmu_dcache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:91] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_dcache' (13#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_dcache.vhd:91] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter cached bound to: 0 - type: integer  	Parameter clk2x bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'mmu_acache' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:42' bound to instance 'a0' of component 'mmu_acache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:146] INFO: [Synth 8-638] synthesizing module 'mmu_acache' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:68] 
// Tcl Message: 	Parameter hindex bound to: 0 - type: integer  	Parameter ilinesize bound to: 8 - type: integer  	Parameter cached bound to: 0 - type: integer  	Parameter clk2x bound to: 0 - type: integer  	Parameter scantest bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'mmu_acache' (14#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_acache.vhd:68] INFO: [Synth 8-256] done synthesizing module 'mmu_cache' (15#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/mmu_cache.vhd:100] INFO: [Synth 8-256] done synthesizing module 'proc3' (16#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/proc3.vhd:132] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile_3p_l3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:34' bound to instance 'rf0' of component 'regfile_3p_l3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:187] INFO: [Synth 8-638] synthesizing module 'regfile_3p_l3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter numregs bound to: 136 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'regfile_3p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:33' bound to instance 'rhu' of component 'regfile_3p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:73] INFO: [Synth 8-638] synthesizing module 'regfile_3p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:55] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x0' of component 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:82] INFO: [Synth 8-638] synthesizing module 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-3491] module 'memrwcol' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:32' bound to instance 'rwcol0' of component 'memrwcol' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:122] INFO: [Synth 8-638] synthesizing module 'memrwcol' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol' (17#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:603' bound to instance 'x0' of component 'unisim_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:189] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram_dp' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:282' bound to instance 'x0' of component 'unisim_syncram_dp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:670] INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:455] INFO: [Synth 8-638] synthesizing module 'RAMB16_S36_S36' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'RAMB16_S36_S36' (18#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp' (19#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p' (20#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p' (21#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram_2p' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:37' bound to instance 'x1' of component 'syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:85] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'regfile_3p' (22#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/regfile_3p.vhd:55] INFO: [Synth 8-256] done synthesizing module 'regfile_3p_l3' (23#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/regfile_3p_l3.vhd:56] 
// Tcl Message: INFO: [Synth 8-3491] module 'cachemem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:38' bound to instance 'cmem0' of component 'cachemem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:196] INFO: [Synth 8-638] synthesizing module 'cachemem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:72] 
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] INFO: [Synth 8-638] synthesizing module 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:187] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram' (24#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] INFO: [Synth 8-256] done synthesizing module 'syncram' (25#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] INFO: [Synth 8-638] synthesizing module 'syncram__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:51] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:45' bound to instance 'x0' of component 'unisim_syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:132] INFO: [Synth 8-638] synthesizing module 'unisim_syncram__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:57] 
// Tcl Message: 	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S18' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:45988' bound to instance 'r' of component 'RAMB16_S18' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:210] INFO: [Synth 8-638] synthesizing module 'RAMB16_S18' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:45988] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'itags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:344] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'idata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:347] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 28 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'dtags0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:372] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 10 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram.vhd:36' bound to instance 'ddata0' of component 'syncram' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:474] INFO: [Synth 8-256] done synthesizing module 'cachemem' (27#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/cachemem.vhd:72] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 1 - type: integer  	Parameter dwidth bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'tbmem0' of component 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/leon3x.vhd:207] INFO: [Synth 8-638] synthesizing module 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter tbuf bound to: 1 - type: integer  	Parameter dwidth bound to: 32 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'syncram64' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:38' bound to instance 'ram0' of component 'syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:63] INFO: [Synth 8-638] synthesizing module 'syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  	Parameter abits bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_syncram64' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:685' bound to instance 'x0' of component 'unisim_syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:122] INFO: [Synth 8-638] synthesizing module 'unisim_syncram64' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:697] 
// Tcl Message: 	Parameter abits bound to: 6 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'RAMB16_S36_S36' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:47655' bound to instance 'r0' of component 'RAMB16_S36_S36' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:741] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram64' (28#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:697] INFO: [Synth 8-256] done synthesizing module 'syncram64' (29#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram64.vhd:53] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 6 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter paren bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: 	Parameter hindex bound to: 2 - type: integer  	Parameter haddr bound to: 2304 - type: integer  	Parameter hmask bound to: 3840 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter tbits bound to: 30 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter irq bound to: 0 - type: integer  	Parameter kbytes bound to: 1 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter bwidth bound to: 32 - type: integer  	Parameter ahbpf bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'dsu3' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:38' bound to instance 'dsu0' of component 'dsu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:480] INFO: [Synth 8-638] synthesizing module 'dsu3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:65] 
// Tcl Message: INFO: [Synth 8-3491] module 'dsu3x' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:40' bound to instance 'x0' of component 'dsu3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:73] INFO: [Synth 8-638] synthesizing module 'dsu3x' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:73] 
// Tcl Message: INFO: [Synth 8-3491] module 'tbufmem' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/tbufmem.vhd:36' bound to instance 'mem0' of component 'tbufmem' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:1148] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-256] done synthesizing module 'dsu3x' (33#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3x.vhd:73] INFO: [Synth 8-256] done synthesizing module 'dsu3' (34#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/leon3v3/dsu3.vhd:65] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbuart' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:38' bound to instance 'dcom0' of component 'ahbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:497] INFO: [Synth 8-638] synthesizing module 'ahbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:56] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbmst' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:67] INFO: [Synth 8-638] synthesizing module 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 7 - type: integer  	Parameter version bound to: 0 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst' (35#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'dcom_uart' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/dcom_uart.vhd:42' bound to instance 'dcom_uart0' of component 'dcom_uart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/ahbuart.vhd:71] INFO: [Synth 8-638] synthesizing module 'dcom_uart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/dcom_uart.vhd:60] 
// Tcl Message: 	Parameter pindex bound to: 4 - type: integer  	Parameter paddr bound to: 7 - type: integer  	Parameter pmask bound to: 4095 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'inpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:33' bound to instance 'dsurx_pad' of component 'inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:500] INFO: [Synth 8-638] synthesizing module 'inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_inpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:36' bound to instance 'x0' of component 'unisim_inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:50] INFO: [Synth 8-638] synthesizing module 'unisim_inpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:40] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'IBUF' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468' bound to instance 'ip' of component 'IBUF' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:58] INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (39#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468] INFO: [Synth 8-256] done synthesizing module 'unisim_inpad' (40#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:40] INFO: [Synth 8-256] done synthesizing module 'inpad' (41#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'outpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:33' bound to instance 'dsutx_pad' of component 'outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:501] INFO: [Synth 8-638] synthesizing module 'outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'unisim_outpad' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:203' bound to instance 'x0' of component 'unisim_outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:52] INFO: [Synth 8-638] synthesizing module 'unisim_outpad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-3491] module 'OBUF' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270' bound to instance 'op' of component 'OBUF' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:230] INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF' (42#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad' (43#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] INFO: [Synth 8-256] done synthesizing module 'outpad' (44#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter hindex bound to: 2 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  	Parameter versel bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'ahbjtag' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:39' bound to instance 'ahbjtag0' of component 'ahbjtag' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:508] INFO: [Synth 8-638] synthesizing module 'ahbjtag' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-3491] module 'ahbmst' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:36' bound to instance 'ahbmst0' of component 'ahbmst' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:106] INFO: [Synth 8-638] synthesizing module 'ahbmst__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter hindex bound to: 2 - type: integer  	Parameter hirq bound to: 0 - type: integer  	Parameter venid bound to: 1 - type: integer  	Parameter devid bound to: 28 - type: integer  	Parameter version bound to: 2 - type: integer  	Parameter chprot bound to: 3 - type: integer  	Parameter incaddr bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ahbmst__parameterized1' (44#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/ahbmst.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'tap' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:36' bound to instance 'tap0' of component 'tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:111] INFO: [Synth 8-638] synthesizing module 'tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:78] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter irlen bound to: 6 - type: integer  	Parameter idcode bound to: 9 - type: integer  	Parameter manf bound to: 804 - type: integer  	Parameter part bound to: 0 - type: integer  	Parameter ver bound to: 0 - type: integer  	Parameter trsten bound to: 1 - type: integer  	Parameter scantest bound to: 0 - type: integer  	Parameter oepol bound to: 1 - type: integer  	Parameter tcknen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'artix7_tap' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:743' bound to instance 'u0' of component 'artix7_tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:139] INFO: [Synth 8-638] synthesizing module 'artix7_tap' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:758] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BSCANE2' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422' bound to instance 'u0' of component 'BSCANE2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:790] INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (45#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BSCANE2' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422' bound to instance 'u1' of component 'BSCANE2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:804] INFO: [Synth 8-638] synthesizing module 'BSCANE2__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] 
// Tcl Message: 	Parameter DISABLE_JTAG bound to: FALSE - type: string  	Parameter JTAG_CHAIN bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'BSCANE2__parameterized0' (45#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:422] INFO: [Synth 8-256] done synthesizing module 'artix7_tap' (46#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/tap_unisim.vhd:758] INFO: [Synth 8-256] done synthesizing module 'tap' (47#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/tap.vhd:78] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'techbuf' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:32' bound to instance 'tckbuf' of component 'techbuf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:123] INFO: [Synth 8-638] synthesizing module 'techbuf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:39] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'clkbuf_xilinx' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:34' bound to instance 'xil0' of component 'clkbuf_xilinx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:105] INFO: [Synth 8-638] synthesizing module 'clkbuf_xilinx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:43] 
// Tcl Message: 	Parameter buftype bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'BUFG' declared at '/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607' bound to instance 'buf' of component 'BUFG' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:59] INFO: [Synth 8-256] done synthesizing module 'clkbuf_xilinx' (48#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/buffer_unisim.vhd:43] INFO: [Synth 8-256] done synthesizing module 'techbuf' (49#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/techbuf.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grdff' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:114' bound to instance 'updff' of component 'grdff' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:136] INFO: [Synth 8-638] synthesizing module 'grdff' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:117] 
// Tcl Message: 	Parameter tech bound to: 0 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grdff' (50#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:117] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'jtagcom2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:41' bound to instance 'jtagcom0' of component 'jtagcom2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:148] INFO: [Synth 8-638] synthesizing module 'jtagcom2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:62] 
// Tcl Message: 	Parameter gatetech bound to: 50 - type: integer  	Parameter isel bound to: 1 - type: integer  	Parameter ainst bound to: 2 - type: integer  	Parameter dinst bound to: 3 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] INFO: [Synth 8-638] synthesizing module 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:256] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grnand2' (51#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:256] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter imp bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-3491] module 'grnand2' declared at '/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/grgates.vhd:244' bound to instance 'rdq' of component 'grnand2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:149] INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-4471] merging register 'ar_reg[qual_areg]' into 'ar_reg[qual_dreg]' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:326] INFO: [Synth 8-256] done synthesizing module 'jtagcom2' (52#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/jtagcom2.vhd:62] INFO: [Synth 8-256] done synthesizing module 'ahbjtag' (53#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/jtag/ahbjtag.vhd:80] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spa' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spa.vhd:132] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy_wrap_cbd' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrphy_wrap.vhd:774] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:847] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2phy_wo_pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:1156] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'virtex5_ddr2_phy_wo_pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/ddr_phy_unisim.vhd:1369] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized0' (53#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504] 
// Tcl Message: 	Parameter SIM_DEVICE bound to: 7SERIES - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21504] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized1' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized2' (54#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR' (55#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ODDR__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter INIT bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D1_INVERTED bound to: 1'b0  	Parameter IS_D2_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ODDR__parameterized1' (55#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FD' (56#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: IDATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (57#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: DATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter CINVCTRL_SEL bound to: FALSE - type: string  	Parameter DELAY_SRC bound to: DATAIN - type: string  	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string  	Parameter IDELAY_TYPE bound to: VARIABLE - type: string  	Parameter IDELAY_VALUE bound to: 0 - type: integer  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_DATAIN_INVERTED bound to: 1'b0  	Parameter IS_IDATAIN_INVERTED bound to: 1'b0  	Parameter PIPE_SEL bound to: FALSE - type: string  	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float  	Parameter SIGNAL_PATTERN bound to: DATA - type: string  	Parameter SIM_DELAY_D bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (57#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21517] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter SRTYPE bound to: ASYNC - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382] 
// Tcl Message: 	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string  	Parameter INIT_Q1 bound to: 1'b0  	Parameter INIT_Q2 bound to: 1'b0  	Parameter IS_C_INVERTED bound to: 1'b0  	Parameter IS_D_INVERTED bound to: 1'b0  	Parameter SRTYPE bound to: SYNC - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IDDR' (58#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:21382] 
// Tcl Message: 	Parameter INIT bound to: 1'b0  	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string  	Parameter SRTYPE bound to: SYNC - type: string  	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'FD__parameterized1' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: 	Parameter INIT bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'FD__parameterized1' (58#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:3723] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'virtex5_ddr2_phy_wo_pads' (59#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/ddr_phy_unisim.vhd:1369] INFO: [Synth 8-256] done synthesizing module 'ddr2phy_wo_pads' (60#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:1156] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter eightbanks bound to: 1 - type: integer  	Parameter dqsse bound to: 0 - type: integer  	Parameter abits bound to: 14 - type: integer  	Parameter nclk bound to: 3 - type: integer  	Parameter ncs bound to: 2 - type: integer  	Parameter ctrl2en bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2pads' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:621] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter eightbanks bound to: 1 - type: integer  	Parameter dqsse bound to: 0 - type: integer  	Parameter abits bound to: 14 - type: integer  	Parameter nclk bound to: 3 - type: integer  	Parameter ncs bound to: 2 - type: integer  	Parameter ctrl2en bound to: 0 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad_ds.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:1006] 
// Tcl Message: 	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string  	Parameter SLEW bound to: FAST - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (61#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27284] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad_ds' (62#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:1006] INFO: [Synth 8-256] done synthesizing module 'outpad_ds' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad_ds.vhd:39] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_outpad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] 
// Tcl Message: 	Parameter level bound to: 9 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_I - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'OBUF__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_I - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF__parameterized0' (63#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:27270] INFO: [Synth 8-256] done synthesizing module 'unisim_outpad__parameterized1' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:208] INFO: [Synth 8-256] done synthesizing module 'outpad__parameterized1' (63#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:40] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad_ds.vhd:40] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter term bound to: 0 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter term bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad_ds' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:959] 
// Tcl Message: 	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter term bound to: 0 - type: integer  	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_II - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22672] 
// Tcl Message: 	Parameter DIFF_TERM bound to: FALSE - type: string  	Parameter DQS_BIAS bound to: FALSE - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: DIFF_SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (64#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22672] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad_ds' (65#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:959] INFO: [Synth 8-256] done synthesizing module 'iopad_ds' (66#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad_ds.vhd:40] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] 
// Tcl Message: 	Parameter level bound to: 10 - type: integer  	Parameter slew bound to: 1 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: SSTL18_II - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF' (67#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad' (68#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] INFO: [Synth 8-256] done synthesizing module 'iopad' (69#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2pads' (70#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:621] INFO: [Synth 8-256] done synthesizing module 'ddr2phy' (71#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/ddrphy.vhd:847] INFO: [Synth 8-256] done synthesizing module 'ddr2phy_wrap_cbd' (72#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddrphy_wrap.vhd:774] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax.vhd:100] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 1024 - type: integer  	Parameter hmask bound to: 3968 - type: integer  	Parameter ioaddr bound to: 1 - type: integer  	Parameter iomask bound to: 4095 - type: integer  	Parameter burstlen bound to: 8 - type: integer  	Parameter nosync bound to: 0 - type: integer  	Parameter ahbbits bound to: 32 - type: integer  	Parameter revision bound to: 1 - type: integer  	Parameter devid bound to: 46 - type: integer  	Parameter ddrbits bound to: 16 - type: integer  	Parameter regarea bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax_ahb' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ahb.vhd:73] 
// Tcl Message: 	Parameter hindex bound to: 5 - type: integer  	Parameter haddr bound to: 1024 - type: integer  	Parameter hmask bound to: 3968 - type: integer  	Parameter ioaddr bound to: 1 - type: integer  	Parameter iomask bound to: 4095 - type: integer  	Parameter burstlen bound to: 8 - type: integer  	Parameter nosync bound to: 0 - type: integer  	Parameter ahbbits bound to: 32 - type: integer  	Parameter revision bound to: 1 - type: integer  	Parameter devid bound to: 46 - type: integer  	Parameter ddrbits bound to: 16 - type: integer  	Parameter regarea bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2spax_ahb' (73#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ahb.vhd:73] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2spax_ddr' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ddr.vhd:94] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'ddr2spax_ddr' (74#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2spax_ddr.vhd:94] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 4 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 4 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2buf' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 4 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 4 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized1' (74#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 4 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized1' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized2' (75#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] INFO: [Synth 8-256] done synthesizing module 'ddr2buf' (76#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 3 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 3 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'ddr2buf__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/ddr/ddr2buf.vhd:60] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter wabits bound to: 3 - type: integer  	Parameter wdbits bound to: 32 - type: integer  	Parameter rabits bound to: 3 - type: integer  	Parameter rdbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized4' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized3' (76#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 1 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'spimctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/spi/spimctrl.vhd:78] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'spimctrl' (79#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/spi/spimctrl.vhd:78] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'STARTUPE2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875] 
// Tcl Message: 	Parameter PROG_USR bound to: FALSE - type: string  	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'STARTUPE2' (80#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50875] 
// Tcl Message: 	Parameter hindex bound to: 1 - type: integer  	Parameter haddr bound to: 2048 - type: integer  	Parameter hmask bound to: 4095 - type: integer  	Parameter nslaves bound to: 16 - type: integer  	Parameter debug bound to: 2 - type: integer  	Parameter icheck bound to: 1 - type: integer  	Parameter enbusmon bound to: 0 - type: integer  	Parameter asserterr bound to: 0 - type: integer  	Parameter assertwarn bound to: 0 - type: integer  	Parameter pslvdisable bound to: 0 - type: integer  	Parameter mcheck bound to: 1 - type: integer  	Parameter ccheck bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbctrl' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrl.vhd:60] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbctrlx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrlx.vhd:71] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbctrlx' (81#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrlx.vhd:71] INFO: [Synth 8-256] done synthesizing module 'apbctrl' (82#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/grlib/amba/apbctrl.vhd:60] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter eirq bound to: 0 - type: integer  	Parameter irqmap bound to: 0 - type: integer  	Parameter bootreg bound to: 1 - type: integer  	Parameter extrun bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'irqmp' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:62] 
// Tcl Message: 	Parameter pindex bound to: 2 - type: integer  	Parameter paddr bound to: 2 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter ncpu bound to: 1 - type: integer  	Parameter eirq bound to: 0 - type: integer  	Parameter irqmap bound to: 0 - type: integer  	Parameter bootreg bound to: 1 - type: integer  	Parameter extrun bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:205] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'irqmp' (83#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/irqmp/irqmp.vhd:62] 
// Tcl Message: 	Parameter pindex bound to: 3 - type: integer  	Parameter paddr bound to: 3 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 8 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 8 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'gptimer' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:84] 
// Tcl Message: 	Parameter pindex bound to: 3 - type: integer  	Parameter paddr bound to: 3 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter pirq bound to: 8 - type: integer  	Parameter sepirq bound to: 1 - type: integer  	Parameter sbits bound to: 8 - type: integer  	Parameter ntimers bound to: 2 - type: integer  	Parameter nbits bound to: 32 - type: integer  	Parameter wdog bound to: 0 - type: integer  	Parameter ewdogen bound to: 0 - type: integer  	Parameter glatch bound to: 0 - type: integer  	Parameter gextclk bound to: 0 - type: integer  	Parameter gset bound to: 0 - type: integer  	Parameter gelatch bound to: 0 - type: integer  	Parameter wdogwin bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:385] INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:385] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'gptimer' (84#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/misc/gptimer.vhd:84] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 1 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'apbuart' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/apbuart.vhd:64] 
// Tcl Message: 	Parameter pindex bound to: 1 - type: integer  	Parameter paddr bound to: 1 - type: integer  	Parameter pmask bound to: 4095 - type: integer  	Parameter console bound to: 1 - type: integer  	Parameter pirq bound to: 2 - type: integer  	Parameter parity bound to: 1 - type: integer  	Parameter flow bound to: 1 - type: integer  	Parameter fifosize bound to: 1 - type: integer  	Parameter abits bound to: 8 - type: integer  	Parameter sbits bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'apbuart' (85#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/uart/apbuart.vhd:64] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethm' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/grethm.vhd:87] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/greth.vhd:89] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'grethc' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:163] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:1055] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_tx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/greth_tx.vhd:51] 
// Tcl Message: 	Parameter ifg_gap bound to: 24 - type: integer  	Parameter attempt_limit bound to: 16 - type: integer  	Parameter backoff_limit bound to: 10 - type: integer  	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'eth_rstgen' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/eth_rstgen.vhd:41] 
// Tcl Message: 	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: 	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'greth_rx' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/greth_rx.vhd:51] 
// Tcl Message: 	Parameter nsync bound to: 1 - type: integer  	Parameter rmii bound to: 1 - type: integer  	Parameter multicast bound to: 0 - type: integer  	Parameter maxsize bound to: 1500 - type: integer  	Parameter gmiimode bound to: 0 - type: integer  	Parameter acthigh bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'grethc' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/eth/core/grethc.vhd:163] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized6' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized5' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized5' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized5' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 7 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized1' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized5' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized6' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized8' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized7' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized7' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'generic_syncram_2p__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] 
// Tcl Message: 	Parameter abits bound to: 3 - type: integer  	Parameter dbits bound to: 32 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'generic_syncram_2p__parameterized3' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/inferred/memory_inferred.vhd:152] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized7' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized8' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'syncram_2p__parameterized10' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'memrwcol__parameterized9' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter techwrfst bound to: 0 - type: integer  	Parameter techrwcol bound to: 0 - type: integer  	Parameter techrdhold bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'memrwcol__parameterized9' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/memrwcol.vhd:64] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_2p__parameterized9' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_syncram_dp__parameterized3' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] 
// Tcl Message: 	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter SIM_COLLISION_CHECK bound to: GENERATE_X_ONLY - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_dp__parameterized3' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:301] INFO: [Synth 8-256] done synthesizing module 'unisim_syncram_2p__parameterized9' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/memory_unisim.vhd:617] INFO: [Synth 8-256] done synthesizing module 'syncram_2p__parameterized10' (90#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/syncram_2p.vhd:55] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter abits bound to: 9 - type: integer  	Parameter dbits bound to: 16 - type: integer  	Parameter sepclk bound to: 0 - type: integer  	Parameter wrfst bound to: 0 - type: integer  	Parameter testen bound to: 0 - type: integer  	Parameter words bound to: 0 - type: integer  	Parameter custombits bound to: 16 - type: integer  	Parameter pipeline bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'greth' (91#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/greth.vhd:89] INFO: [Synth 8-256] done synthesizing module 'grethm' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/gaisler/greth/grethm.vhd:87] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'iopad__parameterized2' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter oepol bound to: 0 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'unisim_iopad__parameterized1' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] 
// Tcl Message: 	Parameter level bound to: 0 - type: integer  	Parameter slew bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter strength bound to: 12 - type: integer  	Parameter DRIVE bound to: 12 - type: integer  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'IOBUF__parameterized0' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] 
// Tcl Message: 	Parameter DRIVE bound to: 12 - type: integer  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IOSTANDARD bound to: LVTTL - type: string  	Parameter SLEW bound to: SLOW - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IOBUF__parameterized0' (92#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:22655] INFO: [Synth 8-256] done synthesizing module 'unisim_iopad__parameterized1' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/unisim/pads_unisim.vhd:100] INFO: [Synth 8-256] done synthesizing module 'iopad__parameterized2' (92#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/iopad.vhd:41] 
// Tcl Message: 	Parameter tech bound to: 50 - type: integer  	Parameter level bound to: 0 - type: integer  	Parameter voltage bound to: 3 - type: integer  	Parameter width bound to: 2 - type: integer  	Parameter filter bound to: 0 - type: integer  	Parameter strength bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'inpadv' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:136] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'inpadv' (93#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/inpad.vhd:136] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'outpadv' [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:146] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'outpadv' (94#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/lib/techmap/maps/outpad.vhd:146] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV__parameterized3' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV__parameterized3' (94#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40051] 
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'leon3mp' (95#1) [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.vhd:152] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 379 ; free virtual = 5182 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 6981.465 ; gain = 0.000 ; free physical = 443 ; free virtual = 5246 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Common 17-14] Message 'Constraints 18-548' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc] 
// Tcl Message: INFO: [Timing 38-2] Deriving generated clocks [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc:16] 
// Tcl Message: Finished Parsing XDC File [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc] 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/bogdan/Escritorio/tfg/3.Work/grlib-gpl-2018.1-b4217/designs/leon3-digilent-nexys4ddr/leon3mp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/leon3mp_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/leon3mp_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers. INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers. INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 91 instances were transformed.   FD => FDRE: 38 instances   IOBUF => IOBUF (IBUF, OBUFT): 17 instances   IOBUFDS => IOBUFDS (IBUFDS, INV, OBUFTDS, OBUFTDS): 2 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances   RAMB16_S18 => RAMB18E1: 16 instances   RAMB16_S36_S36 => RAMB36E1: 17 instances  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 7150.359 ; gain = 168.895 ; free physical = 299 ; free virtual = 5117 
// Tcl Message: 403 Infos, 431 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 7150.359 ; gain = 168.895 ; free physical = 299 ; free virtual = 5117 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 33 seconds
dismissDialog("Open Elaborated Design"); // bs (cl)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 26 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 144, 445, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenuItem((HResource) null, "Color 5"); // ac (cl)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 122, 463, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 134, 460, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenuItem((HResource) null, "Color 5"); // ac (cl)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 387, 553, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectMenu(PAResourceItoN.NetlistSchMenuAndMouse_VIEW, "View"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenuItem((HResource) null, "Color 5"); // ac (cl)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 495, 415, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SchMenuAndMouse_EXPAND_CONE, "Expand Cone"); // Z (ai, cl)
// [GUI Memory]: 143 MB (+89kb) [00:13:49]
// Elapsed time: 184 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 369, 232, 1232, 839, false, false, false, true, false); // f (k, cl) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // Z (ai, cl)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // Z (ai, cl)
selectMenuItem((HResource) null, "Color 5"); // ac (cl)
// [GUI Memory]: 152 MB (+1514kb) [00:14:48]
// [GUI Memory]: 160 MB (+263kb) [00:37:56]
// HMemoryUtils.trashcanNow. Engine heap size: 2,084 MB. GUI used memory: 92 MB. Current time: 9/19/20 10:21:13 PM CEST
// Elapsed time: 1785 seconds
selectMenu(PAResourceItoN.MainMenuMgr_HELP, "Help"); // U (q, cl)
selectMenu(PAResourceItoN.MainMenuMgr_DESIGN_HUBS, "Design Hubs"); // Z (cl)
selectMenuItem(PAResourceCommand.PACommandNames_ON_THE_WEB, "Vivado on the Web..."); // ac (cl)
dismissMenu(PAResourceItoN.MainMenuMgr_HELP, "Help"); // U (q, cl)
// Run Command: PAResourceCommand.PACommandNames_ABOUT
// a (cl): About Vivado: addNotify
// 'aM' command handler elapsed time: 3 seconds
dismissDialog("About Vivado"); // a (cl)
// HMemoryUtils.trashcanNow. Engine heap size: 2,086 MB. GUI used memory: 88 MB. Current time: 9/19/20 10:51:13 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,086 MB. GUI used memory: 88 MB. Current time: 9/19/20 11:21:13 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,086 MB. GUI used memory: 88 MB. Current time: 9/19/20 11:51:13 PM CEST
// HMemoryUtils.trashcanNow. Engine heap size: 2,086 MB. GUI used memory: 88 MB. Current time: 9/20/20 12:21:13 AM CEST
// Elapsed time: 7004 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aB, cl)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 2,086 MB. GUI used memory: 78 MB. Current time: 9/20/20 12:21:58 AM CEST
// Engine heap size: 2,086 MB. GUI used memory: 79 MB. Current time: 9/20/20 12:21:59 AM CEST
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ddr2spa.vhd", 1); // k (j, cl)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, cl)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd), ddrc : ddr2spax(rtl) (ddr2spax.vhd)]", 15); // B (D, cl)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd)]", 13, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd)]", 13, true); // B (D, cl) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd), ddr2gen.ddrc : ddr2spa(rtl) (ddr2spa.vhd)]", 13, true, false, false, false, false, true); // B (D, cl) - Double Click - Node
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd)]", 2, true); // B (D, cl) - Node
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd)]", 2); // B (D, cl)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, leon3mp(rtl) (leon3mp.vhd)]", 2); // B (D, cl)
// Elapsed time: 24 seconds
selectCodeEditor("leon3mp.vhd", 266, 187); // cd (w, cl)
selectCodeEditor("leon3mp.vhd", 45, 188); // cd (w, cl)
// Elapsed time: 13 seconds
selectCodeEditor("leon3mp.vhd", 241, 66); // cd (w, cl)
// Elapsed time: 15 seconds
selectCodeEditor("leon3mp.vhd", 213, 158); // cd (w, cl)
selectCodeEditor("leon3mp.vhd", 213, 158, false, false, false, false, true); // cd (w, cl) - Double Click
typeControlKey((HResource) null, "leon3mp.vhd", 'c'); // cd (w, cl)
// Elapsed time: 21 seconds
selectCodeEditor("leon3mp.vhd", 367, 206); // cd (w, cl)
selectCodeEditor("leon3mp.vhd", 323, 80); // cd (w, cl)
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("leon3mp.vhd", 427, 341); // cd (w, cl)
// Elapsed time: 12 seconds
selectCodeEditor("leon3mp.vhd", 15, 369); // cd (w, cl)
selectCodeEditor("leon3mp.vhd", 100, 101, false, false, false, true, false); // cd (w, cl) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // ac (ai, cl)
// Elapsed time: 242 seconds
typeControlKey((HResource) null, "leon3mp.vhd", 'c'); // cd (w, cl)
