I 000051 55 2048          1417471619408 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417471619424 2014.12.01 17:06:59)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 61623760623663776064743a336662673766636661)
	(_entity
		(_time 1417471619381)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2048          1417472453566 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472453567 2014.12.01 17:20:53)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdbab4e8ebeabfabbcb8a8e6efbabebbebbabfbabd)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2048          1417472465953 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472465954 2014.12.01 17:21:05)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 14104512124316021511014f461317124213161314)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2048          1417472481036 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472481037 2014.12.01 17:21:21)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a0a0f0d595d081c0b0f1f51580d090c5c0d080d0a)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417472481229 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472481230 2014.12.01 17:21:21)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6c6c193c59195d0cdc0d59d93c0c3c1c4c390c0c0)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2048          1417473332124 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473332125 2014.12.01 17:35:32)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9090919e92c79286919585cbc2979396c697929790)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473332132 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473332133 2014.12.01 17:35:32)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0a0a3f7a5f7f3b6aba6b3fbf5a6a5a7a2a5f6a6a6)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417473332180 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473332181 2014.12.01 17:35:32)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfcfcc9a9898cfda989add909bccc9ca99c9cdc8c6)
	(_entity
		(_time 1417473332177)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal PortIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal PortOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417473614831 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473614832 2014.12.01 17:40:14)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbbeebdbbb8edf9eeeafab4bde8ece9b9e8ede8ef)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473614838 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473614839 2014.12.01 17:40:14)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbbecbcbcb8bcf9e4e9fcb4bae9eae8edeab9e9e9)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2048          1417473626864 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473626865 2014.12.01 17:40:26)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebfeebcb9b9ecf8efebfbb5bce9ede8b8e9ece9ee)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473626873 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473626874 2014.12.01 17:40:26)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebfecbdbeb9bdf8e5e8fdb5bbe8ebe9ecebb8e8e8)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417473626915 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473626916 2014.12.01 17:40:26)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d4c1e1a484a1d084a480f42491e1b184b1b1f1a14)
	(_entity
		(_time 1417473614882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417473735508 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473735509 2014.12.01 17:42:15)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f41464c1b184d594e4a5a141d484c4919484d484f)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473735515 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473735516 2014.12.01 17:42:15)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f41444d1c181c5944495c141a494a484d4a194949)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417473735557 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473735558 2014.12.01 17:42:15)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e70757f2a297e6b292b6c212a7d787b28787c7977)
	(_entity
		(_time 1417473614882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000051 55 2048          1417473740583 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473740584 2014.12.01 17:42:20)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25737120227227332420307e772226237322272225)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000051 55 2919          1417473740592 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473740593 2014.12.01 17:42:20)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25737321257276332e23367e702320222720732323)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
V 000051 55 2166          1417473740735 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473740736 2014.12.01 17:42:20)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2e4e4e6b1e5b2a7e5e7a0ede6b1b4b7e4b4b0b5bb)
	(_entity
		(_time 1417473614882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417474085450 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474085451 2014.12.01 17:48:05)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8c8b82dbda8f9b8c8898d6df8a8e8bdb8a8f8a8d)
	(_entity
		(_time 1417474085444)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2816          1417474085494 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474085495 2014.12.01 17:48:05)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcbdb8e8eaebefaab7baafe7e9bab9bbbeb9eababa)
	(_entity
		(_time 1417474085473)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417474085744 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417474085745 2014.12.01 17:48:05)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b7b3e2b1e1b6a3e1e3a4e9e2b5b0b3e0b0b4b1bf)
	(_entity
		(_time 1417474085737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417474611291 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474611292 2014.12.01 17:56:51)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1a0f2f7a2f6a3b7a0a4b4faf3a6a2a7f7a6a3a6a1)
	(_entity
		(_time 1417474085443)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2816          1417474611297 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474611298 2014.12.01 17:56:51)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1a0f0f6a5f6f2b7aaa7b2faf4a7a4a6a3a4f7a7a7)
	(_entity
		(_time 1417474085472)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417474611391 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417474611392 2014.12.01 17:56:51)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code feffafaeaaa9feeba9abeca1aafdf8fba8f8fcf9f7)
	(_entity
		(_time 1417474085736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 976           1417474611465 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417474611466 2014.12.01 17:56:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4c194e4a1b1c5a4b195d17194a494a4d4a194a48)
	(_entity
		(_time 1417474611426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417474611481 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417474611482 2014.12.01 17:56:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5d005f590a0a4a5b094d07095a595b545a0a5b5e)
	(_entity
		(_time 1417474611476)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417474611495 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417474611496 2014.12.01 17:56:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6c306c3e3b6b7a6b612a363c6a686a686a696b6e)
	(_entity
		(_time 1417474611491)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417474611576 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417474611577 2014.12.01 17:56:51)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code babab8efe9ede9acbbeeaee0eebcecbdb8bcbdbcbb)
	(_entity
		(_time 1417474611572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417474611590 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417474611591 2014.12.01 17:56:51)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9c99b9dc59ecedf9b9cd8939ccfcdcfcccecbcfcf)
	(_entity
		(_time 1417474611586)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417474611662 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417474611663 2014.12.01 17:56:51)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 08085c0e045f581e0e0c1a57580b0e0e090e0c0e0c)
	(_entity
		(_time 1417474611657)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417474611759 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417474611760 2014.12.01 17:56:51)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75742375752223627376672f257376727173237277)
	(_entity
		(_time 1417474611753)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417474611854 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417474611855 2014.12.01 17:56:51)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d3d3d280d584d4c4d687ca8882d580d5dad5d6d4d1)
	(_entity
		(_time 1417474611849)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417474611961 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417474611962 2014.12.01 17:56:51)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3131333535676d22323b276b343634363932303237)
	(_entity
		(_time 1417474611955)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9379          1417474612079 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 19 ))
	(_version va7)
	(_time 1417474612080 2014.12.01 17:56:52)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code aeaef9f9a8f8ffb8aafaedf5faa8afa8fda9aba8af)
	(_entity
		(_time 1417474612068)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 35 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 36 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 45 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 46 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 53 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 54 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 55 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 56 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 57 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 58 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 59 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 60 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 62 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 76 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 77 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 78 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 79 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 67 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 68 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 70 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 70 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 71 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(12))(_sensitivity(3)(4)(5)))))
			(line__83(_architecture 1 0 83 (_process (_simple)(_target(13))(_sensitivity(13)(14)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(2))(_sensitivity(14)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((status)(status_signal)))(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2816          1417475067485 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417475067486 2014.12.01 18:04:27)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9c9d9c93cacbcf8a979a8fc7c99a999b9e99ca9a9a)
	(_entity
		(_time 1417474085472)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(7)(3)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(7)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417475067530 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417475067531 2014.12.01 18:04:27)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cbcacb9e989ccbde9c9ed9949fc8cdce9dcdc9ccc2)
	(_entity
		(_time 1417474085736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 976           1417475067568 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417475067569 2014.12.01 18:04:27)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaeae9b9eebdbafcedbffbb1bfecefecebecbfecee)
	(_entity
		(_time 1417474611425)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417475067574 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417475067575 2014.12.01 18:04:27)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafbf0aafdacacecfdafeba1affcfffdf2fcacfdf8)
	(_entity
		(_time 1417474611475)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417475067580 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417475067581 2014.12.01 18:04:27)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafaf0aaaaadfdecfdf7bca0aafcfefcfefcfffdf8)
	(_entity
		(_time 1417474611490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417475067616 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417475067617 2014.12.01 18:04:27)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19194c1f124e4a0f184d0d434d1f4f1e1b1f1e1f18)
	(_entity
		(_time 1417474611571)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417475067622 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417475067623 2014.12.01 18:04:27)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 29292c2c257e2e3f7b7c38737c2f2d2f2c2e2b2f2f)
	(_entity
		(_time 1417474611585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417475067661 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417475067662 2014.12.01 18:04:27)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48484a4a441f185e4e4c5a17184b4e4e494e4c4e4c)
	(_entity
		(_time 1417474611656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417475067694 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417475067695 2014.12.01 18:04:27)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67666766653031706164753d376164606361316065)
	(_entity
		(_time 1417474611752)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417475067794 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417475067795 2014.12.01 18:04:27)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d58286d582d2c2d081cc8e84d386d3dcd3d0d2d7)
	(_entity
		(_time 1417474611848)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417475067876 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417475067877 2014.12.01 18:04:27)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2323732625757f3020293579262426242b20222025)
	(_entity
		(_time 1417474611954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9595          1417475067962 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417475067963 2014.12.01 18:04:27)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 8080858ed3d6d19684d5c3dbd4868186d387858681)
	(_entity
		(_time 1417475067954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
V 000051 55 2785          1417475099729 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417475099730 2014.12.01 18:04:59)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86d4868982d1849087d593ddd4818580d081848186)
	(_entity
		(_time 1417474085443)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000051 55 2816          1417475099735 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417475099736 2014.12.01 18:04:59)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 96c4949995c1c5809d9085cdc39093919493c09090)
	(_entity
		(_time 1417474085472)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
V 000051 55 2166          1417475099801 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417475099802 2014.12.01 18:04:59)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d587d787d182d5c08280c78a81d6d3d083d3d7d2dc)
	(_entity
		(_time 1417474085736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000045 55 976           1417475099885 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417475099886 2014.12.01 18:04:59)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 326132376565622435672369673437343334673436)
	(_entity
		(_time 1417474611425)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 980           1417475099896 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417475099897 2014.12.01 18:04:59)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 32603b376664642435672369673437353a34643530)
	(_entity
		(_time 1417474611475)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000046 55 1817          1417475099907 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417475099908 2014.12.01 18:04:59)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 42114b4041154554454f0418124446444644474540)
	(_entity
		(_time 1417474611490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 975           1417475100002 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417475100003 2014.12.01 18:05:00)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f3f7f6a2f7f3b6a1f4b4faf4a6f6a7a2a6a7a6a1)
	(_entity
		(_time 1417474611571)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 2603          1417475100010 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417475100011 2014.12.01 18:05:00)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affca8f9fcf8a8b9fdfabef5faa9aba9aaa8ada9a9)
	(_entity
		(_time 1417474611585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 2959          1417475100082 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417475100083 2014.12.01 18:05:00)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebdeebdbfb9bef8e8eafcb1beede8e8efe8eae8ea)
	(_entity
		(_time 1417474611656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
V 000049 55 2933          1417475100143 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417475100144 2014.12.01 18:05:00)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7e2d297a7b7a3b2a2f3e767c2a2f2b282a7a2b2e)
	(_entity
		(_time 1417474611752)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
V 000049 55 1653          1417475100203 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417475100204 2014.12.01 18:05:00)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b383d6a3c3c6c7c6e3f72303a6d386d626d6e6c69)
	(_entity
		(_time 1417474611848)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
V 000044 55 2934          1417475100286 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417475100287 2014.12.01 18:05:00)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b9eaefecb5efe5aabab3afe3bcbebcbeb1bab8babf)
	(_entity
		(_time 1417474611954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
V 000048 55 9595          1417475100362 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417475100363 2014.12.01 18:05:00)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 07540501535156110352445c530106015400020106)
	(_entity
		(_time 1417475067953)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
