{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607021623895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607021623895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 00:23:43 2020 " "Processing started: Fri Dec 04 00:23:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607021623895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021623895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021623896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607021624256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607021624256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_Logic " "Found design unit 1: ALU-ALU_Logic" {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630905 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630905 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "XOR_input2.vhd " "Can't analyze file -- file XOR_input2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607021630909 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "and_input2.vhd " "Can't analyze file -- file and_input2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607021630912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_2input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_2input-XOR_Logic " "Found design unit 1: XOR_2input-XOR_Logic" {  } { { "XOR_2input.vhd" "" { Text "D:/study material/IITB/project 224/XOR_2input.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630913 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_2input " "Found entity 1: XOR_2input" {  } { { "XOR_2input.vhd" "" { Text "D:/study material/IITB/project 224/XOR_2input.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2input-and_Logic " "Found design unit 1: and_2input-and_Logic" {  } { { "and_2input.vhd" "" { Text "D:/study material/IITB/project 224/and_2input.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630915 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2input " "Found entity 1: and_2input" {  } { { "and_2input.vhd" "" { Text "D:/study material/IITB/project 224/and_2input.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpgen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gpgen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpgen-Arch " "Found design unit 1: gpgen-Arch" {  } { { "gpgen.vhd" "" { Text "D:/study material/IITB/project 224/gpgen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630916 ""} { "Info" "ISGN_ENTITY_NAME" "1 gpgen " "Found entity 1: gpgen" {  } { { "gpgen.vhd" "" { Text "D:/study material/IITB/project 224/gpgen.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node_operation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node_operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_operation-Arch " "Found design unit 1: node_operation-Arch" {  } { { "node_operation.vhd" "" { Text "D:/study material/IITB/project 224/node_operation.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630917 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_operation " "Found entity 1: node_operation" {  } { { "node_operation.vhd" "" { Text "D:/study material/IITB/project 224/node_operation.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "koggestoneadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file koggestoneadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KoggeStoneAdder-KoggeStoneAdderLogic " "Found design unit 1: KoggeStoneAdder-KoggeStoneAdderLogic" {  } { { "KoggeStoneAdder.vhd" "" { Text "D:/study material/IITB/project 224/KoggeStoneAdder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630919 ""} { "Info" "ISGN_ENTITY_NAME" "1 KoggeStoneAdder " "Found entity 1: KoggeStoneAdder" {  } { { "KoggeStoneAdder.vhd" "" { Text "D:/study material/IITB/project 224/KoggeStoneAdder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get1complement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file get1complement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Get1Complement-Get1ComplementLogic " "Found design unit 1: Get1Complement-Get1ComplementLogic" {  } { { "Get1Complement.vhd" "" { Text "D:/study material/IITB/project 224/Get1Complement.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630920 ""} { "Info" "ISGN_ENTITY_NAME" "1 Get1Complement " "Found entity 1: Get1Complement" {  } { { "Get1Complement.vhd" "" { Text "D:/study material/IITB/project 224/Get1Complement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zerobitcalculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zerobitcalculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZeroBitCalculator-ZeroBitLogic " "Found design unit 1: ZeroBitCalculator-ZeroBitLogic" {  } { { "ZeroBitCalculator.vhd" "" { Text "D:/study material/IITB/project 224/ZeroBitCalculator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630922 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZeroBitCalculator " "Found entity 1: ZeroBitCalculator" {  } { { "ZeroBitCalculator.vhd" "" { Text "D:/study material/IITB/project 224/ZeroBitCalculator.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630922 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "X.vhd " "Can't analyze file -- file X.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1607021630925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selecthandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selecthandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectHandler-SelectLogic " "Found design unit 1: SelectHandler-SelectLogic" {  } { { "SelectHandler.vhd" "" { Text "D:/study material/IITB/project 224/SelectHandler.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630927 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectHandler " "Found entity 1: SelectHandler" {  } { { "SelectHandler.vhd" "" { Text "D:/study material/IITB/project 224/SelectHandler.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-tb " "Found design unit 1: testbench-tb" {  } { { "Testbench.vhd" "" { Text "D:/study material/IITB/project 224/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630928 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Testbench.vhd" "" { Text "D:/study material/IITB/project 224/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607021630928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021630928 ""}
{ "Error" "EVRFX_VHDL_READ_FROM_OUT" "Cout ALU.vhd(94) " "VHDL Interface Declaration error in ALU.vhd(94): interface object \"Cout\" of mode out cannot be read. Change object mode to buffer." {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 94 0 0 } }  } 0 10309 "VHDL Interface Declaration error in %2!s!: interface object \"%1!s!\" of mode out cannot be read. Change object mode to buffer." 0 0 "Analysis & Synthesis" 0 -1 1607021630929 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Carryout in Cout out ALU.vhd(94) " "VHDL error at ALU.vhd(94): actual port \"Cout\" of mode \"out\" cannot be associated with formal port \"Carryout\" of mode \"in\"" {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 94 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607021630929 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_OUT_CANNOT_BE_READ" "Cout ALU.vhd(94) " "VHDL error at ALU.vhd(94): can't read value of interface object \"Cout\" of mode OUT" {  } { { "ALU.vhd" "" { Text "D:/study material/IITB/project 224/ALU.vhd" 94 0 0 } }  } 0 10600 "VHDL error at %2!s!: can't read value of interface object \"%1!s!\" of mode OUT" 0 0 "Analysis & Synthesis" 0 -1 1607021630929 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607021631035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 04 00:23:51 2020 " "Processing ended: Fri Dec 04 00:23:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607021631035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607021631035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607021631035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607021631035 ""}
