Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 10 18:44:43 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file interfaz_UART_VGA_control_sets_placed.rpt
| Design       : interfaz_UART_VGA
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            2 |
|     11 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |           11 |
| No           | No                    | Yes                    |             101 |           31 |
| No           | Yes                   | No                     |              17 |            6 |
| Yes          | No                    | No                     |              51 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|                    Clock Signal                   |                    Enable Signal                    |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+---------------------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG                                | UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | meta_harden_rst_i0/rst_clk_rx      |                2 |              4 |
|  sys_clk_IBUF_BUFG                                | UART/uart_rx_ctl_i0/over_sample_cnt                 | meta_harden_rst_i0/rst_clk_rx      |                2 |              4 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 |                                                     |                                    |                5 |              5 |
|  sys_clk_IBUF_BUFG                                |                                                     |                                    |                3 |              6 |
|  pixel_clock                                      |                                                     |                                    |                3 |              8 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | pixel_clock                                         |                                    |                4 |             10 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | VGA/vga_sync_unit/v_count0                          |                                    |                3 |             10 |
|  rx_data_rdy_BUFG                                 | VGA/dir[18]_i_1_n_0                                 |                                    |                7 |             11 |
|  sys_clk_IBUF_BUFG                                |                                                     | meta_harden_rst_i0/rst_clk_rx      |                6 |             17 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 | VGA/dir[18]_i_1_n_0                                 |                                    |               10 |             20 |
|  pixel_clock                                      |                                                     | VGA/vga_sync_unit/h_count_reg[8]_0 |                8 |             32 |
|  rx_data_rdy_BUFG                                 |                                                     | VGA/qchars[0]_i_2_n_0              |                8 |             32 |
|  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1 |                                                     | rst_IBUF                           |               15 |             37 |
+---------------------------------------------------+-----------------------------------------------------+------------------------------------+------------------+----------------+


