/*
 * MPC8272 ADS Device Tree Source
 *
 * Copyright 2005 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

/dts-v1/;

/ {
	model = "Sonos Model 17";
	compatible = "fsl,mpc8272ads";
	#address-cells = <1>;
	#size-cells = <1>;

	aliases {
		ethernet0 = &eth0;
		ethernet1 = &eth1;
		serial0 = &smc2;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8272@0 {
			device_type = "cpu";
			reg = <0x0>;
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <16384>;
			i-cache-size = <16384>;
			timebase-frequency = <0>;
			bus-frequency = <0>;
			clock-frequency = <0>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0>;
	};

	localbus@f0010100 {
		compatible = "fsl,mpc8272-localbus",
		             "fsl,pq2-localbus";
		#address-cells = <2>;
		#size-cells = <1>;
		reg = <0xf0010100 0x40>;

		ranges = <0x0 0x0 0xf8000000 0x00800000>;

		nand: gpio-nand@0x000000,0 {
			compatible = "gpio-control-nand";
			reg = <0x0 0x0 0x00020000>;
			bank-width = <1>;
			chip-delay = <15>;
			gpios = <&gpioc 29 0	/* rdy */
				 &gpioc 28 0	/* nce */
				 &gpioa 23 0	/* ale */
				 &gpioa 22 0	/* cle */
				 0>;		/* nwp */
		};
	};

	pci@f0010800 {
		device_type = "pci";
		reg = <0xf0010800 0x10c 0xf00101ac 0x8 0xf00101c4 0x8>;
		compatible = "fsl,mpc8272-pci", "fsl,pq2-pci";
		bus-range = <0x0 0xff>;
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
		clock-frequency = <66666666>;
		interrupt-parent = <&PIC>;
		interrupts = <19 8>;
		ranges = <0x42000000 0x0 0x80000000 0x80000000 0x0 0x20000000
		          0x2000000 0x0 0xa0000000 0xa0000000 0x0 0x20000000
		          0x1000000 0x0 0xf4000000 0xf4000000 0x0 0x2000000>;
	};

	soc@f0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "fsl,mpc8272", "fsl,pq2-soc";
		ranges = <0x0 0xf0000000 0x53000>;

		// Temporary -- will go away once kernel uses ranges for get_immrbase().
		reg = <0xf0000000 0x53000>;

		cpm@119c0 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "fsl,mpc8272-cpm", "fsl,cpm2";
			reg = <0x119c0 0x30>;
			ranges;

			muram@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				ranges = <0x0 0x0 0x10000>;

				data@0 {
					compatible = "fsl,cpm-muram-data";
					reg = <0x80 0x1f80 0x9000 0x800>;
				};
			};

			brg@119f0 {
				compatible = "fsl,mpc8272-brg",
				             "fsl,cpm2-brg",
				             "fsl,cpm-brg";
				reg = <0x119f0 0x10 0x115f0 0x10>;
			};

			smc2: serial@11a92 {
				device_type = "serial";
				compatible = "fsl,mpc8272-smc-uart",
				             "fsl,cpm2-smc-uart";
				reg = <0x11a90 0x20 0x40 0x2>;
				interrupts = <5 8>;
				interrupt-parent = <&PIC>;
				fsl,cpm-brg = <2>;
				fsl,cpm-command = <0x21200000>;
				current-speed = <38400>;
			};

			mdio0@10d60 {
				device_type = "mdio";
				compatible = "fsl,mpc8272ads-mdio-bitbang",
				             "fsl,mpc8272-mdio-bitbang",
				             "fsl,cpm2-mdio-bitbang";
				reg = <0x10d60 0x14>;
				#address-cells = <1>;
				#size-cells = <0>;
				fsl,mdio-pin = <24>;
				fsl,mdc-pin = <23>;

				PHY0: ethernet-phy@0 {
					reg = <0x1>;
					device_type = "ethernet-phy";
				};

			};

			mdio1@10d60 {
				device_type = "mdio";
				compatible = "fsl,mpc8272ads-mdio-bitbang",
				             "fsl,mpc8272-mdio-bitbang",
				             "fsl,cpm2-mdio-bitbang";
				reg = <0x10d60 0x14>;
				#address-cells = <1>;
				#size-cells = <0>;
				fsl,mdio-pin = <24>;
				fsl,mdc-pin = <25>;

				PHY1: ethernet-phy@1 {
					reg = <0x1>;
					device_type = "ethernet-phy";
				};
			};

			eth0: ethernet@11300 {
				device_type = "network";
				compatible = "fsl,mpc8272-fcc-enet",
				             "fsl,cpm2-fcc-enet";
				reg = <0x11300 0x20 0x8400 0x100 0x11390 0x1>;
				local-mac-address = [ 00 12 34 56 78 90 ];
				interrupts = <32 8>;
				interrupt-parent = <&PIC>;
				phy-handle = <&PHY0>;
				linux,network-index = <0>;
				fsl,cpm-command = <0x12000300>;
			};

			eth1: ethernet@11320 {
				device_type = "network";
				compatible = "fsl,mpc8272-fcc-enet",
				             "fsl,cpm2-fcc-enet";
				reg = <0x11320 0x20 0x8500 0x100 0x113b0 0x1>;
				local-mac-address = [ 00 12 34 56 78 91 ];
				interrupts = <33 8>;
				interrupt-parent = <&PIC>;
				phy-handle = <&PHY1>;
				linux,network-index = <1>;
				fsl,cpm-command = <0x16200300>;
			};

			gpioa: gpio@0x10d00 {
				compatible = "fsl,mpc8272-gpio", "fsl,cpm2-gpio";
				reg = <0x10d00 0x14>;
				#address-cells = <1>;
				#size-cells = <0>;
				fsl,gpio-pin = <24>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			gpiob: gpio@0x10d20 {
				compatible = "fsl,mpc8272-gpio", "fsl,cpm2-gpio";
				reg = <0x10d20 0x14>;
				#address-cells = <1>;
				#size-cells = <0>;
				fsl,gpio-pin = <14>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			gpioc: gpio@0x10d40 {
				compatible = "fsl,mpc8272-gpio", "fsl,cpm2-gpio";
				reg = <0x10d40 0x14>;
				#address-cells = <1>;
				#size-cells = <0>;
				fsl,gpio-pin = <32>;
				#gpio-cells = <2>;
				gpio-controller;
			};

			gpiod: gpio@0x10d60 {
				compatible = "fsl,mpc8272-gpio", "fsl,cpm2-gpio";
				reg = <0x10d60 0x14>;
				#address-cells = <1>;
				#size-cells = <0>;
				fsl,gpio-pin = <32>;
				#gpio-cells = <2>;
				gpio-controller;
			};
		};

		PIC: interrupt-controller@10c00 {
			#interrupt-cells = <2>;
			interrupt-controller;
			reg = <0x10c00 0x80>;
			compatible = "fsl,mpc8272-pic", "fsl,cpm2-pic";
		};
	};

	chosen {
		linux,stdout-path = "/soc/cpm/serial@11a92";
		bootargs = "console=ttyCPM0,38400 root=/dev/ram";
	};
};
