<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<BASEFONT="times" size"3">
		<table width="600">
			An interesting variation is the following:
			<p></p>
			<pre>
module pipeline (out, in, clock);
    output out;
    input  in;
    reg pipe[1:2];
    
    always @(posedge clock)
        {out, pipe[2], pipe[1]} = #d {pipe[2], pipe[1], in};
endmodule
</pre>
			Use of the intra-assignment delay is possible here because there is only one statement in the always block.
		</table>
	</body>

</html>