// Seed: 952590382
module module_0 ();
  wire  id_1;
  logic id_2;
  always $signed(89);
  ;
  logic id_3;
  assign id_3 = id_1;
  id_4(
      id_3
  );
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input uwire id_2,
    output supply0 id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri1 id_8
);
  assign id_5 = -1;
  module_0 modCall_1 ();
  tri id_10, id_11, id_12;
  assign id_10 = 1'h0;
endmodule
