// Seed: 3907565041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri1 id_6
    , id_38,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input wand id_15,
    input tri0 id_16,
    input wor id_17,
    output uwire id_18,
    output tri1 id_19,
    output wire id_20,
    input tri id_21,
    input tri1 id_22,
    input tri id_23,
    input supply1 id_24,
    input tri id_25,
    output uwire id_26,
    input uwire id_27,
    input wor id_28,
    input uwire id_29,
    input wor id_30,
    input tri id_31,
    input tri id_32,
    output supply0 id_33,
    output logic id_34,
    input uwire id_35,
    input wand id_36
);
  wire id_39, id_40;
  wire id_41;
  always @(negedge id_35 or posedge -1) id_34 = id_24;
  assign id_26 = id_40;
  module_0 modCall_1 (
      id_41,
      id_40,
      id_38,
      id_41
  );
endmodule
