

================================================================
== Vitis HLS Report for 'float_safe_softmax3_Pipeline_exp_and_bucket'
================================================================
* Date:           Mon Oct 20 22:46:43 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.380 us|  0.380 us|   38|   38|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- exp_and_bucket  |       36|       36|        14|          1|          1|    24|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 17 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_8, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_9, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_10, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_11, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_12, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_13, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_14, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_15, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_16, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_17, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_18, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_19, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_20, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_21, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_22, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_23, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_24, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_25, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_26, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_27, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_28, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_29, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_30, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_31, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sub_ln1179_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub_ln1179"   --->   Operation 50 'read' 'sub_ln1179_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%max_val_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_31"   --->   Operation 51 'read' 'max_val_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%select_ln1256_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %select_ln1256"   --->   Operation 52 'read' 'select_ln1256_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %idx"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond21.i31"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i = load i10 %idx" [activation_accelerator.cpp:1167]   --->   Operation 55 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.91ns)   --->   "%icmp_ln1167 = icmp_ult  i10 %i, i10 768" [activation_accelerator.cpp:1167]   --->   Operation 56 'icmp' 'icmp_ln1167' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1167 = br i1 %icmp_ln1167, void %if.end.i57.31.preheader.exitStub, void %for.cond21.i31.split" [activation_accelerator.cpp:1167]   --->   Operation 58 'br' 'br_ln1167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [activation_accelerator.cpp:1177]   --->   Operation 59 'partselect' 'lshr_ln1' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln1177 = zext i6 %lshr_ln1" [activation_accelerator.cpp:1177]   --->   Operation 60 'zext' 'zext_ln1177' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.80ns)   --->   "%add_ln1177 = add i12 %zext_ln1177, i12 %select_ln1256_read" [activation_accelerator.cpp:1177]   --->   Operation 61 'add' 'add_ln1177' <Predicate = (icmp_ln1167)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1177_1 = zext i12 %add_ln1177" [activation_accelerator.cpp:1177]   --->   Operation 62 'zext' 'zext_ln1177_1' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%x_0_addr = getelementptr i32 %x_0, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 63 'getelementptr' 'x_0_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:1177]   --->   Operation 64 'load' 'x_0_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i, i32 5, i32 9" [activation_accelerator.cpp:1179]   --->   Operation 65 'partselect' 'lshr_ln2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%x_1_addr = getelementptr i32 %x_1, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 66 'getelementptr' 'x_1_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:1177]   --->   Operation 67 'load' 'x_1_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 68 'getelementptr' 'x_2_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:1177]   --->   Operation 69 'load' 'x_2_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%x_3_addr = getelementptr i32 %x_3, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 70 'getelementptr' 'x_3_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:1177]   --->   Operation 71 'load' 'x_3_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 72 'getelementptr' 'x_4_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:1177]   --->   Operation 73 'load' 'x_4_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%x_5_addr = getelementptr i32 %x_5, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 74 'getelementptr' 'x_5_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:1177]   --->   Operation 75 'load' 'x_5_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 76 'getelementptr' 'x_6_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:1177]   --->   Operation 77 'load' 'x_6_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%x_7_addr = getelementptr i32 %x_7, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 78 'getelementptr' 'x_7_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:1177]   --->   Operation 79 'load' 'x_7_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 80 'getelementptr' 'x_8_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:1177]   --->   Operation 81 'load' 'x_8_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%x_9_addr = getelementptr i32 %x_9, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 82 'getelementptr' 'x_9_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:1177]   --->   Operation 83 'load' 'x_9_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 84 'getelementptr' 'x_10_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 85 [2/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:1177]   --->   Operation 85 'load' 'x_10_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%x_11_addr = getelementptr i32 %x_11, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 86 'getelementptr' 'x_11_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 87 [2/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:1177]   --->   Operation 87 'load' 'x_11_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 88 'getelementptr' 'x_12_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:1177]   --->   Operation 89 'load' 'x_12_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%x_13_addr = getelementptr i32 %x_13, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 90 'getelementptr' 'x_13_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 91 [2/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:1177]   --->   Operation 91 'load' 'x_13_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 92 'getelementptr' 'x_14_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:1177]   --->   Operation 93 'load' 'x_14_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%x_15_addr = getelementptr i32 %x_15, i64 0, i64 %zext_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 94 'getelementptr' 'x_15_addr' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:1177]   --->   Operation 95 'load' 'x_15_load' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln1177_1)   --->   "%or_ln1177 = or i6 %lshr_ln1, i6 1" [activation_accelerator.cpp:1177]   --->   Operation 96 'or' 'or_ln1177' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node add_ln1177_1)   --->   "%zext_ln1177_2 = zext i6 %or_ln1177" [activation_accelerator.cpp:1177]   --->   Operation 97 'zext' 'zext_ln1177_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.80ns) (out node of the LUT)   --->   "%add_ln1177_1 = add i12 %zext_ln1177_2, i12 %select_ln1256_read" [activation_accelerator.cpp:1177]   --->   Operation 98 'add' 'add_ln1177_1' <Predicate = (icmp_ln1167)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln1177_3 = zext i12 %add_ln1177_1" [activation_accelerator.cpp:1177]   --->   Operation 99 'zext' 'zext_ln1177_3' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%x_0_addr_2 = getelementptr i32 %x_0, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 100 'getelementptr' 'x_0_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%x_0_load_2 = load i12 %x_0_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 101 'load' 'x_0_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%x_1_addr_2 = getelementptr i32 %x_1, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 102 'getelementptr' 'x_1_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%x_1_load_2 = load i12 %x_1_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 103 'load' 'x_1_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%x_2_addr_2 = getelementptr i32 %x_2, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 104 'getelementptr' 'x_2_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%x_2_load_2 = load i12 %x_2_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 105 'load' 'x_2_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%x_3_addr_2 = getelementptr i32 %x_3, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 106 'getelementptr' 'x_3_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%x_3_load_2 = load i12 %x_3_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 107 'load' 'x_3_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%x_4_addr_2 = getelementptr i32 %x_4, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 108 'getelementptr' 'x_4_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%x_4_load_2 = load i12 %x_4_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 109 'load' 'x_4_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%x_5_addr_2 = getelementptr i32 %x_5, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 110 'getelementptr' 'x_5_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%x_5_load_2 = load i12 %x_5_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 111 'load' 'x_5_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%x_6_addr_2 = getelementptr i32 %x_6, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 112 'getelementptr' 'x_6_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%x_6_load_2 = load i12 %x_6_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 113 'load' 'x_6_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%x_7_addr_2 = getelementptr i32 %x_7, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 114 'getelementptr' 'x_7_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%x_7_load_2 = load i12 %x_7_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 115 'load' 'x_7_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%x_8_addr_2 = getelementptr i32 %x_8, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 116 'getelementptr' 'x_8_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%x_8_load_2 = load i12 %x_8_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 117 'load' 'x_8_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%x_9_addr_2 = getelementptr i32 %x_9, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 118 'getelementptr' 'x_9_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%x_9_load_2 = load i12 %x_9_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 119 'load' 'x_9_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%x_10_addr_2 = getelementptr i32 %x_10, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 120 'getelementptr' 'x_10_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%x_10_load_2 = load i12 %x_10_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 121 'load' 'x_10_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%x_11_addr_2 = getelementptr i32 %x_11, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 122 'getelementptr' 'x_11_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%x_11_load_2 = load i12 %x_11_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 123 'load' 'x_11_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%x_12_addr_2 = getelementptr i32 %x_12, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 124 'getelementptr' 'x_12_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%x_12_load_2 = load i12 %x_12_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 125 'load' 'x_12_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%x_13_addr_2 = getelementptr i32 %x_13, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 126 'getelementptr' 'x_13_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 127 [2/2] (1.23ns)   --->   "%x_13_load_2 = load i12 %x_13_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 127 'load' 'x_13_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%x_14_addr_2 = getelementptr i32 %x_14, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 128 'getelementptr' 'x_14_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 129 [2/2] (1.23ns)   --->   "%x_14_load_2 = load i12 %x_14_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 129 'load' 'x_14_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%x_15_addr_2 = getelementptr i32 %x_15, i64 0, i64 %zext_ln1177_3" [activation_accelerator.cpp:1177]   --->   Operation 130 'getelementptr' 'x_15_addr_2' <Predicate = (icmp_ln1167)> <Delay = 0.00>
ST_1 : Operation 131 [2/2] (1.23ns)   --->   "%x_15_load_2 = load i12 %x_15_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 131 'load' 'x_15_load_2' <Predicate = (icmp_ln1167)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln1167 = add i10 %i, i10 32" [activation_accelerator.cpp:1167]   --->   Operation 132 'add' 'add_ln1167' <Predicate = (icmp_ln1167)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln1167 = store i10 %add_ln1167, i10 %idx" [activation_accelerator.cpp:1167]   --->   Operation 133 'store' 'store_ln1167' <Predicate = (icmp_ln1167)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%x_0_load = load i12 %x_0_addr" [activation_accelerator.cpp:1177]   --->   Operation 134 'load' 'x_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%x_1_load = load i12 %x_1_addr" [activation_accelerator.cpp:1177]   --->   Operation 135 'load' 'x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%x_2_load = load i12 %x_2_addr" [activation_accelerator.cpp:1177]   --->   Operation 136 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%x_3_load = load i12 %x_3_addr" [activation_accelerator.cpp:1177]   --->   Operation 137 'load' 'x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%x_4_load = load i12 %x_4_addr" [activation_accelerator.cpp:1177]   --->   Operation 138 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%x_5_load = load i12 %x_5_addr" [activation_accelerator.cpp:1177]   --->   Operation 139 'load' 'x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%x_6_load = load i12 %x_6_addr" [activation_accelerator.cpp:1177]   --->   Operation 140 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%x_7_load = load i12 %x_7_addr" [activation_accelerator.cpp:1177]   --->   Operation 141 'load' 'x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%x_8_load = load i12 %x_8_addr" [activation_accelerator.cpp:1177]   --->   Operation 142 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%x_9_load = load i12 %x_9_addr" [activation_accelerator.cpp:1177]   --->   Operation 143 'load' 'x_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%x_10_load = load i12 %x_10_addr" [activation_accelerator.cpp:1177]   --->   Operation 144 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%x_11_load = load i12 %x_11_addr" [activation_accelerator.cpp:1177]   --->   Operation 145 'load' 'x_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%x_12_load = load i12 %x_12_addr" [activation_accelerator.cpp:1177]   --->   Operation 146 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%x_13_load = load i12 %x_13_addr" [activation_accelerator.cpp:1177]   --->   Operation 147 'load' 'x_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%x_14_load = load i12 %x_14_addr" [activation_accelerator.cpp:1177]   --->   Operation 148 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%x_15_load = load i12 %x_15_addr" [activation_accelerator.cpp:1177]   --->   Operation 149 'load' 'x_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%x_0_load_2 = load i12 %x_0_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 150 'load' 'x_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%x_1_load_2 = load i12 %x_1_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 151 'load' 'x_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%x_2_load_2 = load i12 %x_2_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 152 'load' 'x_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%x_3_load_2 = load i12 %x_3_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 153 'load' 'x_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%x_4_load_2 = load i12 %x_4_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 154 'load' 'x_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%x_5_load_2 = load i12 %x_5_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 155 'load' 'x_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%x_6_load_2 = load i12 %x_6_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 156 'load' 'x_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%x_7_load_2 = load i12 %x_7_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 157 'load' 'x_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%x_8_load_2 = load i12 %x_8_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 158 'load' 'x_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 159 [1/2] (1.23ns)   --->   "%x_9_load_2 = load i12 %x_9_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 159 'load' 'x_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 160 [1/2] (1.23ns)   --->   "%x_10_load_2 = load i12 %x_10_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 160 'load' 'x_10_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 161 [1/2] (1.23ns)   --->   "%x_11_load_2 = load i12 %x_11_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 161 'load' 'x_11_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 162 [1/2] (1.23ns)   --->   "%x_12_load_2 = load i12 %x_12_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 162 'load' 'x_12_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 163 [1/2] (1.23ns)   --->   "%x_13_load_2 = load i12 %x_13_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 163 'load' 'x_13_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 164 [1/2] (1.23ns)   --->   "%x_14_load_2 = load i12 %x_14_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 164 'load' 'x_14_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_2 : Operation 165 [1/2] (1.23ns)   --->   "%x_15_load_2 = load i12 %x_15_addr_2" [activation_accelerator.cpp:1177]   --->   Operation 165 'load' 'x_15_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 166 [4/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 166 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [4/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 167 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [4/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 168 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [4/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 169 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [4/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 170 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [4/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 171 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [4/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 172 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [4/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 173 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [4/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 174 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [4/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 175 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [4/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 176 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [4/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 177 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [4/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 178 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [4/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 179 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [4/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 180 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [4/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 181 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [4/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 182 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [4/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 183 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [4/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 184 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [4/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 185 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [4/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 186 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [4/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 187 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [4/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 188 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [4/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 189 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [4/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 190 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [4/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 191 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [4/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 192 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [4/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 193 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [4/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 194 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [4/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 195 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [4/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 196 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [4/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 197 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 198 [3/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 198 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 199 [3/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 199 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 200 [3/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 200 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [3/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 201 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 202 [3/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 202 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [3/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 203 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [3/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 204 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [3/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 205 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [3/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 206 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 207 [3/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 207 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [3/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 208 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [3/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 209 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [3/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 210 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [3/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 211 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [3/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 212 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [3/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 213 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [3/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 214 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [3/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 215 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [3/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 216 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [3/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 217 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [3/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 218 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [3/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 219 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [3/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 220 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [3/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 221 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [3/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 222 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [3/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 223 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [3/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 224 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [3/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 225 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [3/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 226 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [3/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 227 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [3/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 228 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [3/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 229 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 230 [2/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 230 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 231 [2/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 231 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 232 [2/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 232 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [2/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 233 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [2/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 234 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 235 [2/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 235 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [2/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 236 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [2/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 237 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 238 [2/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 238 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [2/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 239 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [2/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 240 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 241 [2/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 241 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 242 [2/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 242 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 243 [2/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 243 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [2/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 244 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [2/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 245 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [2/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 246 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [2/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 247 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [2/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 248 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 249 [2/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 249 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [2/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 250 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [2/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 251 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [2/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 252 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [2/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 253 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [2/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 254 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [2/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 255 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [2/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 256 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [2/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 257 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [2/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 258 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [2/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 259 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [2/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 260 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [2/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 261 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 262 [1/4] (6.43ns)   --->   "%x_assign = fsub i32 %x_0_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 262 'fsub' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/4] (6.43ns)   --->   "%x_assign_1 = fsub i32 %x_1_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 263 'fsub' 'x_assign_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/4] (6.43ns)   --->   "%x_assign_2 = fsub i32 %x_2_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 264 'fsub' 'x_assign_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 265 [1/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %x_3_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 265 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 266 [1/4] (6.43ns)   --->   "%x_assign_4 = fsub i32 %x_4_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 266 'fsub' 'x_assign_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 267 [1/4] (6.43ns)   --->   "%x_assign_5 = fsub i32 %x_5_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 267 'fsub' 'x_assign_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 268 [1/4] (6.43ns)   --->   "%x_assign_6 = fsub i32 %x_6_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 268 'fsub' 'x_assign_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 269 [1/4] (6.43ns)   --->   "%x_assign_7 = fsub i32 %x_7_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 269 'fsub' 'x_assign_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 270 [1/4] (6.43ns)   --->   "%x_assign_8 = fsub i32 %x_8_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 270 'fsub' 'x_assign_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/4] (6.43ns)   --->   "%x_assign_9 = fsub i32 %x_9_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 271 'fsub' 'x_assign_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/4] (6.43ns)   --->   "%x_assign_s = fsub i32 %x_10_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 272 'fsub' 'x_assign_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 273 [1/4] (6.43ns)   --->   "%x_assign_10 = fsub i32 %x_11_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 273 'fsub' 'x_assign_10' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/4] (6.43ns)   --->   "%x_assign_11 = fsub i32 %x_12_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 274 'fsub' 'x_assign_11' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 275 [1/4] (6.43ns)   --->   "%x_assign_12 = fsub i32 %x_13_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 275 'fsub' 'x_assign_12' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/4] (6.43ns)   --->   "%x_assign_13 = fsub i32 %x_14_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 276 'fsub' 'x_assign_13' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 277 [1/4] (6.43ns)   --->   "%x_assign_14 = fsub i32 %x_15_load, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 277 'fsub' 'x_assign_14' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/4] (6.43ns)   --->   "%x_assign_15 = fsub i32 %x_0_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 278 'fsub' 'x_assign_15' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 279 [1/4] (6.43ns)   --->   "%x_assign_16 = fsub i32 %x_1_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 279 'fsub' 'x_assign_16' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 280 [1/4] (6.43ns)   --->   "%x_assign_17 = fsub i32 %x_2_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 280 'fsub' 'x_assign_17' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 281 [1/4] (6.43ns)   --->   "%x_assign_18 = fsub i32 %x_3_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 281 'fsub' 'x_assign_18' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 282 [1/4] (6.43ns)   --->   "%x_assign_19 = fsub i32 %x_4_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 282 'fsub' 'x_assign_19' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/4] (6.43ns)   --->   "%x_assign_20 = fsub i32 %x_5_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 283 'fsub' 'x_assign_20' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 284 [1/4] (6.43ns)   --->   "%x_assign_21 = fsub i32 %x_6_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 284 'fsub' 'x_assign_21' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/4] (6.43ns)   --->   "%x_assign_22 = fsub i32 %x_7_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 285 'fsub' 'x_assign_22' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 286 [1/4] (6.43ns)   --->   "%x_assign_23 = fsub i32 %x_8_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 286 'fsub' 'x_assign_23' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 287 [1/4] (6.43ns)   --->   "%x_assign_24 = fsub i32 %x_9_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 287 'fsub' 'x_assign_24' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 288 [1/4] (6.43ns)   --->   "%x_assign_25 = fsub i32 %x_10_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 288 'fsub' 'x_assign_25' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 289 [1/4] (6.43ns)   --->   "%x_assign_26 = fsub i32 %x_11_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 289 'fsub' 'x_assign_26' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 290 [1/4] (6.43ns)   --->   "%x_assign_27 = fsub i32 %x_12_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 290 'fsub' 'x_assign_27' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 291 [1/4] (6.43ns)   --->   "%x_assign_28 = fsub i32 %x_13_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 291 'fsub' 'x_assign_28' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 292 [1/4] (6.43ns)   --->   "%x_assign_29 = fsub i32 %x_14_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 292 'fsub' 'x_assign_29' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/4] (6.43ns)   --->   "%x_assign_30 = fsub i32 %x_15_load_2, i32 %max_val_31_read" [activation_accelerator.cpp:1177]   --->   Operation 293 'fsub' 'x_assign_30' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 294 [8/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 294 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 295 [8/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 295 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 296 [8/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 296 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 297 [8/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 297 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 298 [8/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 298 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 299 [8/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 299 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 300 [8/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 300 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 301 [8/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 301 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 302 [8/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 302 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 303 [8/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 303 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 304 [8/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 304 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 305 [8/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 305 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 306 [8/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 306 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 307 [8/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 307 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 308 [8/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 308 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 309 [8/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 309 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 310 [8/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 310 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 311 [8/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 311 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 312 [8/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 312 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 313 [8/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 313 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 314 [8/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 314 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 315 [8/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 315 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 316 [8/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 316 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 317 [8/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 317 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 318 [8/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 318 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 319 [8/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 319 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 320 [8/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 320 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 321 [8/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 321 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 322 [8/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 322 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 323 [8/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 323 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 324 [8/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 324 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 325 [8/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 325 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 326 [7/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 326 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 327 [7/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 327 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 328 [7/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 328 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 329 [7/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 329 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 330 [7/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 330 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 331 [7/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 331 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 332 [7/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 332 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 333 [7/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 333 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 334 [7/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 334 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 335 [7/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 335 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 336 [7/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 336 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 337 [7/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 337 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 338 [7/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 338 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 339 [7/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 339 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 340 [7/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 340 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 341 [7/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 341 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 342 [7/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 342 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 343 [7/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 343 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 344 [7/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 344 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 345 [7/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 345 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 346 [7/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 346 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 347 [7/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 347 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 348 [7/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 348 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 349 [7/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 349 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 350 [7/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 350 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 351 [7/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 351 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 352 [7/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 352 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 353 [7/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 353 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 354 [7/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 354 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 355 [7/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 355 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 356 [7/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 356 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 357 [7/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 357 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 358 [6/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 358 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 359 [6/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 359 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 360 [6/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 360 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 361 [6/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 361 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 362 [6/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 362 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 363 [6/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 363 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 364 [6/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 364 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 365 [6/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 365 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 366 [6/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 366 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 367 [6/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 367 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 368 [6/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 368 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 369 [6/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 369 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 370 [6/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 370 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 371 [6/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 371 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 372 [6/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 372 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 373 [6/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 373 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 374 [6/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 374 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 375 [6/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 375 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 376 [6/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 376 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 377 [6/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 377 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 378 [6/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 378 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 379 [6/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 379 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 380 [6/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 380 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 381 [6/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 381 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 382 [6/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 382 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 383 [6/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 383 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 384 [6/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 384 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 385 [6/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 385 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 386 [6/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 386 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 387 [6/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 387 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 388 [6/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 388 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 389 [6/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 389 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 390 [5/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 390 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 391 [5/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 391 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 392 [5/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 392 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 393 [5/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 393 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 394 [5/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 394 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 395 [5/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 395 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 396 [5/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 396 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 397 [5/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 397 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 398 [5/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 398 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 399 [5/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 399 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 400 [5/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 400 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 401 [5/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 401 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 402 [5/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 402 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 403 [5/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 403 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 404 [5/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 404 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 405 [5/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 405 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 406 [5/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 406 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 407 [5/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 407 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 408 [5/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 408 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 409 [5/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 409 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 410 [5/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 410 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 411 [5/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 411 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 412 [5/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 412 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 413 [5/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 413 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 414 [5/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 414 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 415 [5/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 415 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 416 [5/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 416 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 417 [5/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 417 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 418 [5/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 418 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 419 [5/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 419 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 420 [5/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 420 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 421 [5/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 421 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 422 [4/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 422 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 423 [4/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 423 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 424 [4/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 424 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 425 [4/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 425 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 426 [4/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 426 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 427 [4/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 427 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 428 [4/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 428 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 429 [4/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 429 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 430 [4/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 430 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 431 [4/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 431 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 432 [4/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 432 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 433 [4/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 433 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 434 [4/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 434 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 435 [4/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 435 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 436 [4/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 436 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 437 [4/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 437 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 438 [4/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 438 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 439 [4/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 439 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 440 [4/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 440 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 441 [4/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 441 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 442 [4/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 442 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 443 [4/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 443 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 444 [4/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 444 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 445 [4/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 445 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 446 [4/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 446 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 447 [4/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 447 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 448 [4/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 448 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 449 [4/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 449 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 450 [4/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 450 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 451 [4/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 451 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 452 [4/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 452 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 453 [4/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 453 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 454 [3/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 454 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 455 [3/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 455 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 456 [3/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 456 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 457 [3/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 457 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 458 [3/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 458 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 459 [3/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 459 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 460 [3/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 460 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 461 [3/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 461 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 462 [3/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 462 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 463 [3/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 463 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 464 [3/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 464 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 465 [3/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 465 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 466 [3/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 466 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 467 [3/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 467 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 468 [3/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 468 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 469 [3/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 469 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 470 [3/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 470 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 471 [3/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 471 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 472 [3/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 472 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 473 [3/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 473 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 474 [3/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 474 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 475 [3/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 475 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 476 [3/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 476 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 477 [3/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 477 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 478 [3/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 478 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 479 [3/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 479 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 480 [3/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 480 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 481 [3/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 481 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 482 [3/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 482 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 483 [3/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 483 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 484 [3/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 484 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 485 [3/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 485 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 486 [2/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 486 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 487 [2/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 487 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 488 [2/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 488 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 489 [2/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 489 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 490 [2/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 490 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 491 [2/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 491 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 492 [2/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 492 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 493 [2/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 493 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 494 [2/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 494 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 495 [2/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 495 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 496 [2/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 496 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 497 [2/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 497 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 498 [2/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 498 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 499 [2/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 499 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 500 [2/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 500 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 501 [2/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 501 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 502 [2/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 502 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 503 [2/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 503 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 504 [2/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 504 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 505 [2/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 505 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 506 [2/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 506 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 507 [2/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 507 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 508 [2/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 508 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 509 [2/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 509 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 510 [2/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 510 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 511 [2/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 511 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 512 [2/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 512 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 513 [2/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 513 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 514 [2/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 514 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 515 [2/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 515 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 516 [2/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 516 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 517 [2/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 517 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 620 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 620 'ret' 'ret_ln0' <Predicate = (!icmp_ln1167)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%specpipeline_ln1168 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [activation_accelerator.cpp:1168]   --->   Operation 518 'specpipeline' 'specpipeline_ln1168' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 519 [1/1] (0.00ns)   --->   "%specloopname_ln1167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [activation_accelerator.cpp:1167]   --->   Operation 519 'specloopname' 'specloopname_ln1167' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 520 [1/8] (4.91ns)   --->   "%ex = fexp i32 @llvm.exp.f32, i32 %x_assign" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 520 'fexp' 'ex' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln1179 = zext i5 %lshr_ln2" [activation_accelerator.cpp:1179]   --->   Operation 521 'zext' 'zext_ln1179' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 522 [1/1] (0.76ns)   --->   "%add_ln1179 = add i8 %sub_ln1179_read, i8 %zext_ln1179" [activation_accelerator.cpp:1179]   --->   Operation 522 'add' 'add_ln1179' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln1179_1 = zext i8 %add_ln1179" [activation_accelerator.cpp:1179]   --->   Operation 523 'zext' 'zext_ln1179_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 524 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 524 'getelementptr' 'exp_x_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 525 'getelementptr' 'exp_x_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 526 'getelementptr' 'exp_x_2_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 527 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 527 'getelementptr' 'exp_x_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 528 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 528 'getelementptr' 'exp_x_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 529 'getelementptr' 'exp_x_5_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 530 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 530 'getelementptr' 'exp_x_6_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 531 'getelementptr' 'exp_x_7_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 532 [1/1] (0.00ns)   --->   "%exp_x_8_addr = getelementptr i32 %exp_x_8, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 532 'getelementptr' 'exp_x_8_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%exp_x_9_addr = getelementptr i32 %exp_x_9, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 533 'getelementptr' 'exp_x_9_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 534 [1/1] (0.00ns)   --->   "%exp_x_10_addr = getelementptr i32 %exp_x_10, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 534 'getelementptr' 'exp_x_10_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%exp_x_11_addr = getelementptr i32 %exp_x_11, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 535 'getelementptr' 'exp_x_11_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 536 [1/1] (0.00ns)   --->   "%exp_x_12_addr = getelementptr i32 %exp_x_12, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 536 'getelementptr' 'exp_x_12_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 537 [1/1] (0.00ns)   --->   "%exp_x_13_addr = getelementptr i32 %exp_x_13, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 537 'getelementptr' 'exp_x_13_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 538 [1/1] (0.00ns)   --->   "%exp_x_14_addr = getelementptr i32 %exp_x_14, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 538 'getelementptr' 'exp_x_14_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 539 [1/1] (0.00ns)   --->   "%exp_x_15_addr = getelementptr i32 %exp_x_15, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 539 'getelementptr' 'exp_x_15_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 540 [1/1] (0.00ns)   --->   "%exp_x_16_addr = getelementptr i32 %exp_x_16, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 540 'getelementptr' 'exp_x_16_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 541 [1/1] (0.00ns)   --->   "%exp_x_17_addr = getelementptr i32 %exp_x_17, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 541 'getelementptr' 'exp_x_17_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%exp_x_18_addr = getelementptr i32 %exp_x_18, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 542 'getelementptr' 'exp_x_18_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%exp_x_19_addr = getelementptr i32 %exp_x_19, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 543 'getelementptr' 'exp_x_19_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%exp_x_20_addr = getelementptr i32 %exp_x_20, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 544 'getelementptr' 'exp_x_20_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%exp_x_21_addr = getelementptr i32 %exp_x_21, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 545 'getelementptr' 'exp_x_21_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 546 [1/1] (0.00ns)   --->   "%exp_x_22_addr = getelementptr i32 %exp_x_22, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 546 'getelementptr' 'exp_x_22_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%exp_x_23_addr = getelementptr i32 %exp_x_23, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 547 'getelementptr' 'exp_x_23_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 548 [1/1] (0.00ns)   --->   "%exp_x_24_addr = getelementptr i32 %exp_x_24, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 548 'getelementptr' 'exp_x_24_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%exp_x_25_addr = getelementptr i32 %exp_x_25, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 549 'getelementptr' 'exp_x_25_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 550 [1/1] (0.00ns)   --->   "%exp_x_26_addr = getelementptr i32 %exp_x_26, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 550 'getelementptr' 'exp_x_26_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 551 [1/1] (0.00ns)   --->   "%exp_x_27_addr = getelementptr i32 %exp_x_27, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 551 'getelementptr' 'exp_x_27_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 552 [1/1] (0.00ns)   --->   "%exp_x_28_addr = getelementptr i32 %exp_x_28, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 552 'getelementptr' 'exp_x_28_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%exp_x_29_addr = getelementptr i32 %exp_x_29, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 553 'getelementptr' 'exp_x_29_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 554 [1/1] (0.00ns)   --->   "%exp_x_30_addr = getelementptr i32 %exp_x_30, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 554 'getelementptr' 'exp_x_30_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 555 [1/1] (0.00ns)   --->   "%exp_x_31_addr = getelementptr i32 %exp_x_31, i64 0, i64 %zext_ln1179_1" [activation_accelerator.cpp:1179]   --->   Operation 555 'getelementptr' 'exp_x_31_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 556 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex, i8 %exp_x_addr" [activation_accelerator.cpp:1179]   --->   Operation 556 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 557 [1/8] (4.91ns)   --->   "%ex_1 = fexp i32 @llvm.exp.f32, i32 %x_assign_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 557 'fexp' 'ex_1' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 558 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_1, i8 %exp_x_1_addr" [activation_accelerator.cpp:1179]   --->   Operation 558 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 559 [1/8] (4.91ns)   --->   "%ex_2 = fexp i32 @llvm.exp.f32, i32 %x_assign_2" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 559 'fexp' 'ex_2' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 560 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_2, i8 %exp_x_2_addr" [activation_accelerator.cpp:1179]   --->   Operation 560 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 561 [1/8] (4.91ns)   --->   "%ex_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 561 'fexp' 'ex_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 562 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_3, i8 %exp_x_3_addr" [activation_accelerator.cpp:1179]   --->   Operation 562 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 563 [1/8] (4.91ns)   --->   "%ex_4 = fexp i32 @llvm.exp.f32, i32 %x_assign_4" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 563 'fexp' 'ex_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 564 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_4, i8 %exp_x_4_addr" [activation_accelerator.cpp:1179]   --->   Operation 564 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 565 [1/8] (4.91ns)   --->   "%ex_5 = fexp i32 @llvm.exp.f32, i32 %x_assign_5" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 565 'fexp' 'ex_5' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 566 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_5, i8 %exp_x_5_addr" [activation_accelerator.cpp:1179]   --->   Operation 566 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 567 [1/8] (4.91ns)   --->   "%ex_6 = fexp i32 @llvm.exp.f32, i32 %x_assign_6" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 567 'fexp' 'ex_6' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 568 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_6, i8 %exp_x_6_addr" [activation_accelerator.cpp:1179]   --->   Operation 568 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 569 [1/8] (4.91ns)   --->   "%ex_7 = fexp i32 @llvm.exp.f32, i32 %x_assign_7" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 569 'fexp' 'ex_7' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 570 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_7, i8 %exp_x_7_addr" [activation_accelerator.cpp:1179]   --->   Operation 570 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 571 [1/8] (4.91ns)   --->   "%ex_8 = fexp i32 @llvm.exp.f32, i32 %x_assign_8" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 571 'fexp' 'ex_8' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 572 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_8, i8 %exp_x_8_addr" [activation_accelerator.cpp:1179]   --->   Operation 572 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 573 [1/8] (4.91ns)   --->   "%ex_9 = fexp i32 @llvm.exp.f32, i32 %x_assign_9" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 573 'fexp' 'ex_9' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 574 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_9, i8 %exp_x_9_addr" [activation_accelerator.cpp:1179]   --->   Operation 574 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 575 [1/8] (4.91ns)   --->   "%ex_10 = fexp i32 @llvm.exp.f32, i32 %x_assign_s" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 575 'fexp' 'ex_10' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 576 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_10, i8 %exp_x_10_addr" [activation_accelerator.cpp:1179]   --->   Operation 576 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 577 [1/8] (4.91ns)   --->   "%ex_11 = fexp i32 @llvm.exp.f32, i32 %x_assign_10" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 577 'fexp' 'ex_11' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 578 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_11, i8 %exp_x_11_addr" [activation_accelerator.cpp:1179]   --->   Operation 578 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 579 [1/8] (4.91ns)   --->   "%ex_12 = fexp i32 @llvm.exp.f32, i32 %x_assign_11" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 579 'fexp' 'ex_12' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 580 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_12, i8 %exp_x_12_addr" [activation_accelerator.cpp:1179]   --->   Operation 580 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 581 [1/8] (4.91ns)   --->   "%ex_13 = fexp i32 @llvm.exp.f32, i32 %x_assign_12" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 581 'fexp' 'ex_13' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 582 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_13, i8 %exp_x_13_addr" [activation_accelerator.cpp:1179]   --->   Operation 582 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 583 [1/8] (4.91ns)   --->   "%ex_14 = fexp i32 @llvm.exp.f32, i32 %x_assign_13" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 583 'fexp' 'ex_14' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 584 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_14, i8 %exp_x_14_addr" [activation_accelerator.cpp:1179]   --->   Operation 584 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 585 [1/8] (4.91ns)   --->   "%ex_15 = fexp i32 @llvm.exp.f32, i32 %x_assign_14" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 585 'fexp' 'ex_15' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 586 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_15, i8 %exp_x_15_addr" [activation_accelerator.cpp:1179]   --->   Operation 586 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 587 [1/8] (4.91ns)   --->   "%ex_16 = fexp i32 @llvm.exp.f32, i32 %x_assign_15" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 587 'fexp' 'ex_16' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 588 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_16, i8 %exp_x_16_addr" [activation_accelerator.cpp:1179]   --->   Operation 588 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 589 [1/8] (4.91ns)   --->   "%ex_17 = fexp i32 @llvm.exp.f32, i32 %x_assign_16" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 589 'fexp' 'ex_17' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 590 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_17, i8 %exp_x_17_addr" [activation_accelerator.cpp:1179]   --->   Operation 590 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 591 [1/8] (4.91ns)   --->   "%ex_18 = fexp i32 @llvm.exp.f32, i32 %x_assign_17" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 591 'fexp' 'ex_18' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 592 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_18, i8 %exp_x_18_addr" [activation_accelerator.cpp:1179]   --->   Operation 592 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 593 [1/8] (4.91ns)   --->   "%ex_19 = fexp i32 @llvm.exp.f32, i32 %x_assign_18" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 593 'fexp' 'ex_19' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 594 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_19, i8 %exp_x_19_addr" [activation_accelerator.cpp:1179]   --->   Operation 594 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 595 [1/8] (4.91ns)   --->   "%ex_20 = fexp i32 @llvm.exp.f32, i32 %x_assign_19" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 595 'fexp' 'ex_20' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 596 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_20, i8 %exp_x_20_addr" [activation_accelerator.cpp:1179]   --->   Operation 596 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 597 [1/8] (4.91ns)   --->   "%ex_21 = fexp i32 @llvm.exp.f32, i32 %x_assign_20" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 597 'fexp' 'ex_21' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 598 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_21, i8 %exp_x_21_addr" [activation_accelerator.cpp:1179]   --->   Operation 598 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 599 [1/8] (4.91ns)   --->   "%ex_22 = fexp i32 @llvm.exp.f32, i32 %x_assign_21" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 599 'fexp' 'ex_22' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 600 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_22, i8 %exp_x_22_addr" [activation_accelerator.cpp:1179]   --->   Operation 600 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 601 [1/8] (4.91ns)   --->   "%ex_23 = fexp i32 @llvm.exp.f32, i32 %x_assign_22" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 601 'fexp' 'ex_23' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 602 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_23, i8 %exp_x_23_addr" [activation_accelerator.cpp:1179]   --->   Operation 602 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 603 [1/8] (4.91ns)   --->   "%ex_24 = fexp i32 @llvm.exp.f32, i32 %x_assign_23" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 603 'fexp' 'ex_24' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 604 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_24, i8 %exp_x_24_addr" [activation_accelerator.cpp:1179]   --->   Operation 604 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 605 [1/8] (4.91ns)   --->   "%ex_25 = fexp i32 @llvm.exp.f32, i32 %x_assign_24" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 605 'fexp' 'ex_25' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 606 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_25, i8 %exp_x_25_addr" [activation_accelerator.cpp:1179]   --->   Operation 606 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 607 [1/8] (4.91ns)   --->   "%ex_26 = fexp i32 @llvm.exp.f32, i32 %x_assign_25" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 607 'fexp' 'ex_26' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 608 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_26, i8 %exp_x_26_addr" [activation_accelerator.cpp:1179]   --->   Operation 608 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 609 [1/8] (4.91ns)   --->   "%ex_27 = fexp i32 @llvm.exp.f32, i32 %x_assign_26" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 609 'fexp' 'ex_27' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 610 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_27, i8 %exp_x_27_addr" [activation_accelerator.cpp:1179]   --->   Operation 610 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 611 [1/8] (4.91ns)   --->   "%ex_28 = fexp i32 @llvm.exp.f32, i32 %x_assign_27" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 611 'fexp' 'ex_28' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 612 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_28, i8 %exp_x_28_addr" [activation_accelerator.cpp:1179]   --->   Operation 612 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 613 [1/8] (4.91ns)   --->   "%ex_29 = fexp i32 @llvm.exp.f32, i32 %x_assign_28" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 613 'fexp' 'ex_29' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 614 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_29, i8 %exp_x_29_addr" [activation_accelerator.cpp:1179]   --->   Operation 614 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 615 [1/8] (4.91ns)   --->   "%ex_30 = fexp i32 @llvm.exp.f32, i32 %x_assign_29" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 615 'fexp' 'ex_30' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 616 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_30, i8 %exp_x_30_addr" [activation_accelerator.cpp:1179]   --->   Operation 616 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 617 [1/8] (4.91ns)   --->   "%ex_31 = fexp i32 @llvm.exp.f32, i32 %x_assign_30" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 617 'fexp' 'ex_31' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 618 [1/1] (1.23ns)   --->   "%store_ln1179 = store i32 %ex_31, i8 %exp_x_31_addr" [activation_accelerator.cpp:1179]   --->   Operation 618 'store' 'store_ln1179' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 192> <RAM>
ST_14 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln1167 = br void %for.cond21.i31" [activation_accelerator.cpp:1167]   --->   Operation 619 'br' 'br_ln1167' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	'alloca' operation ('idx') [52]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:1167) on local variable 'idx' [91]  (0 ns)
	'add' operation ('add_ln1177', activation_accelerator.cpp:1177) [100]  (0.809 ns)
	'getelementptr' operation ('x_0_addr', activation_accelerator.cpp:1177) [102]  (0 ns)
	'load' operation ('x_0_load', activation_accelerator.cpp:1177) on array 'x_0' [103]  (1.24 ns)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_0_load', activation_accelerator.cpp:1177) on array 'x_0' [103]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1177) [104]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1177) [104]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1177) [104]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('x', activation_accelerator.cpp:1177) [104]  (6.44 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 10>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 11>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 12>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 13>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)

 <State 14>: 6.15ns
The critical path consists of the following:
	'fexp' operation ('ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [105]  (4.91 ns)
	'store' operation ('store_ln1179', activation_accelerator.cpp:1179) of variable 'ex', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17 on array 'exp_x' [142]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
