git clone --depth 1 --no-tags https://github.com/nishita2104/CacheSimulator_CSN-221.git f:/verilog_sva_gh_scraper/data/full_repos/565219146
git clone --depth 1 --no-tags https://github.com/evd18i021/wht16tm.git f:/verilog_sva_gh_scraper/data/full_repos/565051989
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Brent-Kung-Adder-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/565081733
git clone --depth 1 --no-tags https://github.com/wulffern/sun_trb_sky130nm.git f:/verilog_sva_gh_scraper/data/full_repos/565384283
git clone --depth 1 --no-tags https://github.com/Salu-Ferrere/Verilog-Digital-Circuit-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/569591675
git clone --depth 1 --no-tags https://github.com/phong2372/Search-Face-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/570502882
git clone --depth 1 --no-tags https://github.com/EECS-FingerVein/TEMP.git f:/verilog_sva_gh_scraper/data/full_repos/570169004
git clone --depth 1 --no-tags https://github.com/stefxici/Project-1-3650.git f:/verilog_sva_gh_scraper/data/full_repos/563699809
git clone --depth 1 --no-tags https://github.com/ericfont/delta-sigma-udp.git f:/verilog_sva_gh_scraper/data/full_repos/566508528
git clone --depth 1 --no-tags https://github.com/fericfl/CA.git f:/verilog_sva_gh_scraper/data/full_repos/565300910
git clone --depth 1 --no-tags https://github.com/ashyuuu/PipelinedProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/567552989
git clone --depth 1 --no-tags https://github.com/Rohanmrao/Simple-Perceptron-using-System-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/566663428
git clone --depth 1 --no-tags https://github.com/mm21/tinytapeout2-led-matrix.git f:/verilog_sva_gh_scraper/data/full_repos/564846495
git clone --depth 1 --no-tags https://github.com/hallowmelting/Digital-Watch.git f:/verilog_sva_gh_scraper/data/full_repos/565823221
git clone --depth 1 --no-tags https://github.com/FlyGoat/tt02-play-tune-flygoat.git f:/verilog_sva_gh_scraper/data/full_repos/566132831
git clone --depth 1 --no-tags https://github.com/karanmathur/Multicycle-RISC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/565499676
git clone --depth 1 --no-tags https://github.com/HALxmont/test.git f:/verilog_sva_gh_scraper/data/full_repos/564967214
git clone --depth 1 --no-tags https://github.com/jiinlai/test_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/564648419
git clone --depth 1 --no-tags https://github.com/jamesrosssharp/SLURM32.git f:/verilog_sva_gh_scraper/data/full_repos/564980521
git clone --depth 1 --no-tags https://github.com/iespiritu/FPGA-DE-10-Lite-Board-8x8x-Matrix-Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/568344748
git clone --depth 1 --no-tags https://github.com/hangrycoding/ECE_Verilog-programming.git f:/verilog_sva_gh_scraper/data/full_repos/568695621
git clone --depth 1 --no-tags https://github.com/jotingen/sv-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/564084000
git clone --depth 1 --no-tags https://github.com/EECS-FingerVein/Verilog-Matching.git f:/verilog_sva_gh_scraper/data/full_repos/568092390
git clone --depth 1 --no-tags https://github.com/antongale/Arcade-Exerion_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/566796562
git clone --depth 1 --no-tags https://github.com/mdsajjadhossain25/DSD.git f:/verilog_sva_gh_scraper/data/full_repos/568181023
git clone --depth 1 --no-tags https://github.com/rishabh770/Pipelined-Y86-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/567648332
git clone --depth 1 --no-tags https://github.com/497672776/myModule.git f:/verilog_sva_gh_scraper/data/full_repos/569513525
git clone --depth 1 --no-tags https://github.com/whutddk/Rift2Fake_sky130_resubmission.git f:/verilog_sva_gh_scraper/data/full_repos/568818680
git clone --depth 1 --no-tags https://github.com/JohnnySusp/cpu-mips32.git f:/verilog_sva_gh_scraper/data/full_repos/569452710
git clone --depth 1 --no-tags https://github.com/abhishekvarma827/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/566437827
git clone --depth 1 --no-tags https://github.com/harry878710/Connected-component_Labeling_CVSDproject.git f:/verilog_sva_gh_scraper/data/full_repos/570492588
git clone --depth 1 --no-tags https://github.com/Perumaltuty/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/563692863
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-2a.git f:/verilog_sva_gh_scraper/data/full_repos/567963642
git clone --depth 1 --no-tags https://github.com/vele-mrs/fpga-tutorial-4a.git f:/verilog_sva_gh_scraper/data/full_repos/567965000
git clone --depth 1 --no-tags https://github.com/aswaniar/test1.git f:/verilog_sva_gh_scraper/data/full_repos/567586091
git clone --depth 1 --no-tags https://github.com/mihajlohadzic/vezba_git.git f:/verilog_sva_gh_scraper/data/full_repos/568139083
git clone --depth 1 --no-tags https://github.com/LuisVC02/RISC_V_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/569076067
git clone --depth 1 --no-tags https://github.com/erkmenx/Digital-System-Design-Applications.git f:/verilog_sva_gh_scraper/data/full_repos/568962928
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab08-Series-Processing-.git f:/verilog_sva_gh_scraper/data/full_repos/569188793
git clone --depth 1 --no-tags https://github.com/suoglu/FPAM.git f:/verilog_sva_gh_scraper/data/full_repos/569015733
git clone --depth 1 --no-tags https://github.com/C109112189/c109112189.git f:/verilog_sva_gh_scraper/data/full_repos/563748735
git clone --depth 1 --no-tags https://github.com/whutddk/mpwData.git f:/verilog_sva_gh_scraper/data/full_repos/569703900
git clone --depth 1 --no-tags https://github.com/Btremaine/teac-hemt-fpga-code.git f:/verilog_sva_gh_scraper/data/full_repos/569803894
git clone --depth 1 --no-tags https://github.com/Sharon131/PSSW_laboratory.git f:/verilog_sva_gh_scraper/data/full_repos/564730024
git clone --depth 1 --no-tags https://github.com/yeebenja/Traffic_Light.git f:/verilog_sva_gh_scraper/data/full_repos/564504008
git clone --depth 1 --no-tags https://github.com/ThGkasios/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/564883898
git clone --depth 1 --no-tags https://github.com/SanmatiM/MCU.git f:/verilog_sva_gh_scraper/data/full_repos/564908497
git clone --depth 1 --no-tags https://github.com/cyberseihis/bnnprint.git f:/verilog_sva_gh_scraper/data/full_repos/567379415
git clone --depth 1 --no-tags https://github.com/PranavaM1102/Merge-sort-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/567119386
git clone --depth 1 --no-tags https://github.com/cdm233/Verilog-Stuff.git f:/verilog_sva_gh_scraper/data/full_repos/566516137
git clone --depth 1 --no-tags https://github.com/Aayushikumarii/DSD-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/568619481
git clone --depth 1 --no-tags https://github.com/saranyaiiitm/caravel_project_user.git f:/verilog_sva_gh_scraper/data/full_repos/568743126
git clone --depth 1 --no-tags https://github.com/LStrying/nvdla_notes.git f:/verilog_sva_gh_scraper/data/full_repos/568916442
git clone --depth 1 --no-tags https://github.com/evd18i021/dht16tm.git f:/verilog_sva_gh_scraper/data/full_repos/565027919
git clone --depth 1 --no-tags https://github.com/Listener4031/CPU2022.git f:/verilog_sva_gh_scraper/data/full_repos/565020326
git clone --depth 1 --no-tags https://github.com/ECEahnbin/ECE_exp11.git f:/verilog_sva_gh_scraper/data/full_repos/565027258
git clone --depth 1 --no-tags https://github.com/lou296A/Digital-design.git f:/verilog_sva_gh_scraper/data/full_repos/566562645
git clone --depth 1 --no-tags https://github.com/CyanW0202/ECE3300-L.git f:/verilog_sva_gh_scraper/data/full_repos/566554899
git clone --depth 1 --no-tags https://github.com/HuseyinEmreAksoy/MiniRiscVProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/566471124
git clone --depth 1 --no-tags https://github.com/chirpdx/fpv_mesi_isc.git f:/verilog_sva_gh_scraper/data/full_repos/565293464
git clone --depth 1 --no-tags https://github.com/itsdarshankumar/memory-project.git f:/verilog_sva_gh_scraper/data/full_repos/565532349
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/ParameterizedCarryIncrementAdder.git f:/verilog_sva_gh_scraper/data/full_repos/564129293
git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/16-bit-Ladner-Fischer-Adder-IC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/565797431
git clone --depth 1 --no-tags https://github.com/Abhay-N-J/4_bit_reg_op.git f:/verilog_sva_gh_scraper/data/full_repos/565914857
git clone --depth 1 --no-tags https://github.com/alowery05/alowery_copy_from_template.git f:/verilog_sva_gh_scraper/data/full_repos/565611842
git clone --depth 1 --no-tags https://github.com/paxcentauri/dsd-spin.git f:/verilog_sva_gh_scraper/data/full_repos/566062877
git clone --depth 1 --no-tags https://github.com/DJYounkin/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/566062909
git clone --depth 1 --no-tags https://github.com/EthChil/big_crete_tetris.git f:/verilog_sva_gh_scraper/data/full_repos/566198779
git clone --depth 1 --no-tags https://github.com/Shakil-RU/Verilog_HDL.git f:/verilog_sva_gh_scraper/data/full_repos/566956331
git clone --depth 1 --no-tags https://github.com/BakrN/RenderingEngine.git f:/verilog_sva_gh_scraper/data/full_repos/566833110
git clone --depth 1 --no-tags https://github.com/r-lewellyn/hvcc-proj.git f:/verilog_sva_gh_scraper/data/full_repos/566823670
git clone --depth 1 --no-tags https://github.com/darcy-anderson/RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/567440106
git clone --depth 1 --no-tags https://github.com/mjc284/mjc284_fpga_communication.git f:/verilog_sva_gh_scraper/data/full_repos/563769473
git clone --depth 1 --no-tags https://github.com/Power-tile/fpga-minesweeper.git f:/verilog_sva_gh_scraper/data/full_repos/563647698
git clone --depth 1 --no-tags https://github.com/Tekdoc15/ECE287_project.git f:/verilog_sva_gh_scraper/data/full_repos/563906461
git clone --depth 1 --no-tags https://github.com/Muneeb2002/Hardware-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/563749040
git clone --depth 1 --no-tags https://github.com/maxshii/FPGA-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/569106217
git clone --depth 1 --no-tags https://github.com/anonymized-hierarchical-verification/DAC23_Hierarchical.git f:/verilog_sva_gh_scraper/data/full_repos/568557891
git clone --depth 1 --no-tags https://github.com/Baungarten-CINVESTAV/Caravel_4_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/569429695
git clone --depth 1 --no-tags https://github.com/Mateo2141/Frogger_ganador.git f:/verilog_sva_gh_scraper/data/full_repos/568240571
git clone --depth 1 --no-tags https://github.com/chaoqun-liang/csi2cpi.git f:/verilog_sva_gh_scraper/data/full_repos/566865108
git clone --depth 1 --no-tags https://github.com/Perinze/eda.git f:/verilog_sva_gh_scraper/data/full_repos/567124122
git clone --depth 1 --no-tags https://github.com/mole99/caravel_wfg_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/569774995
git clone --depth 1 --no-tags https://github.com/mattvenn/gf180-vga-clock.git f:/verilog_sva_gh_scraper/data/full_repos/569641277
git clone --depth 1 --no-tags https://github.com/hieupham1206/Memory-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/567361670
git clone --depth 1 --no-tags https://github.com/PuttaSravankumarReddy/Matrix-Inverter.git f:/verilog_sva_gh_scraper/data/full_repos/567400898
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_siren.git f:/verilog_sva_gh_scraper/data/full_repos/568103398
git clone --depth 1 --no-tags https://github.com/tanishqAnand/Tomasulo-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/570671889
git clone --depth 1 --no-tags https://github.com/IDSLab-KU/ACA_systolic_cycle_scheduler.git f:/verilog_sva_gh_scraper/data/full_repos/570297091
git clone --depth 1 --no-tags https://github.com/upplysning/gf180-demo1.git f:/verilog_sva_gh_scraper/data/full_repos/570593900
git clone --depth 1 --no-tags https://github.com/Kaushik-Ravibaskar/EE2003-Experiments.git f:/verilog_sva_gh_scraper/data/full_repos/569254738
git clone --depth 1 --no-tags https://github.com/ShahdElmahallawy/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/570359303
git clone --depth 1 --no-tags https://github.com/YAHUAA/FPGA_Trace.git f:/verilog_sva_gh_scraper/data/full_repos/565342377
git clone --depth 1 --no-tags https://github.com/YoshizawaShogo/riscv32i_piplined_cpu_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/565397506
git clone --depth 1 --no-tags https://github.com/jar/tt02_freespeech.git f:/verilog_sva_gh_scraper/data/full_repos/565607431
git clone --depth 1 --no-tags https://github.com/FaresGitProjects/8-bit-Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/565609443
git clone --depth 1 --no-tags https://github.com/anmicius0/digital-system-lab.git f:/verilog_sva_gh_scraper/data/full_repos/569136379
git clone --depth 1 --no-tags https://github.com/IsrakAhmed/Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/568966314
git clone --depth 1 --no-tags https://github.com/nikolyanikolya/MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/568657218
git clone --depth 1 --no-tags https://github.com/Pranav5401/EE2003_Single_Cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/564339916
