Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2.1 (lin64) Build 3414424 Sun Dec 19 10:57:14 MST 2021
| Date              : Fri Aug 18 10:49:22 2023
| Host              : giants running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_audio_wrapper_timing_summary_routed.rpt -pb design_audio_wrapper_timing_summary_routed.pb -rpx design_audio_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_audio_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten   2           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.184        0.000                      0                45464        0.010        0.000                      0                45428        2.000        0.000                       0                 16405  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clk_pl_0                               {0.000 5.000}      10.000          100.000         
design_audio_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}      10.001          99.990          
  clk_out1_design_audio_clk_wiz_0_0    {0.000 10.415}     20.830          48.008          
  clk_out2_design_audio_clk_wiz_0_0    {0.000 20.830}     41.660          24.004          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                     9.184        0.000                      0                   46        0.035        0.000                      0                   46        4.468        0.000                       0                    34  
design_audio_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_audio_clk_wiz_0_0         16.541        0.000                      0                44252        0.010        0.000                      0                44252        8.915        0.000                       0                 15776  
  clk_out2_design_audio_clk_wiz_0_0         38.366        0.000                      0                 1130        0.021        0.000                      0                 1130       20.288        0.000                       0                   594  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_audio_clk_wiz_0_0  clk_out1_design_audio_clk_wiz_0_0       41.291        0.000                      0                   14                                                                        
clk_out1_design_audio_clk_wiz_0_0  clk_out2_design_audio_clk_wiz_0_0       20.441        0.000                      0                   22                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_design_audio_clk_wiz_0_0  clk_out1_design_audio_clk_wiz_0_0  
(none)                             clk_out2_design_audio_clk_wiz_0_0  clk_out1_design_audio_clk_wiz_0_0  
(none)                             clk_pl_0                           clk_out1_design_audio_clk_wiz_0_0  
(none)                                                                clk_out2_design_audio_clk_wiz_0_0  
(none)                             clk_out1_design_audio_clk_wiz_0_0  clk_out2_design_audio_clk_wiz_0_0  
(none)                                                                clk_pl_0                           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                         
----------                         ----------                         --------                         
(none)                             clk_out1_design_audio_clk_wiz_0_0                                     
(none)                             clk_out2_design_audio_clk_wiz_0_0                                     
(none)                                                                clk_out1_design_audio_clk_wiz_0_0  
(none)                                                                clk_out2_design_audio_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        9.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.080ns (14.815%)  route 0.460ns (85.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 11.202 - 10.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.179ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.159ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.180     1.388    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.468 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.460     1.928    design_audio_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X50Y146        FDSE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.034    11.202    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X50Y146        FDSE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.114    11.316    
                         clock uncertainty           -0.130    11.186    
    SLICE_X50Y146        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.074    11.112    design_audio_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.184ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.080ns (14.815%)  route 0.460ns (85.185%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 11.202 - 10.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.179ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.159ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.180     1.388    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.468 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.460     1.928    design_audio_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X50Y146        FDSE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.034    11.202    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X50Y146        FDSE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.114    11.316    
                         clock uncertainty           -0.130    11.186    
    SLICE_X50Y146        FDSE (Setup_DFF2_SLICEM_C_S)
                                                     -0.074    11.112    design_audio_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -1.928    
  -------------------------------------------------------------------
                         slack                                  9.184    

Slack (MET) :             9.186ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.080ns (14.898%)  route 0.457ns (85.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 11.201 - 10.000 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.180ns (routing 0.179ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.159ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.180     1.388    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     1.468 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.457     1.925    design_audio_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X50Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.033    11.201    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X50Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.114    11.315    
                         clock uncertainty           -0.130    11.185    
    SLICE_X50Y146        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    11.111    design_audio_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         11.111    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                  9.186    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.464ns (71.827%)  route 0.182ns (28.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.201ns (routing 0.179ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.159ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.201     1.409    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y157        SRL16E                                       r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y157        SRL16E (Prop_H6LUT_SLICEM_CLK_Q)
                                                      0.392     1.801 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.156     1.957    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/Q
    SLICE_X50Y156        LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.072     2.029 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.026     2.055    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.024    11.192    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.160    11.352    
                         clock uncertainty           -0.130    11.222    
    SLICE_X50Y156        FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.247    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         11.247    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.306ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.229ns (39.483%)  route 0.351ns (60.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 11.197 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.179ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.159ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.197     1.405    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.485 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.303     1.788    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X51Y146        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     1.937 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.048     1.985    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.029    11.197    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.199    11.396    
                         clock uncertainty           -0.130    11.266    
    SLICE_X51Y146        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.291    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  9.306    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.240ns (42.934%)  route 0.319ns (57.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 11.197 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.179ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.159ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.197     1.405    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.485 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.303     1.788    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[2]
    SLICE_X51Y146        LUT5 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     1.948 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.016     1.964    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.029    11.197    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.199    11.396    
                         clock uncertainty           -0.130    11.266    
    SLICE_X51Y146        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    11.291    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.884%)  route 0.301ns (57.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.179ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.159ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.197     1.405    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.485 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/Q
                         net (fo=5, routed)           0.251     1.736    design_audio_i/proc_sys_reset_0/U0/SEQ/seq_cnt[2]
    SLICE_X51Y146        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     1.882 r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.050     1.932    design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.027    11.195    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.169    11.364    
                         clock uncertainty           -0.130    11.234    
    SLICE_X51Y146        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.259    design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -1.932    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.349ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.224ns (42.912%)  route 0.298ns (57.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.192ns = ( 11.192 - 10.000 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.179ns (routing 0.179ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.024ns (routing 0.159ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.179     1.387    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     1.466 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.226     1.692    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_2_in3_in
    SLICE_X50Y156        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     1.837 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.072     1.909    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.024    11.192    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism              0.171    11.363    
                         clock uncertainty           -0.130    11.233    
    SLICE_X50Y156        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.258    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         11.258    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  9.349    

Slack (MET) :             9.349ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.227ns (44.950%)  route 0.278ns (55.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.195ns = ( 11.195 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.179ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.159ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.197     1.405    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.486 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/Q
                         net (fo=4, routed)           0.229     1.715    design_audio_i/proc_sys_reset_0/U0/SEQ/seq_cnt[4]
    SLICE_X51Y146        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     1.861 r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.049     1.910    design_audio_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.027    11.195    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism              0.169    11.364    
                         clock uncertainty           -0.130    11.234    
    SLICE_X51Y146        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.259    design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         11.259    
                         arrival time                          -1.910    
  -------------------------------------------------------------------
                         slack                                  9.349    

Slack (MET) :             9.351ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.248ns (46.355%)  route 0.287ns (53.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 11.197 - 10.000 ) 
    Source Clock Delay      (SCD):    1.405ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.197ns (routing 0.179ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.159ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.197     1.405    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.486 f  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.268     1.754    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X51Y146        LUT1 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.167     1.921 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[0]_i_1/O
                         net (fo=1, routed)           0.019     1.940    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[0]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.029    11.197    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism              0.199    11.396    
                         clock uncertainty           -0.130    11.266    
    SLICE_X51Y146        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    11.291    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.291    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                  9.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.661ns (routing 0.099ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.113ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.661     0.800    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.839 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.027     0.866    design_audio_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X51Y146        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     0.886 r  design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     0.892    design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.754     0.926    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.116     0.810    
    SLICE_X51Y146        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.857    design_audio_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.130%)  route 0.033ns (35.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.661ns (routing 0.099ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.113ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.661     0.800    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.839 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.027     0.866    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X51Y146        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.886 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     0.892    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.758     0.930    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.124     0.806    
    SLICE_X51Y146        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.853    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.061ns (58.654%)  route 0.043ns (41.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Net Delay (Source):      0.661ns (routing 0.099ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.754ns (routing 0.113ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.661     0.800    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.839 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.027     0.866    design_audio_i/proc_sys_reset_0/U0/SEQ/seq_cnt[3]
    SLICE_X51Y146        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.888 r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.016     0.904    design_audio_i/proc_sys_reset_0/U0/SEQ/p_3_out[0]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.754     0.926    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.116     0.810    
    SLICE_X51Y146        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.856    design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.794ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.655ns (routing 0.099ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.751ns (routing 0.113ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.655     0.794    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.832 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.063     0.895    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/p_2_in
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.751     0.923    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism             -0.123     0.800    
    SLICE_X50Y156        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.847    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.062ns (58.491%)  route 0.044ns (41.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.661ns (routing 0.099ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.113ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.661     0.800    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.839 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.027     0.866    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X51Y146        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     0.889 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1/O
                         net (fo=1, routed)           0.017     0.906    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[1]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.758     0.930    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.124     0.806    
    SLICE_X51Y146        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.852    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.053ns (49.074%)  route 0.055ns (50.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.656ns (routing 0.099ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.113ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.656     0.795    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.834 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.029     0.863    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr
    SLICE_X50Y156        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.877 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.026     0.903    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.752     0.924    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.123     0.801    
    SLICE_X50Y156        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.847    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.059ns (39.333%)  route 0.091ns (60.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.784ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.645ns (routing 0.099ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.741ns (routing 0.113ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.645     0.784    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y148        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.823 f  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/Q
                         net (fo=1, routed)           0.085     0.908    design_audio_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[2]
    SLICE_X51Y152        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.020     0.928 r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.006     0.934    design_audio_i/proc_sys_reset_0/U0/SEQ/pr_i_1_n_0
    SLICE_X51Y152        FDSE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.741     0.913    design_audio_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X51Y152        FDSE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism             -0.082     0.831    
    SLICE_X51Y152        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.878    design_audio_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.862%)  route 0.071ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.656ns (routing 0.099ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.113ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.656     0.795    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.833 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, routed)           0.071     0.904    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d3
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.752     0.924    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -0.123     0.801    
    SLICE_X50Y156        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.847    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.077ns (69.369%)  route 0.034ns (30.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      0.661ns (routing 0.099ns, distribution 0.562ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.113ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.661     0.800    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y146        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.839 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/Q
                         net (fo=5, routed)           0.028     0.867    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[3]
    SLICE_X51Y146        LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.038     0.905 r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.006     0.911    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.758     0.930    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X51Y146        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.124     0.806    
    SLICE_X51Y146        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.853    design_audio_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.074ns (66.071%)  route 0.038ns (33.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.795ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Net Delay (Source):      0.656ns (routing 0.099ns, distribution 0.557ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.113ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.656     0.795    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y156        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.833 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.030     0.863    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/scndry_out
    SLICE_X50Y156        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.036     0.899 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.008     0.907    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.752     0.924    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y156        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.123     0.801    
    SLICE_X50Y156        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     0.848    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.848    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X50Y157  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X51Y152  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X50Y157  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X50Y157  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X51Y152  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X51Y152  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X50Y157  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X50Y157  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X51Y152  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X51Y152  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X50Y156  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  design_audio_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_audio_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_audio_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { design_audio_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X1Y5  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.001      89.999     MMCM_X1Y5  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y5  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X1Y5  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X1Y5  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.001       2.000      MMCM_X1Y5  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_audio_clk_wiz_0_0
  To Clock:  clk_out1_design_audio_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.431ns (11.253%)  route 3.399ns (88.747%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 24.869 - 20.830 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.583ns (routing 1.368ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.095ns (routing 1.244ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.583     3.938    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.219     4.157 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOUTADOUT[1]
                         net (fo=3, routed)           1.582     5.739    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/dout[1]
    SLICE_X65Y144        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.862 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/rdy_init_del_i_1/O
                         net (fo=7, routed)           0.101     5.963    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rdy_init_del_reg_0
    SLICE_X65Y144        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.013 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2/O
                         net (fo=3, routed)           0.578     6.591    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2_n_0
    SLICE_X61Y153        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     6.630 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.138     7.768    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt
    SLICE_X51Y172        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.095    24.869    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X51Y172        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[110]/C
                         clock pessimism             -0.413    24.456    
                         clock uncertainty           -0.087    24.369    
    SLICE_X51Y172        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    24.309    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[110]
  -------------------------------------------------------------------
                         required time                         24.309    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[162]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.177ns (4.500%)  route 3.756ns (95.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 24.948 - 20.830 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.478ns (routing 1.368ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.174ns (routing 1.244ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.478     3.833    design_audio_i/rst_clk_wiz_0_48M/U0/slowest_sync_clk
    SLICE_X66Y149        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.912 f  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=948, routed)         2.133     6.045    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aresetn
    SLICE_X55Y188        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.143 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.623     7.766    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0
    SLICE_X61Y193        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[162]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.174    24.948    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aclk
    SLICE_X61Y193        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[162]/C
                         clock pessimism             -0.465    24.483    
                         clock uncertainty           -0.087    24.396    
    SLICE_X61Y193        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    24.322    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[162]
  -------------------------------------------------------------------
                         required time                         24.322    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[166]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.177ns (4.500%)  route 3.756ns (95.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 24.948 - 20.830 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.478ns (routing 1.368ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.174ns (routing 1.244ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.478     3.833    design_audio_i/rst_clk_wiz_0_48M/U0/slowest_sync_clk
    SLICE_X66Y149        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.912 f  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=948, routed)         2.133     6.045    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aresetn
    SLICE_X55Y188        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.143 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.623     7.766    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0
    SLICE_X61Y193        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[166]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.174    24.948    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aclk
    SLICE_X61Y193        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[166]/C
                         clock pessimism             -0.465    24.483    
                         clock uncertainty           -0.087    24.396    
    SLICE_X61Y193        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    24.322    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[166]
  -------------------------------------------------------------------
                         required time                         24.322    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.556ns  (required time - arrival time)
  Source:                 design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[169]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.177ns (4.500%)  route 3.756ns (95.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 24.948 - 20.830 ) 
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    -0.465ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.478ns (routing 1.368ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.174ns (routing 1.244ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.478     3.833    design_audio_i/rst_clk_wiz_0_48M/U0/slowest_sync_clk
    SLICE_X66Y149        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.912 f  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=948, routed)         2.133     6.045    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aresetn
    SLICE_X55Y188        LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     6.143 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.623     7.766    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt0
    SLICE_X61Y193        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[169]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.174    24.948    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aclk
    SLICE_X61Y193        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[169]/C
                         clock pessimism             -0.465    24.483    
                         clock uncertainty           -0.087    24.396    
    SLICE_X61Y193        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    24.322    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusCapt_reg[169]
  -------------------------------------------------------------------
                         required time                         24.322    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                 16.556    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.431ns (11.306%)  route 3.381ns (88.694%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 24.891 - 20.830 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.583ns (routing 1.368ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.244ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.583     3.938    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.219     4.157 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOUTADOUT[1]
                         net (fo=3, routed)           1.582     5.739    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/dout[1]
    SLICE_X65Y144        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.862 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/rdy_init_del_i_1/O
                         net (fo=7, routed)           0.101     5.963    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rdy_init_del_reg_0
    SLICE_X65Y144        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.013 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2/O
                         net (fo=3, routed)           0.578     6.591    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2_n_0
    SLICE_X61Y153        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     6.630 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.120     7.750    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.117    24.891    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[32]/C
                         clock pessimism             -0.413    24.478    
                         clock uncertainty           -0.087    24.391    
    SLICE_X55Y168        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    24.331    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[32]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.431ns (11.306%)  route 3.381ns (88.694%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 24.891 - 20.830 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.583ns (routing 1.368ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.244ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.583     3.938    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.219     4.157 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOUTADOUT[1]
                         net (fo=3, routed)           1.582     5.739    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/dout[1]
    SLICE_X65Y144        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.862 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/rdy_init_del_i_1/O
                         net (fo=7, routed)           0.101     5.963    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rdy_init_del_reg_0
    SLICE_X65Y144        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.013 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2/O
                         net (fo=3, routed)           0.578     6.591    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2_n_0
    SLICE_X61Y153        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     6.630 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.120     7.750    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.117    24.891    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[39]/C
                         clock pessimism             -0.413    24.478    
                         clock uncertainty           -0.087    24.391    
    SLICE_X55Y168        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    24.331    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[39]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.431ns (11.306%)  route 3.381ns (88.694%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 24.891 - 20.830 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.583ns (routing 1.368ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.244ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.583     3.938    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.219     4.157 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOUTADOUT[1]
                         net (fo=3, routed)           1.582     5.739    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/dout[1]
    SLICE_X65Y144        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.862 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/rdy_init_del_i_1/O
                         net (fo=7, routed)           0.101     5.963    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rdy_init_del_reg_0
    SLICE_X65Y144        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.013 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2/O
                         net (fo=3, routed)           0.578     6.591    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2_n_0
    SLICE_X61Y153        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     6.630 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.120     7.750    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.117    24.891    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[42]/C
                         clock pessimism             -0.413    24.478    
                         clock uncertainty           -0.087    24.391    
    SLICE_X55Y168        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    24.331    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[42]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.581ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 0.431ns (11.306%)  route 3.381ns (88.694%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 24.891 - 20.830 ) 
    Source Clock Delay      (SCD):    3.938ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.583ns (routing 1.368ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.117ns (routing 1.244ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.583     3.938    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y56         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[1])
                                                      0.219     4.157 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DOUTADOUT[1]
                         net (fo=3, routed)           1.582     5.739    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/dout[1]
    SLICE_X65Y144        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.862 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/rdy_init_del_i_1/O
                         net (fo=7, routed)           0.101     5.963    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rdy_init_del_reg_0
    SLICE_X65Y144        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     6.013 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2/O
                         net (fo=3, routed)           0.578     6.591    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/FSM_onehot_stmAesEncode[2]_i_2_n_0
    SLICE_X61Y153        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     6.630 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt[191]_i_1/O
                         net (fo=192, routed)         1.120     7.750    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.117    24.891    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aclk
    SLICE_X55Y168        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[45]/C
                         clock pessimism             -0.413    24.478    
                         clock uncertainty           -0.087    24.391    
    SLICE_X55Y168        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    24.331    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rChannelStatusCapt_reg[45]
  -------------------------------------------------------------------
                         required time                         24.331    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 16.581    

Slack (MET) :             16.583ns  (required time - arrival time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.970ns (24.280%)  route 3.025ns (75.720%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 24.897 - 20.830 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.387ns (routing 1.368ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.244ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.387     3.742    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X58Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y141        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.822 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=99, routed)          1.255     5.077    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X62Y119        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     5.234 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_15/O
                         net (fo=16, routed)          0.665     5.899    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_15_n_0
    SLICE_X59Y139        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     6.021 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_33/O
                         net (fo=1, routed)           0.009     6.030    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods[7]_i_8[2]
    SLICE_X59Y139        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.184 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026     6.210    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_i_23_n_0
    SLICE_X59Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.296 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_i_22/O[4]
                         net (fo=3, routed)           0.233     6.529    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[11]
    SLICE_X59Y138        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     6.625 f  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_28/O
                         net (fo=1, routed)           0.191     6.816    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_28_n_0
    SLICE_X59Y138        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     6.965 f  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_16/O
                         net (fo=1, routed)           0.092     7.057    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_16_n_0
    SLICE_X59Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     7.147 f  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_5/O
                         net (fo=1, routed)           0.083     7.230    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_5_n_0
    SLICE_X59Y135        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.266 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1__0/O
                         net (fo=30, routed)          0.471     7.737    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X60Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.123    24.897    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X60Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[10]/C
                         clock pessimism             -0.416    24.481    
                         clock uncertainty           -0.087    24.394    
    SLICE_X60Y141        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    24.320    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[10]
  -------------------------------------------------------------------
                         required time                         24.320    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 16.583    

Slack (MET) :             16.583ns  (required time - arrival time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (clk_out1_design_audio_clk_wiz_0_0 rise@20.830ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 0.970ns (24.280%)  route 3.025ns (75.720%))
  Logic Levels:           8  (CARRY8=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns = ( 24.897 - 20.830 ) 
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    -0.416ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.387ns (routing 1.368ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.244ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.387     3.742    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/s_axis_s2mm_aclk
    SLICE_X58Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y141        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.822 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[1]/Q
                         net (fo=99, routed)          1.255     5.077    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/CAPTURE_S2MM.pcm_data_width_reg[2]_0[1]
    SLICE_X62Y119        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     5.234 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_15/O
                         net (fo=16, routed)          0.665     5.899    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/byte_count0_carry_i_15_n_0
    SLICE_X59Y139        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     6.021 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_33/O
                         net (fo=1, routed)           0.009     6.030    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods[7]_i_8[2]
    SLICE_X59Y139        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     6.184 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_i_23/CO[7]
                         net (fo=1, routed)           0.026     6.210    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_i_23_n_0
    SLICE_X59Y140        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     6.296 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_i_22/O[4]
                         net (fo=3, routed)           0.233     6.529    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/transfer_count_read2[11]
    SLICE_X59Y138        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     6.625 f  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_28/O
                         net (fo=1, routed)           0.191     6.816    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_28_n_0
    SLICE_X59Y138        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     6.965 f  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_16/O
                         net (fo=1, routed)           0.092     7.057    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_16_n_0
    SLICE_X59Y136        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     7.147 f  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_5/O
                         net (fo=1, routed)           0.083     7.230    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_5_n_0
    SLICE_X59Y135        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     7.266 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_cdc_1/periods[7]_i_1__0/O
                         net (fo=30, routed)          0.471     7.737    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/periods_reg[7]_1[0]
    SLICE_X60Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                     20.830    20.830 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    21.905    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    22.535 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    22.750    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    22.774 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.123    24.897    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/s_axis_s2mm_aclk
    SLICE_X60Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[11]/C
                         clock pessimism             -0.416    24.481    
                         clock uncertainty           -0.087    24.394    
    SLICE_X60Y141        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    24.320    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/command_generator_1/transfer_count_read_reg[11]
  -------------------------------------------------------------------
                         required time                         24.320    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                 16.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (28.019%)  route 0.149ns (71.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.793ns
    Source Clock Delay      (SCD):    4.087ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.143ns (routing 1.244ns, distribution 0.899ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.368ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.143     4.087    design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X60Y79         FDRE                                         r  design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.145 r  design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.149     4.294    design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIG0
    SLICE_X56Y78         RAMD32                                       r  design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.438     3.793    design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X56Y78         RAMD32                                       r  design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG/CLK
                         clock pessimism              0.413     4.206    
    SLICE_X56Y78         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     4.284    design_audio_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMG
  -------------------------------------------------------------------
                         required time                         -4.284    
                         arrival time                           4.294    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.059ns (36.196%)  route 0.104ns (63.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.768ns
    Source Clock Delay      (SCD):    4.088ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Net Delay (Source):      2.144ns (routing 1.244ns, distribution 0.900ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.368ns, distribution 1.045ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.144     4.088    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aclk
    SLICE_X52Y195        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.147 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[26]/Q
                         net (fo=3, routed)           0.104     4.251    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg_n_0_[26]
    SLICE_X53Y196        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.413     3.768    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/s_axis_aud_aclk
    SLICE_X53Y196        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[25]/C
                         clock pessimism              0.411     4.179    
    SLICE_X53Y196        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.239    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/I2S_TX_V1_0_AES_DECODE_INST/rChannelStatusIn_reg[25]
  -------------------------------------------------------------------
                         required time                         -4.239    
                         arrival time                           4.251    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.058ns (27.751%)  route 0.151ns (72.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.763ns
    Source Clock Delay      (SCD):    4.090ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.146ns (routing 1.244ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.368ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.146     4.090    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X61Y119        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y119        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.148 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/Q
                         net (fo=1, routed)           0.151     4.299    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg_n_0_[29]
    SLICE_X60Y122        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.408     3.763    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    SLICE_X60Y122        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/C
                         clock pessimism              0.461     4.224    
    SLICE_X60Y122        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.286    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.299    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1122]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.061ns (32.447%)  route 0.127ns (67.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.784ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Net Delay (Source):      2.141ns (routing 1.244ns, distribution 0.897ns)
  Clock Net Delay (Destination): 2.429ns (routing 1.368ns, distribution 1.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.141     4.085    design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X62Y94         FDRE                                         r  design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.146 r  design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1122]/Q
                         net (fo=2, routed)           0.127     4.273    design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awaddr[61]
    SLICE_X65Y92         FDRE                                         r  design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.429     3.784    design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X65Y92         FDRE                                         r  design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1122]/C
                         clock pessimism              0.413     4.197    
    SLICE_X65Y92         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.259    design_audio_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1122]
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           4.273    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.116ns (57.712%)  route 0.085ns (42.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.745ns
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.136ns (routing 1.244ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.390ns (routing 1.368ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.136     4.080    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axis_mm2s_aclk
    SLICE_X55Y119        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y119        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.138 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg[10]/Q
                         net (fo=3, routed)           0.063     4.201    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_btt_cntr_im0_reg_n_0_[10]
    SLICE_X55Y121        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.058     4.259 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1_i_1__0/O
                         net (fo=1, routed)           0.022     4.281    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_im0
    SLICE_X55Y121        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.390     3.745    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axis_mm2s_aclk
    SLICE_X55Y121        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1_reg/C
                         clock pessimism              0.461     4.206    
    SLICE_X55Y121        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.266    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_brst_cnt_eq_one_ireg1_reg
  -------------------------------------------------------------------
                         required time                         -4.266    
                         arrival time                           4.281    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.134ns (routing 1.244ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.134     4.078    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y120        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.137 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=46, routed)          0.215     4.352    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/ADDRD1
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/WCLK
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA/CLK
                         clock pessimism              0.461     4.248    
    SLICE_X61Y119        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.336    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.134ns (routing 1.244ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.134     4.078    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y120        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.137 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=46, routed)          0.215     4.352    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/ADDRD1
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/WCLK
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA_D1/CLK
                         clock pessimism              0.461     4.248    
    SLICE_X61Y119        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.336    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.134ns (routing 1.244ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.134     4.078    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y120        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.137 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=46, routed)          0.215     4.352    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/ADDRD1
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/WCLK
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB/CLK
                         clock pessimism              0.461     4.248    
    SLICE_X61Y119        RAMD32 (Hold_F5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.336    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.134ns (routing 1.244ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.134     4.078    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y120        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.137 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=46, routed)          0.215     4.352    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/ADDRD1
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/WCLK
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB_D1/CLK
                         clock pessimism              0.461     4.248    
    SLICE_X61Y119        RAMD32 (Hold_F6LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.336    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out1_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.059ns (21.533%)  route 0.215ns (78.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.787ns
    Source Clock Delay      (SCD):    4.078ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.134ns (routing 1.244ns, distribution 0.890ns)
  Clock Net Delay (Destination): 2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.134     4.078    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y120        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.137 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/Q
                         net (fo=46, routed)          0.215     4.352    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/ADDRD1
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/WCLK
    SLICE_X61Y119        RAMD32                                       r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMC/CLK
                         clock pessimism              0.461     4.248    
    SLICE_X61Y119        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR1)
                                                      0.088     4.336    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_31/RAMC
  -------------------------------------------------------------------
                         required time                         -4.336    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_audio_clk_wiz_0_0
Waveform(ns):       { 0.000 10.415 }
Period(ns):         20.830
Sources:            { design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         20.830      17.830     PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         20.830      17.830     PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         20.830      17.830     PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         20.830      19.475     RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         20.830      19.475     RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         20.830      19.540     BUFGCE_X1Y124  design_audio_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         20.830      19.759     MMCM_X1Y5      design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.830      19.766     SLICE_X56Y111  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.830      19.766     SLICE_X56Y111  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         20.830      19.766     SLICE_X56Y111  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.415      9.873      RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.415      9.873      RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.415      9.873      RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         10.415      9.873      RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         10.415      8.915      PS8_X0Y0       design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         10.415      9.873      RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         10.415      9.873      RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         10.415      9.873      RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         10.415      9.873      RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_audio_clk_wiz_0_0
  To Clock:  clk_out2_design_audio_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.366ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.222ns (6.988%)  route 2.955ns (93.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.688     6.604    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 38.366    

Slack (MET) :             38.366ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.222ns (6.988%)  route 2.955ns (93.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.688     6.604    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 38.366    

Slack (MET) :             38.366ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.222ns (6.988%)  route 2.955ns (93.012%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.688     6.604    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.604    
  -------------------------------------------------------------------
                         slack                                 38.366    

Slack (MET) :             38.367ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.222ns (6.990%)  route 2.954ns (93.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.603    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 38.367    

Slack (MET) :             38.367ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.222ns (6.990%)  route 2.954ns (93.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.603    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 38.367    

Slack (MET) :             38.367ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.222ns (6.990%)  route 2.954ns (93.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.603    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 38.367    

Slack (MET) :             38.367ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.222ns (6.990%)  route 2.954ns (93.010%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 45.571 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.603    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963    45.571    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/C
                         clock pessimism             -0.433    45.137    
                         clock uncertainty           -0.106    45.031    
    SLICE_X67Y138        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    44.970    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]
  -------------------------------------------------------------------
                         required time                         44.970    
                         arrival time                          -6.603    
  -------------------------------------------------------------------
                         slack                                 38.367    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.222ns (7.642%)  route 2.683ns (92.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 45.572 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.964ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.416     6.332    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.964    45.572    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/C
                         clock pessimism             -0.433    45.138    
                         clock uncertainty           -0.106    45.032    
    SLICE_X67Y138        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    44.971    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]
  -------------------------------------------------------------------
                         required time                         44.971    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 38.639    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.222ns (7.642%)  route 2.683ns (92.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 45.572 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.964ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.416     6.332    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.964    45.572    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[12]/C
                         clock pessimism             -0.433    45.138    
                         clock uncertainty           -0.106    45.032    
    SLICE_X67Y138        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    44.971    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[12]
  -------------------------------------------------------------------
                         required time                         44.971    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 38.639    

Slack (MET) :             38.639ns  (required time - arrival time)
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (clk_out2_design_audio_clk_wiz_0_0 rise@41.660ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.905ns  (logic 0.222ns (7.642%)  route 2.683ns (92.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 45.572 - 41.660 ) 
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.964ns (routing 0.964ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          1.267     4.773    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mrst
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I3_O)
                                                      0.143     4.916 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.416     6.332    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                     41.660    41.660 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    41.660 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075    42.735    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.365 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    43.584    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.608 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.964    45.572    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[14]/C
                         clock pessimism             -0.433    45.138    
                         clock uncertainty           -0.106    45.032    
    SLICE_X67Y138        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    44.971    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[14]
  -------------------------------------------------------------------
                         required time                         44.971    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                 38.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.080ns (49.383%)  route 0.082ns (50.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      1.857ns (routing 0.964ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.090ns (routing 1.062ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.857     3.805    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y125        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.863 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[4]/Q
                         net (fo=1, routed)           0.056     3.919    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[4]
    SLICE_X56Y125        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     3.941 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[5]_i_1/O
                         net (fo=1, routed)           0.026     3.967    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[5]_i_1_n_0
    SLICE_X56Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.090     3.450    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X56Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]/C
                         clock pessimism              0.436     3.886    
    SLICE_X56Y125        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     3.946    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.946    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.080ns (43.243%)  route 0.105ns (56.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.955ns (routing 0.964ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.062ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.955     3.903    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X69Y142        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.961 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=33, routed)          0.075     4.036    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X70Y141        LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     4.058 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[19]_i_1/O
                         net (fo=1, routed)           0.030     4.088    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[19]
    SLICE_X70Y141        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.214     3.574    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X70Y141        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]/C
                         clock pessimism              0.427     4.001    
    SLICE_X70Y141        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     4.061    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.088    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.080ns (48.781%)  route 0.084ns (51.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.562ns
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.968ns (routing 0.964ns, distribution 1.004ns)
  Clock Net Delay (Destination): 2.202ns (routing 1.062ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.968     3.916    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X70Y140        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y140        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.974 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][29]/Q
                         net (fo=1, routed)           0.061     4.035    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0]_3[29]
    SLICE_X69Y140        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     4.057 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[9]_i_1/O
                         net (fo=1, routed)           0.023     4.080    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[9]
    SLICE_X69Y140        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.202     3.562    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X69Y140        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]/C
                         clock pessimism              0.427     3.989    
    SLICE_X69Y140        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.049    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.049    
                         arrival time                           4.080    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.081ns (42.857%)  route 0.108ns (57.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.574ns
    Source Clock Delay      (SCD):    3.903ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.955ns (routing 0.964ns, distribution 0.991ns)
  Clock Net Delay (Destination): 2.214ns (routing 1.062ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.955     3.903    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X69Y142        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y142        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.961 f  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg[0]/Q
                         net (fo=33, routed)          0.078     4.039    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rChannelCount_reg_n_0_[0]
    SLICE_X70Y141        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     4.062 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[18]_i_1/O
                         net (fo=1, routed)           0.030     4.092    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData[18]
    SLICE_X70Y141        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.214     3.574    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X70Y141        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]/C
                         clock pessimism              0.427     4.001    
    SLICE_X70Y141        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.061    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.061    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.632%)  route 0.109ns (57.368%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.568ns
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.951ns (routing 0.964ns, distribution 0.987ns)
  Clock Net Delay (Destination): 2.208ns (routing 1.062ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.951     3.899    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X69Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y145        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.958 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/Q
                         net (fo=4, routed)           0.080     4.038    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/Q[3]
    SLICE_X70Y146        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     4.060 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0/O
                         net (fo=1, routed)           0.029     4.089    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i[6]_i_1__0_n_0
    SLICE_X70Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.208     3.568    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X70Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]/C
                         clock pessimism              0.427     3.995    
    SLICE_X70Y146        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.055    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.055    
                         arrival time                           4.089    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINBDIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    2.283ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.219ns (routing 0.584ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.458ns (routing 0.652ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.219     2.283    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X69Y140        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y140        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.322 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWriteData_reg[21]/Q
                         net (fo=1, routed)           0.091     2.413    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DINBDIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.458     2.103    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB18_X2Y56         RAMB18E2                                     r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.280     2.383    
    RAMB18_X2Y56         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKBWRCLK_DINBDIN[8])
                                                     -0.005     2.378    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.378    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.080ns (38.462%)  route 0.128ns (61.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    3.800ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Net Delay (Source):      1.852ns (routing 0.964ns, distribution 0.888ns)
  Clock Net Delay (Destination): 2.114ns (routing 1.062ns, distribution 1.052ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.852     3.800    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X56Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y125        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.857 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[17]/Q
                         net (fo=1, routed)           0.098     3.955    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[17]
    SLICE_X54Y124        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     3.978 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[18]_i_1/O
                         net (fo=1, routed)           0.030     4.008    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[18]_i_1_n_0
    SLICE_X54Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.114     3.474    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X54Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]/C
                         clock pessimism              0.436     3.910    
    SLICE_X54Y124        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.970    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.970    
                         arrival time                           4.008    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.038ns (22.353%)  route 0.132ns (77.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.313ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.652ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X54Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.256 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/Q
                         net (fo=10, routed)          0.132     2.388    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[5]
    RAMB18_X1Y50         RAMB18E2                                     r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.384     2.029    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB18_X1Y50         RAMB18E2                                     r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.313     2.342    
    RAMB18_X1Y50         RAMB18E2 (Hold_RAMB18E2_L_RAMB180_CLKARDCLK_ADDRARDADDR[10])
                                                      0.006     2.348    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    2.284ns
    Clock Pessimism Removal (CPR):    -0.310ns
  Clock Net Delay (Source):      1.220ns (routing 0.584ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.652ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.220     2.284    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X69Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.323 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_rWaveGenCounter_reg[15]/Q
                         net (fo=2, routed)           0.052     2.375    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_rWaveGenCounter_reg[15]
    SLICE_X70Y139        LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     2.417 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/genblk3[0].mclk_rAudData[0][15]_i_1/O
                         net (fo=1, routed)           0.009     2.426    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/p_0_in__0[15]
    SLICE_X70Y139        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.384     2.029    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X70Y139        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][15]/C
                         clock pessimism              0.310     2.339    
    SLICE_X70Y139        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.386    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns - clk_out2_design_audio_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.058ns (29.146%)  route 0.141ns (70.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.577ns
    Source Clock Delay      (SCD):    3.907ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.959ns (routing 0.964ns, distribution 0.995ns)
  Clock Net Delay (Destination): 2.217ns (routing 1.062ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.959     3.907    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X68Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.965 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[34]/Q
                         net (fo=1, routed)           0.141     4.106    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_nAudData[0]_1[34]
    SLICE_X70Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.217     3.577    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X70Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][34]/C
                         clock pessimism              0.427     4.004    
    SLICE_X70Y138        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     4.066    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][34]
  -------------------------------------------------------------------
                         required time                         -4.066    
                         arrival time                           4.106    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_audio_clk_wiz_0_0
Waveform(ns):       { 0.000 20.830 }
Period(ns):         41.660
Sources:            { design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         41.660      40.305     RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         41.660      40.305     RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         41.660      40.370     BUFGCE_X1Y134  design_audio_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         41.660      40.589     MMCM_X1Y5      design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         41.660      40.596     SLICE_X50Y156  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         41.660      41.110     SLICE_X55Y150  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         41.660      41.110     SLICE_X56Y148  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            0.550         41.660      41.110     SLICE_X53Y148  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            0.550         41.660      41.110     SLICE_X54Y146  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            0.550         41.660      41.110     SLICE_X55Y146  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][13]/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.830      20.288     RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.830      20.288     RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         20.830      20.288     RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         20.830      20.288     RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         20.830      20.298     SLICE_X50Y156  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         20.830      20.298     SLICE_X50Y156  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X55Y150  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X55Y150  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X56Y148  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X56Y148  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][10]/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.830      20.288     RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.830      20.288     RAMB18_X2Y56   design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         20.830      20.288     RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         20.830      20.288     RAMB18_X1Y50   design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         20.830      20.298     SLICE_X50Y156  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         20.830      20.298     SLICE_X50Y156  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X55Y150  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X55Y150  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X56Y148  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         20.830      20.555     SLICE_X56Y148  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_audio_clk_wiz_0_0
  To Clock:  clk_out1_design_audio_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       41.291ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.291ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.394ns  (logic 0.079ns (20.051%)  route 0.315ns (79.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X54Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.315     0.394    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X57Y129        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                 41.291    

Slack (MET) :             41.313ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.372ns  (logic 0.078ns (20.968%)  route 0.294ns (79.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X54Y127        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.294     0.372    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X54Y127        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                 41.313    

Slack (MET) :             41.314ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.371ns  (logic 0.076ns (20.485%)  route 0.295ns (79.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X54Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.295     0.371    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X56Y127        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                 41.314    

Slack (MET) :             41.335ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.350ns  (logic 0.079ns (22.571%)  route 0.271ns (77.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y144                                     0.000     0.000 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X69Y144        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.271     0.350    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X70Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X70Y144        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                 41.335    

Slack (MET) :             41.343ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.342ns  (logic 0.079ns (23.099%)  route 0.263ns (76.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X54Y127        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.263     0.342    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X55Y127        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    41.685    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                 41.343    

Slack (MET) :             41.344ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.341ns  (logic 0.080ns (23.460%)  route 0.261ns (76.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y144                                     0.000     0.000 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X69Y144        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.261     0.341    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X70Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X70Y144        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                 41.344    

Slack (MET) :             41.362ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.323ns  (logic 0.078ns (24.149%)  route 0.245ns (75.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X54Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.245     0.323    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X54Y127        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                 41.362    

Slack (MET) :             41.365ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.320ns  (logic 0.080ns (25.000%)  route 0.240ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y144                                     0.000     0.000 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y144        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.240     0.320    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X69Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X69Y144        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    41.685    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 41.365    

Slack (MET) :             41.365ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.320ns  (logic 0.079ns (24.688%)  route 0.241ns (75.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y145                                     0.000     0.000 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X69Y145        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.241     0.320    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X68Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X68Y145        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    41.685    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                 41.365    

Slack (MET) :             41.371ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             clk_out1_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (MaxDelay Path 41.660ns)
  Data Path Delay:        0.314ns  (logic 0.079ns (25.159%)  route 0.235ns (74.841%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 41.660ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X54Y127        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.235     0.314    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y123        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   41.660    41.660    
    SLICE_X54Y123        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    41.685    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.685    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 41.371    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_audio_clk_wiz_0_0
  To Clock:  clk_out2_design_audio_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.441ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.441ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.414ns  (logic 0.081ns (19.565%)  route 0.333ns (80.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y146                                     0.000     0.000 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X69Y146        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.333     0.414    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X69Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X69Y145        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                 20.441    

Slack (MET) :             20.444ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.411ns  (logic 0.078ns (18.978%)  route 0.333ns (81.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X50Y130        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.333     0.411    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X52Y131        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X52Y131        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                 20.444    

Slack (MET) :             20.467ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.388ns  (logic 0.081ns (20.876%)  route 0.307ns (79.124%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X52Y129        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.307     0.388    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X51Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X51Y126        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                 20.467    

Slack (MET) :             20.469ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X53Y131        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.307     0.386    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X52Y128        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X52Y128        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                 20.469    

Slack (MET) :             20.470ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.385ns  (logic 0.079ns (20.519%)  route 0.306ns (79.481%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y130        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.306     0.385    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X51Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X51Y126        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                 20.470    

Slack (MET) :             20.473ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.382ns  (logic 0.078ns (20.419%)  route 0.304ns (79.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X53Y131        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.304     0.382    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X55Y130        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X55Y130        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                 20.473    

Slack (MET) :             20.485ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X52Y129        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.291     0.370    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X51Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X51Y126        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                 20.485    

Slack (MET) :             20.487ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.368ns  (logic 0.076ns (20.652%)  route 0.292ns (79.348%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y123                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X56Y123        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.292     0.368    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X56Y123        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X56Y123        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 20.487    

Slack (MET) :             20.496ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.359ns  (logic 0.080ns (22.284%)  route 0.279ns (77.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X52Y129        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.279     0.359    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X53Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X53Y127        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                 20.496    

Slack (MET) :             20.525ns  (required time - arrival time)
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             clk_out2_design_audio_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.830ns  (MaxDelay Path 20.830ns)
  Data Path Delay:        0.330ns  (logic 0.078ns (23.636%)  route 0.252ns (76.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.830ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y130                                     0.000     0.000 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X50Y130        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.252     0.330    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X50Y130        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.830    20.830    
    SLICE_X50Y130        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    20.855    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.855    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                 20.525    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_audio_clk_wiz_0_0
  To Clock:  clk_out1_design_audio_clk_wiz_0_0

Max Delay           721 Endpoints
Min Delay           721 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.939ns  (logic 0.132ns (6.808%)  route 1.807ns (93.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns
    Source Clock Delay      (SCD):    3.833ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.478ns (routing 1.368ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.175ns (routing 1.244ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.478     3.833    design_audio_i/rst_clk_wiz_0_48M/U0/slowest_sync_clk
    SLICE_X66Y149        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y149        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.912 f  design_audio_i/rst_clk_wiz_0_48M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=948, routed)         1.509     5.421    design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X63Y69         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     5.474 r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.298     5.772    design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X63Y66         FDRE                                         r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.175     4.119    design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X63Y66         FDRE                                         r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.628ns  (logic 0.079ns (4.853%)  route 1.549ns (95.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.067ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.368ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.123ns (routing 1.244ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.425     3.780    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X64Y143        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.859 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[15]/Q
                         net (fo=2, routed)           1.549     5.408    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[15]
    SLICE_X60Y143        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.123     4.067    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X60Y143        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[15]/C

Slack:                    inf
  Source:                 design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.079ns (5.150%)  route 1.455ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.368ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.244ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.388     3.743    design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y68         FDRE                                         r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.822 r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.455     5.277    design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y105        FDCE                                         f  design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.113     4.057    design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y105        FDCE                                         r  design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.079ns (5.150%)  route 1.455ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.368ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.244ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.388     3.743    design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y68         FDRE                                         r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.822 r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.455     5.277    design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y105        FDCE                                         f  design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.113     4.057    design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y105        FDCE                                         r  design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.534ns  (logic 0.079ns (5.150%)  route 1.455ns (94.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.057ns
    Source Clock Delay      (SCD):    3.743ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 1.368ns, distribution 1.020ns)
  Clock Net Delay (Destination): 2.113ns (routing 1.244ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.388     3.743    design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X60Y68         FDRE                                         r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.822 r  design_audio_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=51, routed)          1.455     5.277    design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X52Y105        FDCE                                         f  design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.113     4.057    design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X52Y105        FDCE                                         r  design_audio_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.506ns  (logic 0.079ns (5.246%)  route 1.427ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.769ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.414ns (routing 1.368ns, distribution 1.046ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.244ns, distribution 0.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.414     3.769    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X65Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y147        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.848 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[86]/Q
                         net (fo=2, routed)           1.427     5.275    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[86]
    SLICE_X61Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.116     4.060    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X61Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[86]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.465ns  (logic 0.079ns (5.392%)  route 1.386ns (94.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns
    Source Clock Delay      (SCD):    3.775ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.420ns (routing 1.368ns, distribution 1.052ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.244ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.420     3.775    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X64Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.854 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[68]/Q
                         net (fo=2, routed)           1.386     5.240    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[68]
    SLICE_X63Y140        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.142     4.086    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X63Y140        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[68]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.451ns  (logic 0.079ns (5.445%)  route 1.372ns (94.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns
    Source Clock Delay      (SCD):    3.780ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.368ns, distribution 1.057ns)
  Clock Net Delay (Destination): 2.134ns (routing 1.244ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.425     3.780    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X64Y143        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y143        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.859 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[39]/Q
                         net (fo=2, routed)           1.372     5.231    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[39]
    SLICE_X62Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.134     4.078    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X62Y141        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[39]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.492ns  (logic 0.079ns (5.295%)  route 1.413ns (94.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.070ns
    Source Clock Delay      (SCD):    3.738ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.383ns (routing 1.368ns, distribution 1.015ns)
  Clock Net Delay (Destination): 2.126ns (routing 1.244ns, distribution 0.882ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.383     3.738    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X62Y148        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y148        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.817 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[108]/Q
                         net (fo=2, routed)           1.413     5.230    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[108]
    SLICE_X62Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.126     4.070    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X62Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[108]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.469ns  (logic 0.079ns (5.378%)  route 1.390ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.060ns
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.385ns (routing 1.368ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.116ns (routing 1.244ns, distribution 0.872ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.385     3.740    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X63Y153        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.819 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[182]/Q
                         net (fo=2, routed)           1.390     5.209    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[182]
    SLICE_X58Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.116     4.060    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X58Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[182]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.751ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.837ns, distribution 0.610ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.290     2.352    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X52Y152        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.391 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[86]/Q
                         net (fo=2, routed)           0.056     2.447    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[86]
    SLICE_X52Y152        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.447     2.089    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X52Y152        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[86]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[153]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.037ns (37.374%)  route 0.062ns (62.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.751ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.837ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.290     2.352    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X53Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y151        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.389 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[153]/Q
                         net (fo=2, routed)           0.062     2.451    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[153]
    SLICE_X53Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.454     2.096    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X53Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[153]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[150]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.751ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.837ns, distribution 0.609ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.290     2.352    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X52Y152        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y152        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.391 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[150]/Q
                         net (fo=2, routed)           0.061     2.452    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[150]
    SLICE_X52Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[150]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.446     2.088    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X52Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[150]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.041ns (40.196%)  route 0.061ns (59.804%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    2.351ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.289ns (routing 0.751ns, distribution 0.538ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.837ns, distribution 0.616ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.289     2.351    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X52Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y147        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.392 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[120]/Q
                         net (fo=2, routed)           0.061     2.453    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[120]
    SLICE_X52Y148        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.453     2.095    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X52Y148        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[120]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.751ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.837ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.288     2.350    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X53Y148        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.389 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[90]/Q
                         net (fo=2, routed)           0.067     2.456    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[90]
    SLICE_X53Y149        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.454     2.096    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X53Y149        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[90]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.751ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.451ns (routing 0.837ns, distribution 0.614ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.290     2.352    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X53Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[123]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y150        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.390 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[123]/Q
                         net (fo=2, routed)           0.067     2.457    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[123]
    SLICE_X53Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.451     2.093    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X53Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[123]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[149]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.290ns (routing 0.751ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.454ns (routing 0.837ns, distribution 0.617ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.290     2.352    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X53Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y151        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.391 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[149]/Q
                         net (fo=2, routed)           0.066     2.457    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[149]
    SLICE_X53Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.454     2.096    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X53Y151        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[149]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.318%)  route 0.049ns (55.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    2.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.309ns (routing 0.751ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.477ns (routing 0.837ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.309     2.371    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/s_axis_s2mm_aclk
    SLICE_X62Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.410 r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/AES_INPUT.aes_dec_1/aes_channel_status_reg[48]/Q
                         net (fo=2, routed)           0.049     2.459    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[191]_0[48]
    SLICE_X62Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.477     2.119    design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/s_axi_lite_aclk
    SLICE_X62Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/S2MM_INCLUDED.s2mm_top_1/s2mm_registers_1/aes_channel_status_reg[48]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.039ns (35.780%)  route 0.070ns (64.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.288ns (routing 0.751ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.456ns (routing 0.837ns, distribution 0.619ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.288     2.350    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X53Y148        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y148        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.389 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[91]/Q
                         net (fo=2, routed)           0.070     2.459    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[91]
    SLICE_X53Y149        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.456     2.098    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X53Y149        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[91]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.143%)  route 0.066ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    2.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.293ns (routing 0.751ns, distribution 0.542ns)
  Clock Net Delay (Destination): 1.461ns (routing 0.837ns, distribution 0.624ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.293     2.355    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X56Y148        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y148        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.394 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/aes_channel_status_reg[116]/Q
                         net (fo=2, routed)           0.066     2.460    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[191]_1[116]
    SLICE_X56Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.461     2.103    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/m_axis_mm2s_aclk
    SLICE_X56Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/CAPTURE_MM2S.aes_channel_status_reg[116]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_audio_clk_wiz_0_0
  To Clock:  clk_out1_design_audio_clk_wiz_0_0

Max Delay             7 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.078ns (9.455%)  route 0.747ns (90.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns
    Source Clock Delay      (SCD):    3.441ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.081ns (routing 1.062ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.125ns (routing 1.244ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.081     3.441    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X57Y128        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.519 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=39, routed)          0.747     4.266    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X58Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.125     4.069    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X58Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.079ns (10.313%)  route 0.687ns (89.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.244ns, distribution 0.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.687     4.193    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst
    SLICE_X53Y134        FDPE                                         f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.106     4.050    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/dest_clk
    SLICE_X53Y134        FDPE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.079ns (10.313%)  route 0.687ns (89.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.067ns (routing 1.062ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.244ns, distribution 0.862ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.067     3.427    design_audio_i/proc_sys_reset_1_24M/U0/slowest_sync_clk
    SLICE_X51Y154        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.506 f  design_audio_i/proc_sys_reset_1_24M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.687     4.193    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/src_arst
    SLICE_X53Y134        FDPE                                         f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.106     4.050    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/dest_clk
    SLICE_X53Y134        FDPE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_MRST_INST/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.080ns (12.821%)  route 0.544ns (87.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.072ns (routing 1.062ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.097ns (routing 1.244ns, distribution 0.853ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.072     3.432    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/src_clk
    SLICE_X54Y147        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.512 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.544     4.056    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/xpm_cdc_single_inst/src_in
    SLICE_X52Y137        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.097     4.041    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X52Y137        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/CDC_SAMPLE_PULSE_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.504ns  (logic 0.078ns (15.476%)  route 0.426ns (84.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.072ns (routing 1.062ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.083ns (routing 1.244ns, distribution 0.839ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.072     3.432    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/src_clk
    SLICE_X54Y147        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.510 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.426     3.936    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst/src_in
    SLICE_X52Y156        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.083     4.027    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X52Y156        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_AUDUFLOW_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.078ns (15.663%)  route 0.420ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.072ns (routing 1.062ns, distribution 1.010ns)
  Clock Net Delay (Destination): 2.107ns (routing 1.244ns, distribution 0.863ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.072     3.432    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_clk
    SLICE_X54Y147        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y147        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.510 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.420     3.930    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/src_in
    SLICE_X54Y160        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.107     4.051    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X54Y160        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.171ns
    Source Clock Delay      (SCD):    3.555ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.195ns (routing 1.062ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.227ns (routing 1.244ns, distribution 0.983ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.195     3.555    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X70Y147        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y147        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.634 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.269     3.903    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X70Y147        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.227     4.171    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X70Y147        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.037ns (30.081%)  route 0.086ns (69.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.837ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.255 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.086     2.341    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X55Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.466     2.108    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.837ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.257 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.097     2.354    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X54Y123        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.476     2.118    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y123        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.837ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.257 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.100     2.357    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.471     2.113    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.040ns (27.027%)  route 0.108ns (72.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.466ns (routing 0.837ns, distribution 0.629ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.258 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.108     2.366    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X55Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.466     2.108    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.038ns (24.204%)  route 0.119ns (75.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.837ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.256 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.119     2.375    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.473     2.115    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.471ns (routing 0.837ns, distribution 0.634ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.257 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.124     2.381    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.471     2.113    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.039ns (23.077%)  route 0.130ns (76.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    2.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.154ns (routing 0.584ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.476ns (routing 0.837ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.154     2.218    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_clk
    SLICE_X54Y127        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y127        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.257 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.130     2.387    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X57Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.476     2.118    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X57Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.209ns (routing 0.584ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.837ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.209     2.273    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X69Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y144        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.312 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.080     2.392    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X69Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.543     2.185    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.209ns (routing 0.584ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.837ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.209     2.273    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X69Y144        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y144        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.312 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.085     2.397    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X69Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.542     2.184    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.178ns
    Source Clock Delay      (SCD):    2.280ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.216ns (routing 0.584ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.536ns (routing 0.837ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.216     2.280    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X69Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y145        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.319 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.080     2.399    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X68Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.536     2.178    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_out1_design_audio_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.499ns  (logic 0.079ns (5.270%)  route 1.420ns (94.730%))
  Logic Levels:           0  
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.168ns (routing 0.179ns, distribution 0.989ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.244ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.168     1.376    design_audio_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X51Y152        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.455 r  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2, routed)           1.420     2.875    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X64Y157        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.135     4.079    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X64Y157        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.039ns (5.091%)  route 0.727ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        1.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      0.651ns (routing 0.099ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.837ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.651     0.790    design_audio_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X51Y152        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y152        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.829 r  design_audio_i/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=2, routed)           0.727     1.556    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X64Y157        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.480     2.122    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X64Y157        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_audio_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.190ns  (logic 0.099ns (8.319%)  route 1.091ns (91.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Destination): 1.834ns (routing 0.964ns, distribution 0.870ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.933     0.933    design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     1.032 r  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.158     1.190    design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.834     3.782    design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.041ns (7.009%)  route 0.544ns (92.991%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Destination): 1.294ns (routing 0.652ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.489     0.489    design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     0.530 r  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.055     0.585    design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.294     1.939    design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_1_24M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_audio_clk_wiz_0_0
  To Clock:  clk_out2_design_audio_clk_wiz_0_0

Max Delay            30 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.078ns (8.657%)  route 0.823ns (91.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.394ns (routing 1.368ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.964ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.394     3.749    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_clk
    SLICE_X64Y158        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y158        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.827 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[1]/Q
                         net (fo=1, routed)           0.823     4.650    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/async_path_bit[1]
    SLICE_X68Y151        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.927     3.875    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X68Y151        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.665ns  (logic 0.079ns (11.880%)  route 0.586ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.488ns (routing 1.368ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.964ns, distribution 0.994ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.488     3.843    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X68Y145        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y145        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.922 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.586     4.508    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X70Y148        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.958     3.906    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X70Y148        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.681ns  (logic 0.079ns (11.601%)  route 0.602ns (88.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns
    Source Clock Delay      (SCD):    3.749ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.394ns (routing 1.368ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.964ns, distribution 0.963ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.394     3.749    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_clk
    SLICE_X64Y158        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y158        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.828 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[0]/Q
                         net (fo=1, routed)           0.602     4.430    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/async_path_bit[0]
    SLICE_X68Y151        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.927     3.875    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X68Y151        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.680ns  (logic 0.077ns (11.324%)  route 0.603ns (88.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.362ns (routing 1.368ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.964ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.362     3.717    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_clk
    SLICE_X53Y168        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y168        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.794 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[2]/Q
                         net (fo=1, routed)           0.603     4.397    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/async_path_bit[2]
    SLICE_X53Y156        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.833     3.781    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X53Y156        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.076ns (11.950%)  route 0.560ns (88.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    3.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.369ns (routing 1.368ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.964ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.369     3.724    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/src_clk
    SLICE_X54Y176        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y176        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.800 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/src_ff_reg/Q
                         net (fo=1, routed)           0.560     4.360    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/p_0_in[0]
    SLICE_X53Y160        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.833     3.781    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/dest_clk
    SLICE_X53Y160        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/CDC_LR_MCLK_INST/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.076ns (15.354%)  route 0.419ns (84.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.781ns
    Source Clock Delay      (SCD):    3.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.362ns (routing 1.368ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.964ns, distribution 0.869ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.362     3.717    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_clk
    SLICE_X53Y174        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y174        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.793 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/src_ff_reg[0]/Q
                         net (fo=1, routed)           0.419     4.212    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/async_path_bit[0]
    SLICE_X53Y156        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.833     3.781    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/dest_clk
    SLICE_X53Y156        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk1[0].CDC_CHMUX_INST/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.079ns (18.501%)  route 0.348ns (81.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.785ns
    Source Clock Delay      (SCD):    3.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.354ns (routing 1.368ns, distribution 0.986ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.964ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.354     3.709    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X54Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.788 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[12]/Q
                         net (fo=2, routed)           0.348     4.136    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/async_path_bit[12]
    SLICE_X54Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.837     3.785    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/dest_clk
    SLICE_X54Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][12]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.373ns  (logic 0.078ns (20.912%)  route 0.295ns (79.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.801ns
    Source Clock Delay      (SCD):    3.756ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.401ns (routing 1.368ns, distribution 1.033ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.964ns, distribution 0.889ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.401     3.756    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/src_clk
    SLICE_X64Y162        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y162        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.834 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/src_ff_reg/Q
                         net (fo=1, routed)           0.295     4.129    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/p_0_in[0]
    SLICE_X64Y155        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.853     3.801    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/dest_clk
    SLICE_X64Y155        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_OPMODE_INST/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.471ns (routing 1.368ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.964ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.471     3.826    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/src_clk
    SLICE_X66Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.905 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/src_ff_reg/Q
                         net (fo=1, routed)           0.206     4.111    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/p_0_in[0]
    SLICE_X66Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.929     3.877    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/dest_clk
    SLICE_X66Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_ENABLE_MCLK_INST/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.278ns  (logic 0.081ns (29.137%)  route 0.197ns (70.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.471ns (routing 1.368ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.929ns (routing 0.964ns, distribution 0.965ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.471     3.826    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/src_clk
    SLICE_X66Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y146        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.907 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/src_ff_reg/Q
                         net (fo=1, routed)           0.197     4.104    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/p_0_in[0]
    SLICE_X66Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.929     3.877    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/dest_clk
    SLICE_X66Y146        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_LR_INST/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        -0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.356ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.294ns (routing 0.751ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.652ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.294     2.356    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X56Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y150        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.395 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[3]/Q
                         net (fo=2, routed)           0.062     2.457    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/async_path_bit[3]
    SLICE_X55Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.293     1.938    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/dest_clk
    SLICE_X55Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.297ns (routing 0.751ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.652ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.297     2.359    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X54Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.398 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[14]/Q
                         net (fo=2, routed)           0.064     2.462    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/async_path_bit[14]
    SLICE_X54Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.298     1.943    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/dest_clk
    SLICE_X54Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][14]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.297ns (routing 0.751ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.652ns, distribution 0.651ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.297     2.359    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.398 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.079     2.477    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X51Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.303     1.948    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X51Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.298ns (routing 0.751ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.652ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.298     2.360    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X55Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.399 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[13]/Q
                         net (fo=2, routed)           0.079     2.478    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/async_path_bit[13]
    SLICE_X55Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.290     1.935    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/dest_clk
    SLICE_X55Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][13]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        -0.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.298ns (routing 0.751ns, distribution 0.547ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.652ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.298     2.360    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X55Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y146        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.400 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[9]/Q
                         net (fo=2, routed)           0.078     2.478    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/async_path_bit[9]
    SLICE_X55Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.290     1.935    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/dest_clk
    SLICE_X55Y146        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][9]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.297ns (routing 0.751ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.652ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.297     2.359    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.398 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.081     2.479    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.297     1.942    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.300ns (routing 0.751ns, distribution 0.549ns)
  Clock Net Delay (Destination): 1.295ns (routing 0.652ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.300     2.362    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y132        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y132        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.401 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.079     2.480    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X52Y133        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.295     1.940    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y133        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.350ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.288ns (routing 0.751ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.652ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.288     2.350    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/s_axi_lite_aclk
    SLICE_X54Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.389 r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_registers_1/fs_multiplier_value_reg[2]/Q
                         net (fo=2, routed)           0.092     2.481    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/async_path_bit[2]
    SLICE_X54Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.294     1.939    design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/dest_clk
    SLICE_X54Y150        FDRE                                         r  design_audio_i/audio_formatter_0/inst/MM2S_INCLUDED.mm2s_top_1/mm2s_cdc_1/xpm_cdc_array_multiplier/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    2.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.297ns (routing 0.751ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.652ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.297     2.359    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_clk
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y129        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.399 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.084     2.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.297     1.942    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X52Y129        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    2.364ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.302ns (routing 0.751ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.652ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.302     2.364    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_clk
    SLICE_X53Y131        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y131        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.403 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.081     2.484    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[6]
    SLICE_X53Y130        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.306     1.951    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X53Y130        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.073ns  (logic 0.110ns (10.252%)  route 0.963ns (89.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.023ns (routing 0.159ns, distribution 0.864ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.933     0.933    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y159        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.110     1.043 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.030     1.073    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.023     1.191    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.540ns  (logic 0.042ns (7.778%)  route 0.498ns (92.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.750ns (routing 0.113ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.489     0.489    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y159        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     0.531 r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.009     0.540    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_audio_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y72        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.750     0.922    design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y159        FDRE                                         r  design_audio_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_audio_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            iic1_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.485ns  (logic 3.243ns (59.121%)  route 2.242ns (40.879%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      2.411ns (routing 1.368ns, distribution 1.043ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.411     3.766    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X55Y211        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y211        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.845 r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave_reg/Q
                         net (fo=18, routed)          0.187     4.032    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/master_slave
    SLICE_X56Y209        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     4.155 r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Sda_T_inferred_i_1/O
                         net (fo=2, routed)           2.055     6.210    iic1_sda_iobuf/T
    AL21                 OBUFT (TriStatD_OUTBUF_HPIOB_S_T_O)
                                                      3.041     9.251 r  iic1_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.251    iic1_sda_io
    AL21                                                              r  iic1_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            iic1_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.359ns  (logic 3.228ns (60.234%)  route 2.131ns (39.766%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      2.390ns (routing 1.368ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.390     3.745    design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X52Y207        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y207        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.824 f  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/Q
                         net (fo=11, routed)          0.329     4.153    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Ro_prev
    SLICE_X57Y208        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     4.278 r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Scl_T_inferred_i_1/O
                         net (fo=2, routed)           1.802     6.080    iic1_scl_iobuf/T
    AH19                 OBUFT (TriStatD_OUTBUF_HPIOB_SNGL_T_O)
                                                      3.024     9.104 r  iic1_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     9.104    iic1_scl_io
    AH19                                                              r  iic1_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.812ns  (logic 1.068ns (37.990%)  route 1.744ns (62.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X59Y201        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.866 r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           1.744     5.610    lopt_1
    AN9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.989     6.599 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.599    gpio[1]
    AN9                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.768ns  (logic 1.071ns (38.700%)  route 1.697ns (61.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      2.432ns (routing 1.368ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.327    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.355 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.432     3.787    design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X59Y201        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.868 r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           1.697     5.565    lopt
    AN8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.990     6.555 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.555    gpio[0]
    AN8                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.307ns  (logic 0.521ns (39.881%)  route 0.786ns (60.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.334ns (routing 0.751ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.334     2.396    design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X59Y201        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.436 r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]_lopt_replica/Q
                         net (fo=1, routed)           0.786     3.222    lopt
    AN8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.481     3.703 r  gpio_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.703    gpio[0]
    AN8                                                               r  gpio[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[30]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.331ns  (logic 0.520ns (39.047%)  route 0.811ns (60.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.334ns (routing 0.751ns, distribution 0.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.334     2.396    design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X59Y201        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[30]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.435 r  design_audio_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[30]_lopt_replica/Q
                         net (fo=1, routed)           0.811     3.246    lopt_1
    AN9                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.481     3.727 r  gpio_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.727    gpio[1]
    AN9                                                               r  gpio[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            iic1_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.452ns  (logic 0.542ns (37.343%)  route 0.910ns (62.657%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.327ns (routing 0.751ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.327     2.389    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X57Y208        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y208        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.427 r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup_reg/Q
                         net (fo=3, routed)           0.028     2.455    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/sda_setup
    SLICE_X57Y208        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.035     2.490 f  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Scl_T_inferred_i_1/O
                         net (fo=2, routed)           0.882     3.372    iic1_scl_iobuf/T
    AH19                 OBUFT (TriStatE_OUTBUF_HPIOB_SNGL_T_O)
                                                      0.469     3.841 r  iic1_scl_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.841    iic1_scl_io
    AH19                                                              r  iic1_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Destination:            iic1_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.651ns  (logic 0.546ns (33.063%)  route 1.105ns (66.937%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.320ns (routing 0.751ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     1.045    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.062 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.320     2.382    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X56Y210        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y210        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.420 r  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg_reg/Q
                         net (fo=8, routed)           0.073     2.493    design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/stop_scl_reg
    SLICE_X56Y209        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     2.515 f  design_audio_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/Sda_T_inferred_i_1/O
                         net (fo=2, routed)           1.032     3.547    iic1_sda_iobuf/T
    AL21                 OBUFT (TriStatE_OUTBUF_HPIOB_S_T_O)
                                                      0.486     4.033 r  iic1_sda_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     4.033    iic1_sda_io
    AL21                                                              r  iic1_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_audio_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_audio_clk_wiz_0_0'  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.372ns  (logic 0.931ns (21.293%)  route 3.441ns (78.707%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.209ns (routing 0.179ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 fall edge)
                                                     20.830    20.830 f  
    BUFG_PS_X0Y72        BUFG_PS                      0.000    20.830 f  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          1.209    22.039    design_audio_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.912 f  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    22.162    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.190 f  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=593, routed)         3.191    25.381    mclk_OBUF
    B23                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.903    26.284 f  mclk_OBUF_inst/O
                         net (fo=0)                   0.000    26.284    mclk
    B23                                                               f  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            sdata_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.098ns  (logic 0.987ns (24.081%)  route 3.111ns (75.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      2.092ns (routing 1.062ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.209     1.209    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.332    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.360 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         2.092     3.452    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X53Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.530 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/Q
                         net (fo=1, routed)           3.111     6.641    sdata_in_OBUF
    E20                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.909     7.550 r  sdata_in_OBUF_inst/O
                         net (fo=0)                   0.000     7.550    sdata_in
    E20                                                               r  sdata_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_design_audio_clk_wiz_0_0'  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.200ns  (logic 0.412ns (18.721%)  route 1.788ns (81.279%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      0.669ns (routing 0.099ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=593, routed)         1.640     2.704    mclk_OBUF
    B23                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.395     3.099 r  mclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.099    mclk
    B23                                                               r  mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Destination:            sdata_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 0.439ns (22.430%)  route 1.517ns (77.570%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.330ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Source):      1.156ns (routing 0.584ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.669     0.669    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.899 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.047    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.064 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.156     2.220    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X53Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.258 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/Q
                         net (fo=1, routed)           1.517     3.775    sdata_in_OBUF
    E20                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.401     4.176 r  sdata_in_OBUF_inst/O
                         net (fo=0)                   0.000     4.176    sdata_in
    E20                                                               r  sdata_in (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_audio_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iic1_sda_io
                            (input port)
  Destination:            design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.767ns  (logic 0.589ns (21.273%)  route 2.178ns (78.727%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.155ns (routing 1.244ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL21                                              0.000     0.000 r  iic1_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic1_sda_iobuf/IO
    AL21                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.589     0.589 r  iic1_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.589    iic1_sda_iobuf/OUT
    AL21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.589 r  iic1_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.178     2.767    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X57Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.155     4.099    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X57Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic1_scl_io
                            (input port)
  Destination:            design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.560ns  (logic 0.572ns (22.340%)  route 1.988ns (77.660%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 2.160ns (routing 1.244ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH19                                              0.000     0.000 r  iic1_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic1_scl_iobuf/IO
    AH19                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.572     0.572 r  iic1_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.572    iic1_scl_iobuf/OUT
    AH19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.572 r  iic1_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.988     2.560    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X59Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.160     4.104    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X59Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.694ns  (logic 0.036ns (2.125%)  route 1.658ns (97.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Destination): 2.210ns (routing 1.244ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y5            MMCME4_ADV                   0.000     0.000 f  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           1.609     1.609    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/dcm_locked
    SLICE_X66Y158        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     1.645 r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.049     1.694    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int0__0
    SLICE_X66Y158        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.920    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.944 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       2.210     4.154    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y158        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.014ns (1.630%)  route 0.845ns (98.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.319ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.239ns
  Clock Net Delay (Destination): 1.530ns (routing 0.837ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X1Y5            MMCME4_ADV                   0.000     0.000 f  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/LOCKED
                         net (fo=1, routed)           0.829     0.829    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/dcm_locked
    SLICE_X66Y158        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.843 r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.016     0.859    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int0__0
    SLICE_X66Y158        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.530     2.172    design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X66Y158        FDRE                                         r  design_audio_i/rst_clk_wiz_0_48M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 iic1_scl_io
                            (input port)
  Destination:            design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.206ns (19.048%)  route 0.877ns (80.952%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.499ns (routing 0.837ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AH19                                              0.000     0.000 r  iic1_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic1_scl_iobuf/IO
    AH19                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.206     0.206 r  iic1_scl_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.206    iic1_scl_iobuf/OUT
    AH19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.206 r  iic1_scl_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.877     1.083    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/scl_i
    SLICE_X59Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.499     2.141    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X59Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 iic1_sda_io
                            (input port)
  Destination:            design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_audio_clk_wiz_0_0  {rise@0.000ns fall@10.415ns period=20.830ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.215ns  (logic 0.223ns (18.341%)  route 0.992ns (81.659%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.497ns (routing 0.837ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL21                                              0.000     0.000 r  iic1_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    iic1_sda_iobuf/IO
    AL21                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.223     0.223 r  iic1_sda_iobuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.223    iic1_sda_iobuf/OUT
    AL21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.223 r  iic1_sda_iobuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.992     1.215    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/sda_i
    SLICE_X57Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.623    design_audio_i/clk_wiz_0/inst/clk_out1_design_audio_clk_wiz_0_0
    BUFGCE_X1Y124        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.642 r  design_audio_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=15800, routed)       1.497     2.139    design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/s_axi_aclk
    SLICE_X57Y206        FDRE                                         r  design_audio_i/axi_iic_0/U0/X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_design_audio_clk_wiz_0_0

Max Delay           185 Endpoints
Min Delay           185 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 0.618ns (10.014%)  route 5.556ns (89.986%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.688     6.174    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[3]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 0.618ns (10.014%)  route 5.556ns (89.986%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.688     6.174    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[5]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 0.618ns (10.014%)  route 5.556ns (89.986%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.688     6.174    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[7]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.618ns (10.016%)  route 5.555ns (89.984%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.173    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[2]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.618ns (10.016%)  route 5.555ns (89.984%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.173    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[4]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.618ns (10.016%)  route 5.555ns (89.984%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.173    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[6]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.173ns  (logic 0.618ns (10.016%)  route 5.555ns (89.984%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.963ns (routing 0.964ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.687     6.173    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.963     3.911    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[8]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.942ns  (logic 0.825ns (13.888%)  route 5.117ns (86.112%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.857ns (routing 0.964ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 f  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 f  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 f  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          4.406     4.906    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/sclk_in
    SLICE_X52Y131        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     5.052 f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_rReadFromFIFO_i_3/O
                         net (fo=7, routed)           0.307     5.359    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSClkDelayed_reg_0
    SLICE_X55Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.449 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_4/O
                         net (fo=2, routed)           0.043     5.492    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl_reg[0]_0
    SLICE_X55Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.581 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_2/O
                         net (fo=2, routed)           0.361     5.942    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST_n_6
    SLICE_X55Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.857     3.805    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X55Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[1]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.940ns  (logic 0.825ns (13.893%)  route 5.115ns (86.107%))
  Logic Levels:           5  (IBUFCTRL=1 INBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.857ns (routing 0.964ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 f  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 f  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 f  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          4.406     4.906    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/sclk_in
    SLICE_X52Y131        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     5.052 f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/mclk_rReadFromFIFO_i_3/O
                         net (fo=7, routed)           0.307     5.359    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSClkDelayed_reg_0
    SLICE_X55Y127        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.449 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/FSM_sequential_stmAudChCtrl[1]_i_4/O
                         net (fo=2, routed)           0.043     5.492    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl_reg[0]_0
    SLICE_X55Y127        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     5.581 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST/FSM_sequential_stmAudChCtrl[1]_i_2/O
                         net (fo=2, routed)           0.359     5.940    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/AXIS_FIFO_INST_n_6
    SLICE_X55Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.857     3.805    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/aud_mclk
    SLICE_X55Y126        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/FSM_sequential_stmAudChCtrl_reg[0]/C

Slack:                    inf
  Source:                 sclk
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.902ns  (logic 0.618ns (10.475%)  route 5.284ns (89.525%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)
  Clock Path Skew:        3.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.964ns (routing 0.964ns, distribution 1.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L22                                               0.000     0.000 r  sclk (IN)
                         net (fo=0)                   0.000     0.000    sclk_IBUF_inst/I
    L22                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.500     0.500 r  sclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.500    sclk_IBUF_inst/OUT
    L22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.500 r  sclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=14, routed)          3.868     4.368    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sclk_in
    SLICE_X66Y144        LUT4 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.118     4.486 r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn[31]_i_1/O
                         net (fo=32, routed)          1.416     5.902    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          1.075     1.075    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.705 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     1.924    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.948 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.964     3.912    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X67Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdata_out
                            (input port)
  Destination:            design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.196ns (16.086%)  route 1.024ns (83.914%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.369ns (routing 0.652ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D7                                                0.000     0.000 r  sdata_out (IN)
                         net (fo=0)                   0.000     0.000    sdata_out_IBUF_inst/I
    D7                   INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.196     0.196 r  sdata_out_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.196    sdata_out_IBUF_inst/OUT
    D7                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.196 r  sdata_out_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.024     1.220    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/sdata_0_in
    SLICE_X66Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.369     2.014    design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X66Y138        FDRE                                         r  design_audio_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn_reg[0]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rLRClkIn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.534ns  (logic 0.178ns (11.578%)  route 1.356ns (88.422%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.304ns (routing 0.652ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.339     1.482    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.517 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rLRClkIn_i_1/O
                         net (fo=1, routed)           0.017     1.534    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rLRClkIn_i_1_n_0
    SLICE_X52Y131        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rLRClkIn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.304     1.949    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X52Y131        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rLRClkIn_reg/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.218ns (12.329%)  route 1.547ns (87.671%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.652ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.440     1.583    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y124        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.060     1.643 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[20]_i_3/O
                         net (fo=2, routed)           0.090     1.733    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[20]_i_3_n_0
    SLICE_X55Y125        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.748 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[12]_i_1/O
                         net (fo=1, routed)           0.017     1.765    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[12]_i_1_n_0
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.312     1.957    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[12]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.197ns (11.132%)  route 1.569ns (88.868%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.308ns (routing 0.652ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.138     1.661    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.675 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          0.091     1.766    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.308     1.953    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[10]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.197ns (11.132%)  route 1.569ns (88.868%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.308ns (routing 0.652ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.138     1.661    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.675 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          0.091     1.766    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.308     1.953    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[11]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.197ns (11.132%)  route 1.569ns (88.868%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.308ns (routing 0.652ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 f  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.138     1.661    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X54Y127        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.014     1.675 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_1/O
                         net (fo=32, routed)          0.091     1.766    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_0
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.308     1.953    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X55Y125        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[9]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.218ns (12.294%)  route 1.552ns (87.706%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.652ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.188     1.711    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X53Y123        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.035     1.746 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[25]_i_1/O
                         net (fo=1, routed)           0.024     1.770    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[25]_i_1_n_0
    SLICE_X53Y123        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.305     1.950    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X53Y123        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[25]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.771ns  (logic 0.197ns (11.101%)  route 1.574ns (88.899%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.652ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.213     1.736    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X53Y124        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.750 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_2/O
                         net (fo=1, routed)           0.021     1.771    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_2_n_0
    SLICE_X53Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.309     1.954    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X53Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[31]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.206ns (11.596%)  route 1.567ns (88.404%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.316ns (routing 0.652ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.206     1.729    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X54Y124        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.023     1.752 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[18]_i_1/O
                         net (fo=1, routed)           0.021     1.773    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[18]_i_1_n_0
    SLICE_X54Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.316     1.961    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X54Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[18]/C

Slack:                    inf
  Source:                 lrclk
                            (input port)
  Destination:            design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_audio_clk_wiz_0_0  {rise@0.000ns fall@20.830ns period=41.660ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.242ns (13.581%)  route 1.537ns (86.419%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.652ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L23                                               0.000     0.000 r  lrclk (IN)
                         net (fo=0)                   0.000     0.000    lrclk_IBUF_inst/I
    L23                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.143     0.143 r  lrclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.143    lrclk_IBUF_inst/OUT
    L23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.143 r  lrclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=34, routed)          1.340     1.483    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/lrclk_in
    SLICE_X52Y131        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.040     1.523 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3/O
                         net (fo=33, routed)          0.171     1.694    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[31]_i_3_n_0
    SLICE_X53Y124        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.059     1.753 r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[29]_i_1/O
                         net (fo=1, routed)           0.026     1.779    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut[29]_i_1_n_0
    SLICE_X53Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_audio_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y72        BUFG_PS                      0.000     0.000 r  design_audio_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=35, routed)          0.752     0.752    design_audio_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y5            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.457 r  design_audio_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.626    design_audio_i/clk_wiz_0/inst/clk_out2_design_audio_clk_wiz_0_0
    BUFGCE_X1Y134        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.645 r  design_audio_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=593, routed)         1.309     1.954    design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/aud_mclk
    SLICE_X53Y124        FDRE                                         r  design_audio_i/i2s_transmitter_0/inst/I2S_TX_V1_0_SYS_INST/genblk4[0].I2S_TX_V1_0_SER_INST/rSDataOut_reg[29]/C





