
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2840.67

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
  38.05 source latency stage_is_vector_vector.internal_data[1]$_DFFE_PP0P_/CLK ^
 -36.38 target latency stage_is_vector_vector.internal_data[1]$_DFFE_PP0P_/CLK ^
  -1.35 CRPR
--------------
   0.32 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_vs2.internal_data[5]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.13    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.18    0.06 1000.06 v input30/A (BUFx6f_ASAP7_75t_R)
     1    8.70   11.48   12.72 1012.77 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 11.60    0.67 1013.44 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   46.60   22.14    9.19 1022.63 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 22.74    2.00 1024.63 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1024.63   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.09    0.34    0.34 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.50   10.53   16.23   16.57 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.78    0.78   17.35 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    15    9.37    9.62   18.92   36.27 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.81    0.63   36.90 ^ stage_vs2.internal_data[5]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   36.90   clock reconvergence pessimism
                         17.48   54.38   library removal time
                                 54.38   data required time
-----------------------------------------------------------------------------
                                 54.38   data required time
                               -1024.63   data arrival time
-----------------------------------------------------------------------------
                                970.25   slack (MET)


Startpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.86    0.27    0.27 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.10    9.47   15.77   16.04 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.67    0.61   16.66 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    15    7.57    8.91   18.29   34.94 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  8.98    0.44   35.39 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     2    1.74   20.43   42.82   78.21 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _025_ (net)
                 20.44    0.21   78.41 ^ _436_/A1 (OAI21x1_ASAP7_75t_R)
     1    0.58    6.18    7.20   85.61 v _436_/Y (OAI21x1_ASAP7_75t_R)
                                         _063_ (net)
                  6.18    0.04   85.66 v stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 85.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.26    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.09    0.34    0.34 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   11.50   10.53   16.23   16.57 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.78    0.78   17.35 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    15    9.37    9.62   18.92   36.27 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  9.77    0.56   36.83 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.33   35.50   clock reconvergence pessimism
                         11.73   47.23   library hold time
                                 47.23   data required time
-----------------------------------------------------------------------------
                                 47.23   data required time
                                -85.66   data arrival time
-----------------------------------------------------------------------------
                                 38.43   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.41    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.23    0.07 1000.07 v input30/A (BUFx6f_ASAP7_75t_R)
     1   13.25   15.63   14.61 1014.68 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 15.85    1.02 1015.70 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   57.75   27.58   11.10 1026.80 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 75.66   23.29 1050.09 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1050.09   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    2.66    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  0.86    0.27 5000.27 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.10    9.47   15.77 5016.04 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.75    0.78 5016.82 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
     9    7.42    8.83   18.22 5035.04 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  9.16    0.88 5035.93 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5035.93   clock reconvergence pessimism
                         -3.34 5032.58   library recovery time
                               5032.58   data required time
-----------------------------------------------------------------------------
                               5032.58   data required time
                               -1050.09   data arrival time
-----------------------------------------------------------------------------
                               3982.49   slack (MET)


Startpoint: instruction_id[2] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 ^ input external delay
     1    0.83    0.00    0.00 1000.00 ^ instruction_id[2] (in)
                                         instruction_id[2] (net)
                  0.15    0.05 1000.05 ^ input22/A (BUFx2_ASAP7_75t_R)
     1    1.12    6.59   10.80 1010.85 ^ input22/Y (BUFx2_ASAP7_75t_R)
                                         net22 (net)
                  6.59    0.09 1010.94 ^ _267_/A (NAND2x1_ASAP7_75t_R)
     1    0.80    7.32    6.93 1017.86 v _267_/Y (NAND2x1_ASAP7_75t_R)
                                         _095_ (net)
                  7.33    0.09 1017.95 v _269_/D (OR5x2_ASAP7_75t_R)
    11   11.02   48.62   64.71 1082.66 v _269_/Y (OR5x2_ASAP7_75t_R)
                                         _097_ (net)
                 48.83    1.83 1084.49 v _275_/A (OR2x2_ASAP7_75t_R)
     2    1.30    9.59   28.68 1113.17 v _275_/Y (OR2x2_ASAP7_75t_R)
                                         _103_ (net)
                  9.59    0.07 1113.24 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.54   14.47   26.94 1140.19 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 14.47    0.16 1140.35 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.63    8.12    7.23 1147.58 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         net37 (net)
                  8.12    0.05 1147.63 ^ output37/A (BUFx2_ASAP7_75t_R)
     1    0.13    3.92   11.69 1159.32 ^ output37/Y (BUFx2_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  3.92    0.01 1159.33 ^ int_rf_wr_en_id (out)
                               1159.33   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1159.33   data arrival time
-----------------------------------------------------------------------------
                               2840.67   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_is_xor.internal_data[1]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.41    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.23    0.07 1000.07 v input30/A (BUFx6f_ASAP7_75t_R)
     1   13.25   15.63   14.61 1014.68 v input30/Y (BUFx6f_ASAP7_75t_R)
                                         net30 (net)
                 15.85    1.02 1015.70 v _282_/A (CKINVDCx20_ASAP7_75t_R)
    44   57.75   27.58   11.10 1026.80 ^ _282_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _044_ (net)
                 75.66   23.29 1050.09 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1050.09   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    2.66    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  0.86    0.27 5000.27 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.10    9.47   15.77 5016.04 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                  9.75    0.78 5016.82 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
     9    7.42    8.83   18.22 5035.04 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  9.16    0.88 5035.93 ^ stage_is_xor.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5035.93   clock reconvergence pessimism
                         -3.34 5032.58   library recovery time
                               5032.58   data required time
-----------------------------------------------------------------------------
                               5032.58   data required time
                               -1050.09   data arrival time
-----------------------------------------------------------------------------
                               3982.49   slack (MET)


Startpoint: instruction_id[2] (input port clocked by clk)
Endpoint: int_rf_wr_en_id (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 ^ input external delay
     1    0.83    0.00    0.00 1000.00 ^ instruction_id[2] (in)
                                         instruction_id[2] (net)
                  0.15    0.05 1000.05 ^ input22/A (BUFx2_ASAP7_75t_R)
     1    1.12    6.59   10.80 1010.85 ^ input22/Y (BUFx2_ASAP7_75t_R)
                                         net22 (net)
                  6.59    0.09 1010.94 ^ _267_/A (NAND2x1_ASAP7_75t_R)
     1    0.80    7.32    6.93 1017.86 v _267_/Y (NAND2x1_ASAP7_75t_R)
                                         _095_ (net)
                  7.33    0.09 1017.95 v _269_/D (OR5x2_ASAP7_75t_R)
    11   11.02   48.62   64.71 1082.66 v _269_/Y (OR5x2_ASAP7_75t_R)
                                         _097_ (net)
                 48.83    1.83 1084.49 v _275_/A (OR2x2_ASAP7_75t_R)
     2    1.30    9.59   28.68 1113.17 v _275_/Y (OR2x2_ASAP7_75t_R)
                                         _103_ (net)
                  9.59    0.07 1113.24 v _280_/B (OR3x1_ASAP7_75t_R)
     2    1.54   14.47   26.94 1140.19 v _280_/Y (OR3x1_ASAP7_75t_R)
                                         _108_ (net)
                 14.47    0.16 1140.35 v _281_/A (INVx1_ASAP7_75t_R)
     1    0.63    8.12    7.23 1147.58 ^ _281_/Y (INVx1_ASAP7_75t_R)
                                         net37 (net)
                  8.12    0.05 1147.63 ^ output37/A (BUFx2_ASAP7_75t_R)
     1    0.13    3.92   11.69 1159.32 ^ output37/Y (BUFx2_ASAP7_75t_R)
                                         int_rf_wr_en_id (net)
                  3.92    0.01 1159.33 ^ int_rf_wr_en_id (out)
                               1159.33   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1159.33   data arrival time
-----------------------------------------------------------------------------
                               2840.67   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
156.8270263671875

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4901

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
21.350303649902344

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9267

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_or.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_or.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.57   16.57 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.60   36.17 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   1.72   37.89 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  71.20  109.09 v stage_is_or.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
  17.90  126.99 ^ _445_/Y (OAI22x1_ASAP7_75t_R)
  14.63  141.62 ^ _446_/Y (AO21x1_ASAP7_75t_R)
   0.06  141.68 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
         141.68   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.04 5016.04 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.82 5034.87 ^ clkbuf_2_2__f_clk/Y (BUFx24_ASAP7_75t_R)
   1.41 5036.28 ^ stage_is_or.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.31 5037.59   clock reconvergence pessimism
 -12.27 5025.32   library setup time
        5025.32   data required time
---------------------------------------------------------
        5025.32   data required time
        -141.68   data arrival time
---------------------------------------------------------
        4883.64   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.04   16.04 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  18.90   34.94 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.44   35.39 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  42.82   78.21 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/QN (DFFASRHQNx1_ASAP7_75t_R)
   7.41   85.61 v _436_/Y (OAI21x1_ASAP7_75t_R)
   0.04   85.66 v stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/D (DFFASRHQNx1_ASAP7_75t_R)
          85.66   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.57   16.57 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.70   36.27 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.56   36.83 ^ stage_is_negate_srcb.internal_data[1]$_DFFE_PP0P_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.33   35.50   clock reconvergence pessimism
  11.73   47.23   library hold time
          47.23   data required time
---------------------------------------------------------
          47.23   data required time
         -85.66   data arrival time
---------------------------------------------------------
          38.43   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
35.9261

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
36.9004

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1159.3313

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2840.6687

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
245.026482

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.99e-06   8.10e-08   4.25e-09   8.07e-06  24.4%
Combinational          2.56e-06   2.94e-06   3.33e-08   5.53e-06  16.7%
Clock                  1.37e-05   5.78e-06   2.48e-09   1.95e-05  58.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.43e-05   8.80e-06   4.01e-08   3.31e-05 100.0%
                          73.3%      26.6%       0.1%
