// Seed: 1645037407
module module_0 ();
  wire id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    output logic id_3,
    input tri0 id_4,
    input supply0 id_5
);
  always @(1'd0 + id_2 != (id_5)) id_3 <= 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always #0
    if ((1)) begin : LABEL_0
      id_8 = id_2;
      id_4 <= 1;
    end else if (1) begin : LABEL_0
      id_7 = #1 1'd0 && 1 == id_2;
      id_9 = #1 id_2;
    end else begin : LABEL_0
      cover (id_6 || 1 || id_9 || id_9);
    end
  assign id_5 = (id_9);
  assign id_7 = id_6;
  id_11(
      .id_0(1), .id_1(1), .id_2(id_4), .id_3(1), .id_4(id_10), .id_5(1)
  );
  module_0 modCall_1 ();
  wire id_12;
  supply1 id_13;
  integer id_14;
  assign id_13 = id_14 ? 1'b0 + id_10 : 1;
  wire id_15;
  tri  id_16;
  assign id_16 = 1;
endmodule
