Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_TOP_ML505.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_TOP_ML505"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : FPGA_TOP_ML505
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/ButtonParse.v" in library work
Compiling verilog file "../../src/Const.v" in library work
Compiling verilog file "../../src/Debouncer.v" in library work
Compiling verilog include file "../../src/Const.v"
Module <ButtonParse> compiled
Compiling verilog file "../../src/EdgeDetect.v" in library work
Module <Debouncer> compiled
Compiling verilog file "../../src/FPGA_TOP_ML505.v" in library work
Module <EdgeDetect> compiled
Compiling verilog file "../../src/i2s_to_parallel.v" in library work
Module <FPGA_TOP_ML505> compiled
Compiling verilog file "../../src/LogGraph.v" in library work
Module <i2s_to_parallel> compiled
Compiling verilog file "../../src/Register.v" in library work
Module <LogGraph> compiled
Module <Register> compiled
No errors in compilation
Analysis of file <"FPGA_TOP_ML505.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPGA_TOP_ML505> in library <work> with parameters.
	ClockFreq = "00000001111101111000101001000000"

Analyzing hierarchy for module <ButtonParse> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Continuous = "00000000000000000000000000000000"
	DebSimWidth = "00000000000000000000000000000100"
	DebWidth = "00000000000000000000000000010011"
	EdgeOutWidth = "00000000000000000000000000000001"
	EdgeType = "00000000000000000000000000000000"
	EdgeUpWidth = "00000000000000000000000000000010"
	EdgeWidth = "00000000000000000000000000000011"
	EnableEdge = "00000000000000000000000000000000"
	Related = "00000000000000000000000000000001"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <i2s_to_parallel> in library <work> with parameters.
	width = "00000000000000000000000000011000"

Analyzing hierarchy for module <LogGraph> in library <work>.

Analyzing hierarchy for module <Debouncer> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Continuous = "00000000000000000000000000000000"
	SimWidth = "00000000000000000000000000000100"
	Width = "00000000000000000000000000010011"
	XWidth = "00000000000000000000000000010011"

Analyzing hierarchy for module <EdgeDetect> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Type = "00000000000000000000000000000000"
	UpWidth = "00000000000000000000000000000010"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "00000000000000000000000000000000"
	ResetValue = "0000000000000000000"
	SetValue = "1111111111111111111"
	Width = "00000000000000000000000000010011"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "X"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPGA_TOP_ML505>.
	ClockFreq = 32'sb00000001111101111000101001000000
Module <FPGA_TOP_ML505> is correct for synthesis.
 
Analyzing module <ButtonParse> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Continuous = 32'sb00000000000000000000000000000000
	DebSimWidth = 32'sb00000000000000000000000000000100
	DebWidth = 32'sb00000000000000000000000000010011
	EdgeOutWidth = 32'sb00000000000000000000000000000001
	EdgeType = 32'sb00000000000000000000000000000000
	EdgeUpWidth = 32'sb00000000000000000000000000000010
	EdgeWidth = 32'sb00000000000000000000000000000011
	EnableEdge = 32'sb00000000000000000000000000000000
	Related = 32'sb00000000000000000000000000000001
	Width = 32'sb00000000000000000000000000000001
Module <ButtonParse> is correct for synthesis.
 
Analyzing module <Debouncer> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Continuous = 32'sb00000000000000000000000000000000
	SimWidth = 32'sb00000000000000000000000000000100
	Width = 32'sb00000000000000000000000000010011
	XWidth = 32'sb00000000000000000000000000010011
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Register.1> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 32'sb00000000000000000000000000000000
	ResetValue = 19'b0000000000000000000
	SetValue = 19'b1111111111111111111
	Width = 32'sb00000000000000000000000000010011
Module <Register.1> is correct for synthesis.
 
Analyzing module <Register.2> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'bX
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <Register.2> is correct for synthesis.
 
Analyzing module <EdgeDetect> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Type = 32'sb00000000000000000000000000000000
	UpWidth = 32'sb00000000000000000000000000000010
	Width = 32'sb00000000000000000000000000000011
Module <EdgeDetect> is correct for synthesis.
 
Analyzing module <Register.3> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b000
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Register.3> is correct for synthesis.
 
Analyzing module <i2s_to_parallel> in library <work>.
	width = 32'sb00000000000000000000000000011000
Module <i2s_to_parallel> is correct for synthesis.
 
Analyzing module <LogGraph> in library <work>.
Module <LogGraph> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <i2s_to_parallel>.
    Related source file is "../../src/i2s_to_parallel.v".
    Found 24-bit register for signal <DATA_L>.
    Found 24-bit register for signal <DATA_R>.
    Found 1-bit register for signal <STROBE>.
    Found 1-bit register for signal <STROBE_LR>.
    Found 24-bit down counter for signal <counter>.
    Found 1-bit register for signal <current_lr>.
    Found 1-bit register for signal <output_strobed>.
    Found 24-bit register for signal <shift_reg>.
    Found 24-bit comparator greater for signal <shift_reg$cmp_gt0000> created at line 47.
    Found 1-bit xor2 for signal <shift_reg$xor0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <i2s_to_parallel> synthesized.


Synthesizing Unit <LogGraph>.
    Related source file is "../../src/LogGraph.v".
Unit <LogGraph> synthesized.


Synthesizing Unit <Register_1>.
    Related source file is "../../src/Register.v".
    Found 19-bit register for signal <Out>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <Register_1> synthesized.


Synthesizing Unit <Register_2>.
    Related source file is "../../src/Register.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_2> synthesized.


Synthesizing Unit <Register_3>.
    Related source file is "../../src/Register.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Register_3> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "../../src/Debouncer.v".
    Found 19-bit addsub for signal <NextCount$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <EdgeDetect>.
    Related source file is "../../src/EdgeDetect.v".
Unit <EdgeDetect> synthesized.


Synthesizing Unit <ButtonParse>.
    Related source file is "../../src/ButtonParse.v".
WARNING:Xst:646 - Signal <Half<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ButtonParse> synthesized.


Synthesizing Unit <FPGA_TOP_ML505>.
    Related source file is "../../src/FPGA_TOP_ML505.v".
WARNING:Xst:647 - Input <STEREO_AUDIO_IN2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <StrobeLR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <State> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<19>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataR<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DataL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <LRCLK_OUT>.
    Found 1-bit register for signal <SCLK_OUT>.
    Found 8-bit adder for signal <AbsVolume$addsub0000> created at line 94.
    Found 8-bit up counter for signal <AudioClkDiv>.
    Found 9-bit register for signal <Volume>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <FPGA_TOP_ML505> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 19-bit addsub                                         : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 24-bit down counter                                   : 1
 8-bit up counter                                      : 1
# Registers                                            : 13
 1-bit register                                        : 7
 19-bit register                                       : 1
 24-bit register                                       : 3
 3-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 1
 24-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <DATA_R_0> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_1> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_2> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_3> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_4> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_5> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_6> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_7> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_9> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_11> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_13> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_15> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_17> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_19> of sequential type is unconnected in block <i2s>.
WARNING:Xst:2677 - Node <DATA_R_21> of sequential type is unconnected in block <i2s>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 19-bit addsub                                         : 1
 8-bit adder                                           : 1
# Counters                                             : 2
 24-bit down counter                                   : 1
 8-bit up counter                                      : 1
# Registers                                            : 110
 Flip-Flops                                            : 110
# Comparators                                          : 1
 24-bit comparator greater                             : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FPGA_TOP_ML505> ...

Optimizing unit <i2s_to_parallel> ...

Optimizing unit <Register_1> ...

Optimizing unit <Debouncer> ...
WARNING:Xst:2677 - Node <i2s/DATA_R_21> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_19> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_17> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_15> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_13> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_11> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_9> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_7> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_6> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_5> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_4> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_3> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_2> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_1> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_R_0> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_23> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_22> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_21> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_20> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_19> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_18> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_17> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_16> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_15> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_14> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_13> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_12> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_11> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_10> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_9> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_8> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_7> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_6> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_5> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_4> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_3> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_2> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_1> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/DATA_L_0> of sequential type is unconnected in block <FPGA_TOP_ML505>.
WARNING:Xst:2677 - Node <i2s/STROBE_LR> of sequential type is unconnected in block <FPGA_TOP_ML505>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGA_TOP_ML505, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 102
 Flip-Flops                                            : 102

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGA_TOP_ML505.ngr
Top Level Output File Name         : FPGA_TOP_ML505
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 232
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 7
#      LUT2                        : 2
#      LUT3                        : 52
#      LUT4                        : 2
#      LUT5                        : 21
#      LUT6                        : 40
#      MUXCY                       : 53
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 51
# FlipFlops/Latches                : 102
#      FD                          : 22
#      FDE                         : 19
#      FDR                         : 36
#      FDRE                        : 22
#      FDS                         : 1
#      FDSE                        : 2
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 19
#      IBUF                        : 3
#      IBUFG                       : 1
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:             102  out of  69120     0%  
 Number of Slice LUTs:                  125  out of  69120     0%  
    Number used as Logic:               125  out of  69120     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      29  out of    131    22%  
   Number with an unused LUT:             6  out of    131     4%  
   Number of fully used LUT-FF pairs:    96  out of    131    73%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    640     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
AUDIO_BIT_CLK                      | BUFGP                  | 10    |
i2s/STROBE                         | NONE(Volume_0)         | 9     |
CLK_33MHZ_FPGA                     | IBUFG+BUFG             | 23    |
SCLK_IN                            | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.632ns (Maximum Frequency: 275.330MHz)
   Minimum input arrival time before clock: 3.260ns
   Maximum output required time after clock: 6.426ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'AUDIO_BIT_CLK'
  Clock period: 1.930ns (frequency: 518.135MHz)
  Total number of paths / destination ports: 38 / 10
-------------------------------------------------------------------------
Delay:               1.930ns (Levels of Logic = 9)
  Source:            AudioClkDiv_0 (FF)
  Destination:       AudioClkDiv_7 (FF)
  Source Clock:      AUDIO_BIT_CLK rising
  Destination Clock: AUDIO_BIT_CLK rising

  Data Path: AudioClkDiv_0 to AudioClkDiv_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   0.336  AudioClkDiv_0 (AudioClkDiv_0)
     INV:I->O              1   0.238   0.000  Mcount_AudioClkDiv_lut<0>_INV_0 (Mcount_AudioClkDiv_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcount_AudioClkDiv_cy<0> (Mcount_AudioClkDiv_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_AudioClkDiv_cy<1> (Mcount_AudioClkDiv_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_AudioClkDiv_cy<2> (Mcount_AudioClkDiv_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_AudioClkDiv_cy<3> (Mcount_AudioClkDiv_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_AudioClkDiv_cy<4> (Mcount_AudioClkDiv_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  Mcount_AudioClkDiv_cy<5> (Mcount_AudioClkDiv_cy<5>)
     MUXCY:CI->O           0   0.026   0.000  Mcount_AudioClkDiv_cy<6> (Mcount_AudioClkDiv_cy<6>)
     XORCY:CI->O           1   0.357   0.000  Mcount_AudioClkDiv_xor<7> (Result<7>)
     FD:D                     -0.018          AudioClkDiv_7
    ----------------------------------------
    Total                      1.930ns (1.594ns logic, 0.336ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_33MHZ_FPGA'
  Clock period: 3.632ns (frequency: 275.330MHz)
  Total number of paths / destination ports: 5091 / 43
-------------------------------------------------------------------------
Delay:               3.632ns (Levels of Logic = 21)
  Source:            systemResetParse/BP[0].D/CntReg/Out_14 (FF)
  Destination:       systemResetParse/BP[0].D/CntReg/Out_18 (FF)
  Source Clock:      CLK_33MHZ_FPGA rising
  Destination Clock: CLK_33MHZ_FPGA rising

  Data Path: systemResetParse/BP[0].D/CntReg/Out_14 to systemResetParse/BP[0].D/CntReg/Out_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   0.984  systemResetParse/BP[0].D/CntReg/Out_14 (systemResetParse/BP[0].D/CntReg/Out_14)
     LUT5:I0->O           21   0.094   0.818  systemResetParse/BP[0].D/NextCount_and00008 (systemResetParse/BP[0].D/NextCount_and00008)
     LUT6:I3->O            1   0.094   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<0> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<1> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<2> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<4> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<5> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<6> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<8> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<9> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<10> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<12> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<13> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<14> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<16> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<16>)
     MUXCY:CI->O           0   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<17> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<17>)
     XORCY:CI->O           1   0.357   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18> (systemResetParse/BP[0].D/NextCount_share0000<18>)
     FDE:D                    -0.018          systemResetParse/BP[0].D/CntReg/Out_18
    ----------------------------------------
    Total                      3.632ns (1.830ns logic, 1.802ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SCLK_IN'
  Clock period: 3.624ns (frequency: 275.924MHz)
  Total number of paths / destination ports: 2178 / 109
-------------------------------------------------------------------------
Delay:               3.624ns (Levels of Logic = 7)
  Source:            i2s/counter_0 (FF)
  Destination:       i2s/counter_22 (FF)
  Source Clock:      SCLK_IN rising
  Destination Clock: SCLK_IN rising

  Data Path: i2s/counter_0 to i2s/counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.471   0.989  i2s/counter_0 (i2s/counter_0)
     LUT5:I0->O            1   0.094   0.000  i2s/Mcompar_shift_reg_cmp_gt0000_lut<0> (i2s/Mcompar_shift_reg_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  i2s/Mcompar_shift_reg_cmp_gt0000_cy<0> (i2s/Mcompar_shift_reg_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcompar_shift_reg_cmp_gt0000_cy<1> (i2s/Mcompar_shift_reg_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcompar_shift_reg_cmp_gt0000_cy<2> (i2s/Mcompar_shift_reg_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcompar_shift_reg_cmp_gt0000_cy<3> (i2s/Mcompar_shift_reg_cmp_gt0000_cy<3>)
     MUXCY:CI->O          26   0.254   0.606  i2s/Mcompar_shift_reg_cmp_gt0000_cy<4> (i2s/Mcompar_shift_reg_cmp_gt0000_cy<4>)
     LUT3:I2->O           23   0.094   0.453  i2s/counter_not00011 (i2s/counter_not0001)
     FDRE:CE                   0.213          i2s/counter_1
    ----------------------------------------
    Total                      3.624ns (1.576ns logic, 2.048ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SCLK_IN'
  Total number of paths / destination ports: 386 / 85
-------------------------------------------------------------------------
Offset:              2.917ns (Levels of Logic = 26)
  Source:            LRCLK_IN (PAD)
  Destination:       i2s/counter_23 (FF)
  Destination Clock: SCLK_IN rising

  Data Path: LRCLK_IN to i2s/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            38   0.818   0.704  LRCLK_IN_IBUF (LRCLK_IN_IBUF)
     LUT3:I1->O            1   0.094   0.000  i2s/Mcount_counter_lut<0> (i2s/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.372   0.000  i2s/Mcount_counter_cy<0> (i2s/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<1> (i2s/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<2> (i2s/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<3> (i2s/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<4> (i2s/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<5> (i2s/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<6> (i2s/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<7> (i2s/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<8> (i2s/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<9> (i2s/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<10> (i2s/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<11> (i2s/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<12> (i2s/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<13> (i2s/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<14> (i2s/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<15> (i2s/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<16> (i2s/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<17> (i2s/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<18> (i2s/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<19> (i2s/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<20> (i2s/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.026   0.000  i2s/Mcount_counter_cy<21> (i2s/Mcount_counter_cy<21>)
     MUXCY:CI->O           0   0.026   0.000  i2s/Mcount_counter_cy<22> (i2s/Mcount_counter_cy<22>)
     XORCY:CI->O           1   0.357   0.000  i2s/Mcount_counter_xor<23> (i2s/Mcount_counter23)
     FDRE:D                   -0.018          i2s/counter_23
    ----------------------------------------
    Total                      2.917ns (2.213ns logic, 0.704ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_33MHZ_FPGA'
  Total number of paths / destination ports: 228 / 38
-------------------------------------------------------------------------
Offset:              3.260ns (Levels of Logic = 21)
  Source:            FPGA_CPU_RESET_B (PAD)
  Destination:       systemResetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination Clock: CLK_33MHZ_FPGA rising

  Data Path: FPGA_CPU_RESET_B to systemResetParse/BP[0].D/CntReg/Out_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   0.818   1.177  FPGA_CPU_RESET_B_IBUF (FPGA_CPU_RESET_B_IBUF)
     LUT6:I0->O            1   0.094   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<0> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<1> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<2> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<4> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<5> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<6> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<8> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<9> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<10> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<12> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<13> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<14> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<16> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<16>)
     MUXCY:CI->O           0   0.026   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<17> (systemResetParse/BP[0].D/Maddsub_NextCount_share0000_cy<17>)
     XORCY:CI->O           1   0.357   0.000  systemResetParse/BP[0].D/Maddsub_NextCount_share0000_xor<18> (systemResetParse/BP[0].D/NextCount_share0000<18>)
     FDE:D                    -0.018          systemResetParse/BP[0].D/CntReg/Out_18
    ----------------------------------------
    Total                      3.260ns (2.083ns logic, 1.177ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'AUDIO_BIT_CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            LRCLK_OUT (FF)
  Destination:       LRCLK_OUT (PAD)
  Source Clock:      AUDIO_BIT_CLK rising

  Data Path: LRCLK_OUT to LRCLK_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.471   0.336  LRCLK_OUT (LRCLK_OUT_OBUF)
     OBUF:I->O                 2.452          LRCLK_OUT_OBUF (LRCLK_OUT)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i2s/STROBE'
  Total number of paths / destination ports: 104 / 8
-------------------------------------------------------------------------
Offset:              6.426ns (Levels of Logic = 4)
  Source:            Volume_4 (FF)
  Destination:       GPIO_LED<7> (PAD)
  Source Clock:      i2s/STROBE rising

  Data Path: Volume_4 to GPIO_LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.471   1.000  Volume_4 (Volume_4)
     LUT5:I0->O            3   0.094   0.800  AbsVolume<5>11 (N2)
     LUT5:I1->O            4   0.094   1.085  graph/O_2_or00001 (GPIO_LED_2_OBUF)
     LUT6:I0->O            1   0.094   0.336  graph/O_7_or00001 (GPIO_LED_7_OBUF)
     OBUF:I->O                 2.452          GPIO_LED_7_OBUF (GPIO_LED<7>)
    ----------------------------------------
    Total                      6.426ns (3.205ns logic, 3.221ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================


Total REAL time to Xst completion: 24.00 secs
Total CPU time to Xst completion: 23.69 secs
 
--> 


Total memory usage is 675304 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    2 (   0 filtered)

