<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s5p64x0 › gpiolib.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>gpiolib.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s5p64x0/gpiolib.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009-2010 Samsung Electronics Co., Ltd.</span>
<span class="cm"> *		http://www.samsung.com</span>
<span class="cm"> *</span>
<span class="cm"> * S5P64X0 - GPIOlib support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>

<span class="cp">#include &lt;mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-gpio.h&gt;</span>
<span class="cp">#include &lt;mach/regs-clock.h&gt;</span>

<span class="cp">#include &lt;plat/cpu.h&gt;</span>
<span class="cp">#include &lt;plat/gpio-core.h&gt;</span>
<span class="cp">#include &lt;plat/gpio-cfg.h&gt;</span>
<span class="cp">#include &lt;plat/gpio-cfg-helpers.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * S5P6440 GPIO bank summary:</span>
<span class="cm"> *</span>
<span class="cm"> * Bank	GPIOs	Style	SlpCon	ExtInt Group</span>
<span class="cm"> * A	6	4Bit	Yes	1</span>
<span class="cm"> * B	7	4Bit	Yes	1</span>
<span class="cm"> * C	8	4Bit	Yes	2</span>
<span class="cm"> * F	2	2Bit	Yes	4 [1]</span>
<span class="cm"> * G	7	4Bit	Yes	5</span>
<span class="cm"> * H	10	4Bit[2]	Yes	6</span>
<span class="cm"> * I	16	2Bit	Yes	None</span>
<span class="cm"> * J	12	2Bit	Yes	None</span>
<span class="cm"> * N	16	2Bit	No	IRQ_EINT</span>
<span class="cm"> * P	8	2Bit	Yes	8</span>
<span class="cm"> * R	15	4Bit[2]	Yes	8</span>
<span class="cm"> *</span>
<span class="cm"> * S5P6450 GPIO bank summary:</span>
<span class="cm"> *</span>
<span class="cm"> * Bank	GPIOs	Style	SlpCon	ExtInt Group</span>
<span class="cm"> * A	6	4Bit	Yes	1</span>
<span class="cm"> * B	7	4Bit	Yes	1</span>
<span class="cm"> * C	8	4Bit	Yes	2</span>
<span class="cm"> * D	8	4Bit	Yes	None</span>
<span class="cm"> * F	2	2Bit	Yes	None</span>
<span class="cm"> * G	14	4Bit[2]	Yes	5</span>
<span class="cm"> * H	10	4Bit[2]	Yes	6</span>
<span class="cm"> * I	16	2Bit	Yes	None</span>
<span class="cm"> * J	12	2Bit	Yes	None</span>
<span class="cm"> * K	5	4Bit	Yes	None</span>
<span class="cm"> * N	16	2Bit	No	IRQ_EINT</span>
<span class="cm"> * P	11	2Bit	Yes	8</span>
<span class="cm"> * Q	14	2Bit	Yes	None</span>
<span class="cm"> * R	15	4Bit[2]	Yes	None</span>
<span class="cm"> * S	8	2Bit	Yes	None</span>
<span class="cm"> *</span>
<span class="cm"> * [1] BANKF pins 14,15 do not form part of the external interrupt sources</span>
<span class="cm"> * [2] BANK has two control registers, GPxCON0 and GPxCON1</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5p64x0_gpiolib_rbank_4bit2_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
					     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="o">*</span><span class="n">ourchip</span> <span class="o">=</span> <span class="n">to_s3c_gpio</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ourchip</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regcon</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">con</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">offset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">offset</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">4</span>:
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">regcon</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">offset</span> <span class="o">-=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c_gpio_lock</span><span class="p">(</span><span class="n">ourchip</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">regcon</span><span class="p">);</span>
	<span class="n">con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">con_4bit_shift</span><span class="p">(</span><span class="n">offset</span><span class="p">));</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">con</span><span class="p">,</span> <span class="n">regcon</span><span class="p">);</span>

	<span class="n">s3c_gpio_unlock</span><span class="p">(</span><span class="n">ourchip</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5p64x0_gpiolib_rbank_4bit2_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
					      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="o">*</span><span class="n">ourchip</span> <span class="o">=</span> <span class="n">to_s3c_gpio</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">ourchip</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regcon</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">con</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dat</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">con_offset</span>  <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">con_offset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">con_offset</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">4</span>:
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">regcon</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">con_offset</span> <span class="o">-=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">s3c_gpio_lock</span><span class="p">(</span><span class="n">ourchip</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">regcon</span><span class="p">);</span>
	<span class="n">con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">con_4bit_shift</span><span class="p">(</span><span class="n">con_offset</span><span class="p">));</span>
	<span class="n">con</span> <span class="o">|=</span> <span class="mh">0x1</span> <span class="o">&lt;&lt;</span> <span class="n">con_4bit_shift</span><span class="p">(</span><span class="n">con_offset</span><span class="p">);</span>

	<span class="n">dat</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">GPIODAT_OFF</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span>
		<span class="n">dat</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dat</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">offset</span><span class="p">);</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">con</span><span class="p">,</span> <span class="n">regcon</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">dat</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">GPIODAT_OFF</span><span class="p">);</span>

	<span class="n">s3c_gpio_unlock</span><span class="p">(</span><span class="n">ourchip</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">s5p64x0_gpio_setcfg_4bit_rbank</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
				   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">off</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cfg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">con</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">off</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
	<span class="k">case</span> <span class="mi">1</span>:
	<span class="k">case</span> <span class="mi">2</span>:
	<span class="k">case</span> <span class="mi">3</span>:
	<span class="k">case</span> <span class="mi">4</span>:
	<span class="k">case</span> <span class="mi">5</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">off</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">6</span>:
		<span class="n">shift</span> <span class="o">=</span> <span class="p">((</span><span class="n">off</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">shift</span> <span class="o">=</span> <span class="p">((</span><span class="n">off</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">s3c_gpio_is_cfg_special</span><span class="p">(</span><span class="n">cfg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">cfg</span> <span class="o">&amp;=</span> <span class="mh">0xf</span><span class="p">;</span>
		<span class="n">cfg</span> <span class="o">&lt;&lt;=</span> <span class="n">shift</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">con</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">con</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xf</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
	<span class="n">con</span> <span class="o">|=</span> <span class="n">cfg</span><span class="p">;</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">con</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_cfg</span> <span class="n">s5p64x0_gpio_cfgs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_eint</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_eint</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_eint</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_config</span>	<span class="o">=</span> <span class="n">s5p64x0_gpio_setcfg_4bit_rbank</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_eint</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_setcfg_s3c24xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_getcfg_s3c24xx</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_eint</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_setcfg_s3c24xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_getcfg_s3c24xx</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cfg_eint</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">set_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_setcfg_s3c24xx</span><span class="p">,</span>
		<span class="p">.</span><span class="n">get_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_getcfg_s3c24xx</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6440_gpio_4bit</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPA_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPA</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_A_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPA&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPB_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPB</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_B_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPB&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPC</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_C_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPC&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPG_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_G_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPG&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6440_gpio_4bit2</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPH_BASE</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_H_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPH&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6440_gpio_rbank_4bit2</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPR_BASE</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPR</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_R_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPR&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6440_gpio_2bit</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPF_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPF</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_F_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPF&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPI_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPI</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_I_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPI&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPJ_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPJ</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_J_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPJ&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPN_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_N_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPN&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPP_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6440_GPP</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6440_GPIO_P_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPP&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6450_gpio_4bit</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPA_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPA</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_A_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPA&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPB_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPB</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_B_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPB&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPC_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPC</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_C_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPC&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPD_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPD</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_D_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPD&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPK_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPK</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_K_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPK&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6450_gpio_4bit2</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPG_BASE</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPG</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_G_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPG&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPH_BASE</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPH</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_H_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPH&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6450_gpio_rbank_4bit2</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPR_BASE</span> <span class="o">+</span> <span class="mh">0x4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPR</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_R_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPR&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="n">s5p6450_gpio_2bit</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPF_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPF</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_F_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPF&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPI_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPI</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_I_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPI&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPJ_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPJ</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_J_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPJ&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPN_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPN</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_N_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPN&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P64X0_GPP_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPP</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_P_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPP&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPQ_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPQ</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_Q_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPQ&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPS_BASE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">config</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">chip</span>	<span class="o">=</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">base</span>	<span class="o">=</span> <span class="n">S5P6450_GPS</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
			<span class="p">.</span><span class="n">ngpio</span>	<span class="o">=</span> <span class="n">S5P6450_GPIO_S_NR</span><span class="p">,</span>
			<span class="p">.</span><span class="n">label</span>	<span class="o">=</span> <span class="s">&quot;GPS&quot;</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s5p64x0_gpiolib_set_cfg</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_gpio_cfg</span> <span class="o">*</span><span class="n">chipcfg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr_chips</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">nr_chips</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">nr_chips</span><span class="o">--</span><span class="p">,</span> <span class="n">chipcfg</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">set_config</span><span class="p">)</span>
			<span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">set_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_setcfg_s3c64xx_4bit</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">get_config</span><span class="p">)</span>
			<span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">get_config</span>	<span class="o">=</span> <span class="n">s3c_gpio_getcfg_s3c64xx_4bit</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">set_pull</span><span class="p">)</span>
			<span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">set_pull</span>	<span class="o">=</span> <span class="n">s3c_gpio_setpull_updown</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">get_pull</span><span class="p">)</span>
			<span class="n">chipcfg</span><span class="o">-&gt;</span><span class="n">get_pull</span>	<span class="o">=</span> <span class="n">s3c_gpio_getpull_updown</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">s5p64x0_gpio_add_rbank_4bit2</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c_gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">nr_chips</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">nr_chips</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">nr_chips</span><span class="o">--</span><span class="p">,</span> <span class="n">chip</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">s5p64x0_gpiolib_rbank_4bit2_input</span><span class="p">;</span>
		<span class="n">chip</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_output</span> <span class="o">=</span>
					<span class="n">s5p64x0_gpiolib_rbank_4bit2_output</span><span class="p">;</span>
		<span class="n">s3c_gpiolib_add</span><span class="p">(</span><span class="n">chip</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s5p64x0_gpiolib_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s5p64x0_gpiolib_set_cfg</span><span class="p">(</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">,</span>
				<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p64x0_gpio_cfgs</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">soc_is_s5p6450</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">samsung_gpiolib_add_2bit_chips</span><span class="p">(</span><span class="n">s5p6450_gpio_2bit</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6450_gpio_2bit</span><span class="p">));</span>

		<span class="n">samsung_gpiolib_add_4bit_chips</span><span class="p">(</span><span class="n">s5p6450_gpio_4bit</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6450_gpio_4bit</span><span class="p">));</span>

		<span class="n">samsung_gpiolib_add_4bit2_chips</span><span class="p">(</span><span class="n">s5p6450_gpio_4bit2</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6450_gpio_4bit2</span><span class="p">));</span>

		<span class="n">s5p64x0_gpio_add_rbank_4bit2</span><span class="p">(</span><span class="n">s5p6450_gpio_rbank_4bit2</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6450_gpio_rbank_4bit2</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">samsung_gpiolib_add_2bit_chips</span><span class="p">(</span><span class="n">s5p6440_gpio_2bit</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6440_gpio_2bit</span><span class="p">));</span>

		<span class="n">samsung_gpiolib_add_4bit_chips</span><span class="p">(</span><span class="n">s5p6440_gpio_4bit</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6440_gpio_4bit</span><span class="p">));</span>

		<span class="n">samsung_gpiolib_add_4bit2_chips</span><span class="p">(</span><span class="n">s5p6440_gpio_4bit2</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6440_gpio_4bit2</span><span class="p">));</span>

		<span class="n">s5p64x0_gpio_add_rbank_4bit2</span><span class="p">(</span><span class="n">s5p6440_gpio_rbank_4bit2</span><span class="p">,</span>
					<span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s5p6440_gpio_rbank_4bit2</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">core_initcall</span><span class="p">(</span><span class="n">s5p64x0_gpiolib_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
