// Seed: 3807973204
module module_0 (
    output wire id_0,
    output tri id_1,
    output supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5,
    input supply1 id_6,
    input wand id_7,
    input wand id_8,
    input tri id_9,
    input tri id_10,
    input uwire id_11,
    output supply1 id_12
);
  wire id_14;
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    output tri1 id_0,
    output wire _id_1,
    input uwire id_2,
    output supply0 id_3,
    inout uwire id_4,
    output wand id_5,
    input supply1 id_6,
    input tri0 id_7
);
  assign id_0 = -1;
  parameter [1 : -1] id_9 = (1) === -1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_2,
      id_7,
      id_7,
      id_6,
      id_7,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4
  );
  logic [id_1 : -1] id_10;
endmodule
