# üöÄ Week 6 :  Sky130 Day 1 ‚Äì Inception of Open-Source EDA, OpenLANE, and Sky130 PDK
<div align="center">

![VLSI](https://img.shields.io/badge/VLSI-System%20Design-blue?style=for-the-badge&logo=chip)
![Day](https://img.shields.io/badge/Week-6-orange?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-Complete-success?style=for-the-badge)

</div>

Welcome to **Week 6** **complete digital ASIC design flow** using the **Sky130 open-source PDK** and **OpenLANE EDA framework**.  
It focuses on understanding each stage of the **RTL-to-GDSII flow**, from design synthesis to layout verification, using a real-world example ‚Äî the **RISC-V-based SoC (picorv32a)**.  

---

## üìë Table of Contents

1. [üéØ Objective](#-objective)
2. [üß† How to Talk to Computers](#1-how-to-talk-to-computers)
   - [Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs](#11-introduction-to-qfn-48-package-chip-pads-core-die-and-ips)
   - [Introduction to RISC-V](#12-introduction-to-risc-v)
   - [From Software Applications to Hardware](#13-from-software-applications-to-hardware)
3. [‚öôÔ∏è SoC Design and OpenLANE](#2-soc-design-and-openlane)
   - [Introduction to Open-Source Digital ASIC Design Components](#21-introduction-to-all-components-of-open-source-digital-asic-design)
   - [Process Design Kit (PDK) Explanation](#üí°-process-design-kit-pdk-explanation)
   - [Simplified RTL-to-GDSII Flow](#22-simplified-rtl2gds-flow)
   - [OpenLANE Platform Overview](#üí°-openlane-platform-overview)
   - [Introduction to Strive SoC and Chipsets](#23-introduction-to-openlane-and-strive-chipsets)
   - [Strive SoC Family and Example Chips](#üí°-strive-soc-family-and-example-chips)
   - [Challenges with Open-Source EDA](#üí°-challenges-with-open-source-eda)
   - [Market and Technology Node Relevance](#üí°-market-and-technology-node-relevance)
   - [Detailed OpenLANE ASIC Design Flow](#24-introduction-to-openlane-detailed-asic-design-flow)
4. [üß™ Labs ‚Äì Getting Familiar with Open Source EDA Tools](#3-labs)
   - [Directory Setup](#üìÇ-directory-setup)
   - [Run Synthesis for `picorv32a`](#üöÄ-run-synthesis-for-picorv32a)
   - [Check Synthesis Reports](#üìë-check-synthesis-reports)
   - [Flop Ratio Calculation](#üßÆ-flop-ratio-calculation)
5. [üìä Results & Report Summary](#üìÅ-report-summary)
6. [üßæ Project Summary](#üßæ-summary)
7. [üìö References & Repository](#üìÇ-repository)
---
## üéØ **Objective**

The primary objective of this project is to explore the **complete digital ASIC design flow** using the **Sky130 open-source PDK** and **OpenLANE EDA framework**.  
It focuses on understanding each stage of the **RTL-to-GDSII flow**, from design synthesis to layout verification, using a real-world example ‚Äî the **RISC-V-based SoC (picorv32a)**.  
The project demonstrates the use of **open-source EDA tools** such as Yosys, OpenROAD, Magic, and Netgen to design, synthesize, and verify a chip ready for fabrication.  
By the end, the goal is to achieve a functionally verified and DRC/LVS-clean layout on the **Sky130 130nm CMOS process node**, highlighting the accessibility and potential of **open-source silicon design**.

## **1. How to Talk to Computers**

### **1.1 Introduction to QFN-48 Package, Chip, Pads, Core, Die, and IPs**

* The **QFN-48** (Quad Flat No-lead, 48 pins) package is a compact surface-mount standard that allows efficient chip integration onto printed circuit boards (PCBs).
* The **chip architecture** includes:

  * **Die core** ‚Äì contains the actual silicon logic circuits.
  * **Pads** ‚Äì act as interfaces between internal signals and external package pins.
  * **Package pins** ‚Äì provide mechanical and electrical connection to the PCB.
* The **System-on-Chip (SoC)** integrates multiple **IP blocks** such as memory, processors, and I/O controllers within a single die.
* Proper **pad arrangement**, **bonding wire routing**, and **substrate design** ensure minimal signal interference, reduced noise, and enhanced device reliability.

<img width="1546" height="856" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Screenshot%202025-10-27%20212555.png" />

---

### **1.2 Introduction to RISC-V**

* **RISC-V** is an open and modular **Instruction Set Architecture (ISA)** that provides flexibility and extensibility for SoC development.
* Its simplicity allows designers to create **custom CPUs** or **hardware accelerators** that meet specific performance or power needs.
* RISC-V supports a clean separation between:

  * **Base instructions** (integer operations)
  * **Optional extensions** (floating-point, atomic, vector, etc.)
* Its open nature aligns perfectly with open-source ASIC design using OpenLANE and Sky130 PDK.

---

### **1.3 From Software Applications to Hardware**

* Software algorithms are mapped into **hardware logic** using **Hardware Description Languages (HDLs)** like **Verilog** or **VHDL**.
* These describe how data moves through:

  * **Data paths** ‚Äì performing operations such as addition, multiplication, shifting.
  * **Control paths** ‚Äì orchestrating operations via state machines and timing.
* The **OpenLANE flow** translates the RTL (Register-Transfer Level) design into a **physical layout** (GDSII), ready for fabrication.
* This involves clocking, synchronization, timing constraints, and physical placement rules.


<img width="1920" height="1080" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Screenshot%202025-10-27%20213829.png" />
<img width="1920" height="1080" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Screenshot%202025-10-27%20213852.png" />


## **2. SoC Design and OpenLANE**


### **2.1 Introduction to All Components of Open-Source Digital ASIC Design**

* **RTL IPs:** Behavioral representations of logic written in Verilog/VHDL.
* **EDA Tools:** Software for synthesis, placement, routing, and verification.
* **PDK (Process Design Kit):** Provides foundry-specific models, rules, and device libraries.
* These components together form a complete **ASIC flow** ‚Äî from RTL coding to a manufacturable chip layout.



---

### üí° **Process Design Kit (PDK) Explanation**

* The **PDK** defines all the physical and electrical characteristics of the semiconductor manufacturing process.
* Key PDK files include:

  * **LEF** (Library Exchange Format): Describes cell geometries for placement and routing.
  * **LIB** (Timing Library): Provides timing, area, and power data for synthesis and STA.
  * **SPICE Models:** Device electrical characteristics for simulation.
  * **GDSII Files:** Final layout representation for fabrication.
* The PDK bridges design and fabrication, ensuring every drawn layout complies with the foundry‚Äôs process rules.

---

### **2.2 Simplified RTL2GDS Flow**

The **RTL-to-GDSII** process converts digital logic (RTL) into a physical chip layout.
OpenLANE automates this process through several major stages:

#### **a) Synthesis**

* Converts RTL into a **gate-level netlist** using standard cells from the library.
* Optimizes timing, area, and power based on technology constraints.

#### **b) Floor and Power Planning**

* Defines chip dimensions, placement boundaries, and **power distribution networks (PDN)**.
* Adds **power rings** and **decoupling capacitors** to stabilize voltage and prevent latch-up.
* Positions macros and I/O cells to maintain signal integrity.

#### **c) Placement**

* Performs **global** and **detailed placement** to distribute cells evenly.
* Ensures minimal routing congestion and optimal timing.

#### **d) Clock Tree Synthesis (CTS)**

* Builds a balanced **clock distribution network** using buffers, H-trees, or mesh structures.
* Reduces **clock skew** and maintains synchronous operation.

#### **e) Routing**

* Connects logic gates and macros using multiple **metal layers** (odd layers ‚Üí horizontal, even ‚Üí vertical).
* Controls **signal integrity**, **cross-talk**, and **via density**.

#### **f) Sign-Off**

* **Physical Verification:** DRC (Design Rule Check) and LVS (Layout vs Schematic).
* **Timing Verification:** STA (Static Timing Analysis) ensures timing closure.
* Confirms the design meets all fabrication constraints.

<img width="1920" height="1080" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Screenshot%202025-10-27%20220211.png" />

---

### üí° **OpenLANE Platform Overview**

* **OpenLANE** is an **open-source, automated RTL-to-GDSII flow** built on OpenROAD and Sky130 PDK.
* Operates in two modes:

  * **Autonomous mode:** Fully automatic flow.
  * **Interactive mode:** User-controlled, step-by-step execution.
* Supports **Design Space Exploration (DSE)** to test multiple configurations for area, power, and timing trade-offs.
* **Containerized environment** (Docker) ensures consistent reproducibility across systems.
* Integrates key tools:

  * Yosys (Synthesis)
  * OpenROAD (P&R)
  * Magic (DRC/LVS)
  * Netgen (LVS)
  * KLayout (Visualization)

---

### **2.3 Introduction to OpenLANE and Strive Chipsets**

* **Strive SoC** family represents real-world examples of silicon chips fabricated using OpenLANE and Sky130.
* Integrates IPs like **SRAM**, **RISC-V cores**, and **Digital-to-Analog Converters (DACs)**.
* Developed in collaboration with **Efabless**, **Google**, and the **OpenROAD Project**.
* Demonstrates the practicality and success of open-source ASIC design, including real silicon tape-outs.

---

### üí° **Strive SoC Family and Example Chips**

* Each Strive SoC features:

  * A **RISC-V CPU core**
  * Embedded **OpenRAM SRAM blocks**
  * **DFT (Design for Test)** logic
  * On-chip **analog IPs**
* Fabricated using **Sky130 PDK** via open multi-project wafer (MPW) runs.
* Visual layouts and die photos show real hardware results from fully open-source flows.
<img width="1920" height="1080" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Screenshot%202025-10-27%20221523.png" />


---


### üí° **Challenges with Open-Source EDA**

* **Qualification and calibration issues** between open tools and commercial flows.
* **Toolchain fragmentation** due to different versions and dependencies.
* **Limited analog and mixed-signal support** in open-source ecosystems.
* **Solutions:**

  * Containerized flows for stability.
  * Unified projects (OpenROAD, OpenLANE) for integration.
  * Collaborative community development to enhance features and coverage.

---

### üí° **Market and Technology Node Relevance**

* Despite being older, the **130nm node** remains a key player in industrial and academic use.
* Benefits include:

  * **Lower cost** for prototyping and small-volume runs.
  * **Sufficient performance** for IoT, embedded, and sensor applications.
  * **Tool maturity** and **wide open-source support.**
* Global data shows consistent production volumes for 130nm and 180nm nodes, proving their continued importance.

---

### **2.4 Introduction to OpenLANE Detailed ASIC Design Flow**

This section provides a comprehensive overview of the **OpenLANE** end-to-end ASIC design flow ‚Äî from Register Transfer Level (RTL) description to the final **GDSII** layout ready for fabrication. OpenLANE integrates multiple open-source EDA tools, automating complex stages while maintaining flexibility for user control and optimization.

#### **Synthesis**

* The design‚Äôs **RTL code** (typically written in Verilog) is synthesized using **Yosys**.
* Yosys converts high-level behavioral logic into a **gate-level netlist**, mapped to standard cells from the **Sky130 PDK**.
* The synthesized netlist undergoes **logic optimization** for area, timing, and power efficiency.

#### **Floorplanning**

* Defines the **die area**, **core boundaries**, **I/O pin placements**, and **power distribution network (PDN)**.
* Macro placement and routing blockages are defined to ensure sufficient routing space.
* Power rails and metal layers are arranged systematically to minimize **IR drop** and **electromigration** issues.

#### **Placement**

* Placement is performed in two stages: **global placement** and **detailed placement**.
* Standard cells are optimally arranged to reduce wirelength, congestion, and delay.
* The design ensures timing-critical paths have minimal interconnect delay while maintaining design-rule compliance.

#### **Clock Tree Synthesis (CTS)**

* The **CTS** process distributes the clock signal uniformly to all sequential elements.
* Clock buffers and inverters are inserted to reduce **skew** and **latency** across the design.
* Balanced clock networks, such as **H-tree** or **X-tree**, are commonly implemented for uniform timing propagation.

#### **Routing**

* The routing stage establishes **metal interconnections** between placed cells.
* Global routing plans the overall topology, while **detailed routing** finalizes the physical connections.
* OpenROAD‚Äôs **TritonRoute** ensures all nets are connected, adhering to **design rules** for wire spacing, width, and via density.
* Multi-layer routing (with alternate horizontal and vertical metal layers) enhances signal integrity and minimizes crosstalk.

#### **Sign-Off and Physical Verification**

* **Design Rule Check (DRC)** ensures compliance with all foundry-defined geometric and spacing constraints.
* **Layout Versus Schematic (LVS)** verifies that the final layout matches the original logical netlist.
* **Static Timing Analysis (STA)** checks timing closure, ensuring all setup and hold constraints are met at the defined clock frequency.
* Additional checks like **antenna rule verification** and **parasitic extraction** are also performed.

#### **GDSII Export**

* After successful verification, the finalized layout is exported as a **GDSII** file ‚Äî the standard format for chip fabrication.
* The GDSII file includes all physical layer information (diffusion, polysilicon, metals, vias, etc.) required by the foundry.

#### **Key Advantages**

* Fully automated and repeatable flow, ensuring **reproducibility** and **scalability**.
* Enables rapid **design iterations**, optimization, and exploration of trade-offs (area vs. timing vs. power).
* Makes **ASIC design accessible** to students, researchers, and startups without access to costly proprietary EDA tools.
  <img width="1920" height="1080" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Screenshot%202025-10-27%20221925.png" />

---

### 3. Labs:
##  Getting Familiar with Open Source EDA Tools (Lab)**
 
## üìÇ Directory Setup

Navigate to OpenLANE working directory:

```bash
cd ~/Desktop/work/tools/openlane_working_dir
ls -ltr
```

Navigate to PDKs and libraries:

```bash
cd ../pdks/sky130A/libs.ref
ls -ltr
```

### üì∏ Screenshots ‚Äî Directory & PDK Checks

| Description                 | Screenshot                                                           |
| --------------------------- | -------------------------------------------------------------------- |
| Listing OpenLane workspace  | <img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant1.png" /> |


---

## üöÄ Run Synthesis for `picorv32a`

### Commands

```bash
cd ~/Desktop/work/tools/openlane_working_dir/openlane
docker
```

```tcl
./flow.tcl -interactive
package require openlane 0.9
prep -design picorv32a
run_synthesis
exit
exit
```

### üì∏ Screenshots ‚Äî Running OpenLane

<img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant3.png" />

<img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant8preparationstage.png" />

<img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant11.1.png" />

---

## üìë Check Synthesis Reports

Go to the synthesis reports folder:

```bash
cd designs/picorv32a/runs/<timestamp>/reports/synthesis
ls -ltr
```

Open Yosys cell stat file:

```bash
less 1-yosys_4.stat.rpt
```

<img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant12.png" />


| Description           | Screenshot                                                   |
| --------------------- | ------------------------------------------------------------ |
| Yosys cell stats      | <img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant11.2.png" /> |
| Highlighted DFF count | <img width="1280" height="768" alt="Image" src="https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD/blob/main/Week6/Day1/Images/Commant11.2.png" /> |


---

## üßÆ Flop Ratio Calculation

Formula:

```math
Flop\ Ratio = \frac{Number\ of\ DFF}{Total\ Number\ of\ Cells}
```

```math
DFF\ Percentage = Flop\ Ratio \times 100
```

* **Total Standard Cells = 14876**
* **Total D-Flip-Flops = 1613**

### ‚úÖ Calculation

```math
Flop\ Ratio = \frac{1613}{14876}
            = 0.108429685
```

```math
Percentage\ of\ DFF = 0.108429685 \times 100
                    = 10.84296854\%
```

### üìÅ Report Summary

| Metric      | Value       |
| ----------- | ----------- |
| Total Cells | **14876**   |
| DFF Count   | **1613**    |
| Flop Ratio  | **0.10843** |
| DFF %       | **10.84%**  |

---
## üßæ **Summary**

This project successfully implements a **RISC-V processor core (picorv32a)** using the **OpenLANE RTL-to-GDSII flow**.  
The design was synthesized, floorplanned, placed, routed, and verified on the **SkyWater Sky130 PDK**, demonstrating a fully open-source ASIC design methodology.  
Key results include:

- ‚úÖ Verified synthesis reports with **10.84% DFF ratio** (1613 DFFs out of 14,876 cells).  
- ‚úÖ Successful flow execution from **RTL to GDSII**.  
- ‚úÖ Comprehensive understanding of **PDK files, standard cell libraries, and EDA tools**.  
- ‚úÖ Hands-on experience with **Magic**, **Netgen**, and **KLayout** for DRC, LVS, and visualization.  

This work bridges theoretical VLSI design principles with practical ASIC implementation, showcasing how **open-source frameworks** empower education, research, and low-cost chip prototyping.

---

<div align="center">

**üìÇ Repository:** [Jayessh25_RISC-V-SoC-Tapeout-Program_VSD](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD)  
**üë®‚Äçüíª Author:** [Jayessh25](https://github.com/Jayessh25)  
**üìö Program:** VLSI System Design (VSD)

[![Follow](https://img.shields.io/github/followers/Jayessh25?style=social)](https://github.com/Jayessh25)
[![Stars](https://img.shields.io/github/stars/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD?style=social)](https://github.com/Jayessh25/Jayessh25_RISC-V-SoC-Tapeout-Program_VSD)

</div>

---
