Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec  6 23:56:57 2024
| Host         : Boom running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    89          
TIMING-16  Warning           Large setup violation          7           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (153)
5. checking no_input_delay (11)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: hxd/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hxd/genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (153)
--------------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.506      -15.298                     41                 1802        0.215        0.000                      0                 1802        4.500        0.000                       0                  1761  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.506      -15.298                     41                 1802        0.215        0.000                      0                 1802        4.500        0.000                       0                  1761  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           41  Failing Endpoints,  Worst Slack       -1.506ns,  Total Violation      -15.298ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.506ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.845ns  (logic 3.380ns (31.167%)  route 7.465ns (68.833%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.052 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.468     7.520    vga/at/compute_ascii_index_return0[4]
    SLICE_X34Y92         LUT2 (Prop_lut2_I0_O)        0.299     7.819 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     7.819    vga/addr_reg_reg_i_109_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.397 r  vga/addr_reg_reg_i_40/O[2]
                         net (fo=5, routed)           0.480     8.877    vga/at/compute_ascii_index_return[5]
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.301     9.178 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.663     9.841    vga/addr_reg_reg_i_41_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     9.965 r  vga/addr_reg_reg_i_1005/O
                         net (fo=70, routed)          1.314    11.279    grid/addr_reg_reg_i_702_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.124    11.403 r  grid/addr_reg_reg_i_726/O
                         net (fo=1, routed)           0.585    11.988    grid/addr_reg_reg_i_726_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  grid/addr_reg_reg_i_373/O
                         net (fo=1, routed)           0.673    12.784    grid/addr_reg_reg_i_373_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  grid/addr_reg_reg_i_177/O
                         net (fo=3, routed)           0.927    13.835    grid/addr_reg_reg_i_177_n_0
    SLICE_X46Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.959 r  grid/addr_reg_reg_i_80/O
                         net (fo=1, routed)           0.852    14.811    grid/addr_reg_reg_i_80_n_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.935 r  grid/addr_reg_reg_i_30/O
                         net (fo=1, routed)           0.280    15.215    vga/addr_reg_reg_11
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.124    15.339 r  vga/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.578    15.917    at/rom/ADDRARDADDR[4]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.917    
  -------------------------------------------------------------------
                         slack                                 -1.506    

Slack (VIOLATED) :        -1.483ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.822ns  (logic 4.085ns (37.748%)  route 6.737ns (62.252%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.164 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.485    vga/at/compute_ascii_index_return0[5]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.303     7.788 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.561     8.349    vga/addr_reg_reg_i_104_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.745 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.745    vga/addr_reg_reg_i_40_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.964 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          1.044    10.008    vga/at/compute_ascii_index_return[7]
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295    10.303 r  vga/addr_reg_reg_i_898_comp/O
                         net (fo=70, routed)          0.627    10.930    grid/addr_reg_reg_i_533_1
    SLICE_X40Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.054 r  grid/addr_reg_reg_i_922/O
                         net (fo=1, routed)           0.000    11.054    grid/addr_reg_reg_i_922_n_0
    SLICE_X40Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    11.299 r  grid/addr_reg_reg_i_524/O
                         net (fo=2, routed)           0.820    12.119    grid/addr_reg_reg_i_524_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I1_O)        0.298    12.417 r  grid/addr_reg_reg_i_257/O
                         net (fo=1, routed)           0.546    12.963    grid/addr_reg_reg_i_257_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.087 r  grid/addr_reg_reg_i_114/O
                         net (fo=4, routed)           0.804    13.891    grid/addr_reg_reg_i_114_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.124    14.015 r  grid/addr_reg_reg_i_42/O
                         net (fo=1, routed)           0.000    14.015    grid/addr_reg_reg_i_42_n_0
    SLICE_X44Y97         MUXF7 (Prop_muxf7_I0_O)      0.212    14.227 r  grid/addr_reg_reg_i_13/O
                         net (fo=1, routed)           0.638    14.865    vga/addr_reg_reg_0
    SLICE_X45Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.164 r  vga/addr_reg_reg_i_1/O
                         net (fo=1, routed)           0.730    15.894    at/rom/ADDRARDADDR[10]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.894    
  -------------------------------------------------------------------
                         slack                                 -1.483    

Slack (VIOLATED) :        -1.473ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 3.759ns (34.766%)  route 7.053ns (65.234%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT3=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.052 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.468     7.520    vga/at/compute_ascii_index_return0[4]
    SLICE_X34Y92         LUT2 (Prop_lut2_I0_O)        0.299     7.819 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     7.819    vga/addr_reg_reg_i_109_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.397 r  vga/addr_reg_reg_i_40/O[2]
                         net (fo=5, routed)           0.480     8.877    vga/at/compute_ascii_index_return[5]
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.301     9.178 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.663     9.841    vga/addr_reg_reg_i_41_n_0
    SLICE_X34Y94         LUT3 (Prop_lut3_I0_O)        0.124     9.965 r  vga/addr_reg_reg_i_1005/O
                         net (fo=70, routed)          1.314    11.279    grid/addr_reg_reg_i_702_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I2_O)        0.124    11.403 r  grid/addr_reg_reg_i_726/O
                         net (fo=1, routed)           0.585    11.988    grid/addr_reg_reg_i_726_n_0
    SLICE_X38Y94         LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  grid/addr_reg_reg_i_373/O
                         net (fo=1, routed)           0.673    12.784    grid/addr_reg_reg_i_373_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I3_O)        0.124    12.908 r  grid/addr_reg_reg_i_177/O
                         net (fo=3, routed)           0.730    13.638    grid/addr_reg_reg_i_177_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.762 r  grid/addr_reg_reg_i_155/O
                         net (fo=1, routed)           0.000    13.762    grid/addr_reg_reg_i_155_n_0
    SLICE_X43Y95         MUXF7 (Prop_muxf7_I1_O)      0.217    13.979 r  grid/addr_reg_reg_i_69/O
                         net (fo=1, routed)           0.000    13.979    vga/addr_reg_reg_18
    SLICE_X43Y95         MUXF8 (Prop_muxf8_I1_O)      0.094    14.073 r  vga/addr_reg_reg_i_26/O
                         net (fo=1, routed)           0.815    14.888    vga/addr_reg_reg_i_26_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.316    15.204 r  vga/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.680    15.884    at/rom/ADDRARDADDR[5]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.884    
  -------------------------------------------------------------------
                         slack                                 -1.473    

Slack (VIOLATED) :        -1.448ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.786ns  (logic 3.759ns (34.850%)  route 7.027ns (65.150%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.052 r  vga/addr_reg_reg_i_106/O[0]
                         net (fo=4, routed)           0.468     7.520    vga/at/compute_ascii_index_return0[4]
    SLICE_X34Y92         LUT2 (Prop_lut2_I0_O)        0.299     7.819 r  vga/addr_reg_reg_i_109/O
                         net (fo=1, routed)           0.000     7.819    vga/addr_reg_reg_i_109_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.397 r  vga/addr_reg_reg_i_40/O[2]
                         net (fo=5, routed)           0.480     8.877    vga/at/compute_ascii_index_return[5]
    SLICE_X34Y91         LUT6 (Prop_lut6_I4_O)        0.301     9.178 r  vga/addr_reg_reg_i_41/O
                         net (fo=18, routed)          0.674     9.852    vga/addr_reg_reg_i_41_n_0
    SLICE_X34Y94         LUT4 (Prop_lut4_I1_O)        0.124     9.976 r  vga/addr_reg_reg_i_1006/O
                         net (fo=70, routed)          0.939    10.914    grid/addr_reg_reg_i_702_1
    SLICE_X33Y95         LUT6 (Prop_lut6_I4_O)        0.124    11.038 r  grid/addr_reg_reg_i_710/O
                         net (fo=2, routed)           0.802    11.841    grid/addr_reg_reg_i_710_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I0_O)        0.124    11.965 r  grid/addr_reg_reg_i_595/O
                         net (fo=1, routed)           0.742    12.706    grid/addr_reg_reg_i_595_n_0
    SLICE_X40Y96         LUT6 (Prop_lut6_I3_O)        0.124    12.830 r  grid/addr_reg_reg_i_288/O
                         net (fo=4, routed)           0.861    13.691    grid/addr_reg_reg_i_288_n_0
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.815 r  grid/addr_reg_reg_i_147/O
                         net (fo=1, routed)           0.000    13.815    grid/addr_reg_reg_i_147_n_0
    SLICE_X45Y93         MUXF7 (Prop_muxf7_I1_O)      0.217    14.032 r  grid/addr_reg_reg_i_63/O
                         net (fo=1, routed)           0.000    14.032    vga/addr_reg_reg_17
    SLICE_X45Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    14.126 r  vga/addr_reg_reg_i_23/O
                         net (fo=1, routed)           0.732    14.858    vga/addr_reg_reg_i_23_n_0
    SLICE_X47Y95         LUT6 (Prop_lut6_I1_O)        0.316    15.174 r  vga/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.684    15.858    at/rom/ADDRARDADDR[6]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                 -1.448    

Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.784ns  (logic 3.666ns (33.994%)  route 7.118ns (66.006%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.164 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.485    vga/at/compute_ascii_index_return0[5]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.303     7.788 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.561     8.349    vga/addr_reg_reg_i_104_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.745 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.745    vga/addr_reg_reg_i_40_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.964 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          1.044    10.008    vga/at/compute_ascii_index_return[7]
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295    10.303 r  vga/addr_reg_reg_i_898_comp/O
                         net (fo=70, routed)          0.677    10.980    grid/addr_reg_reg_i_533_1
    SLICE_X36Y84         LUT6 (Prop_lut6_I4_O)        0.124    11.104 r  grid/addr_reg_reg_i_535/O
                         net (fo=2, routed)           0.812    11.916    grid/addr_reg_reg_i_535_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.040 r  grid/addr_reg_reg_i_261/O
                         net (fo=2, routed)           0.636    12.676    grid/addr_reg_reg_i_261_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.800 r  grid/addr_reg_reg_i_134/O
                         net (fo=4, routed)           1.017    13.817    grid/addr_reg_reg_i_134_n_0
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.941 r  grid/addr_reg_reg_i_60/O
                         net (fo=1, routed)           0.000    13.941    grid/addr_reg_reg_i_60_n_0
    SLICE_X47Y91         MUXF7 (Prop_muxf7_I0_O)      0.212    14.153 r  grid/addr_reg_reg_i_22/O
                         net (fo=1, routed)           0.583    14.736    vga/addr_reg_reg_6
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.299    15.035 r  vga/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.821    15.856    at/rom/ADDRARDADDR[7]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.856    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.439ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.778ns  (logic 3.661ns (33.968%)  route 7.117ns (66.032%))
  Logic Levels:           12  (CARRY4=4 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.164 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.485    vga/at/compute_ascii_index_return0[5]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.303     7.788 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.561     8.349    vga/addr_reg_reg_i_104_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.745 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.745    vga/addr_reg_reg_i_40_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.964 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          1.044    10.008    vga/at/compute_ascii_index_return[7]
    SLICE_X36Y85         LUT6 (Prop_lut6_I3_O)        0.295    10.303 r  vga/addr_reg_reg_i_898_comp/O
                         net (fo=70, routed)          0.677    10.980    grid/addr_reg_reg_i_533_1
    SLICE_X36Y84         LUT6 (Prop_lut6_I4_O)        0.124    11.104 r  grid/addr_reg_reg_i_535/O
                         net (fo=2, routed)           0.812    11.916    grid/addr_reg_reg_i_535_n_0
    SLICE_X36Y85         LUT5 (Prop_lut5_I2_O)        0.124    12.040 r  grid/addr_reg_reg_i_261/O
                         net (fo=2, routed)           0.636    12.676    grid/addr_reg_reg_i_261_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    12.800 r  grid/addr_reg_reg_i_134/O
                         net (fo=4, routed)           1.023    13.823    grid/addr_reg_reg_i_134_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I3_O)        0.124    13.947 r  grid/addr_reg_reg_i_54/O
                         net (fo=1, routed)           0.000    13.947    grid/addr_reg_reg_i_54_n_0
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I0_O)      0.209    14.156 r  grid/addr_reg_reg_i_19/O
                         net (fo=1, routed)           0.577    14.733    vga/addr_reg_reg_4
    SLICE_X47Y95         LUT6 (Prop_lut6_I5_O)        0.297    15.030 r  vga/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.820    15.850    at/rom/ADDRARDADDR[8]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.850    
  -------------------------------------------------------------------
                         slack                                 -1.439    

Slack (VIOLATED) :        -1.425ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            at/rom/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.764ns  (logic 3.820ns (35.488%)  route 6.944ns (64.512%))
  Logic Levels:           13  (CARRY4=4 LUT4=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.551     5.072    vga/clk
    SLICE_X35Y91         FDCE                                         r  vga/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           0.646     6.174    vga/w_x[3]
    SLICE_X35Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.830 r  vga/addr_reg_reg_i_111/CO[3]
                         net (fo=1, routed)           0.000     6.830    vga/addr_reg_reg_i_111_n_0
    SLICE_X35Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.164 f  vga/addr_reg_reg_i_106/O[1]
                         net (fo=2, routed)           0.322     7.485    vga/at/compute_ascii_index_return0[5]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.303     7.788 r  vga/addr_reg_reg_i_104/O
                         net (fo=2, routed)           0.561     8.349    vga/addr_reg_reg_i_104_n_0
    SLICE_X34Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     8.745 r  vga/addr_reg_reg_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.745    vga/addr_reg_reg_i_40_n_0
    SLICE_X34Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.964 r  vga/addr_reg_reg_i_33/O[0]
                         net (fo=12, routed)          0.795     9.759    vga/at/compute_ascii_index_return[7]
    SLICE_X35Y90         LUT4 (Prop_lut4_I3_O)        0.295    10.054 r  vga/addr_reg_reg_i_656/O
                         net (fo=77, routed)          0.828    10.882    grid/addr_reg_reg_i_680_1
    SLICE_X36Y91         LUT4 (Prop_lut4_I2_O)        0.124    11.006 r  grid/addr_reg_reg_i_665/O
                         net (fo=2, routed)           0.843    11.849    grid/addr_reg_reg_i_665_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.124    11.973 r  grid/addr_reg_reg_i_409/O
                         net (fo=2, routed)           0.792    12.765    grid/addr_reg_reg_i_409_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I5_O)        0.124    12.889 r  grid/addr_reg_reg_i_201/O
                         net (fo=2, routed)           1.016    13.906    grid/addr_reg_reg_i_201_n_0
    SLICE_X41Y94         LUT6 (Prop_lut6_I1_O)        0.124    14.030 r  grid/addr_reg_reg_i_121/O
                         net (fo=1, routed)           0.000    14.030    vga/addr_reg_reg_i_14_0
    SLICE_X41Y94         MUXF7 (Prop_muxf7_I1_O)      0.245    14.275 r  vga/addr_reg_reg_i_44/O
                         net (fo=1, routed)           0.000    14.275    vga/addr_reg_reg_i_44_n_0
    SLICE_X41Y94         MUXF8 (Prop_muxf8_I0_O)      0.104    14.379 r  vga/addr_reg_reg_i_14/O
                         net (fo=1, routed)           0.599    14.977    vga/addr_reg_reg_i_14_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I1_O)        0.316    15.293 r  vga/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.543    15.836    at/rom/ADDRARDADDR[9]
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.484    14.825    at/rom/clk
    RAMB18_X1Y38         RAMB18E1                                     r  at/rom/addr_reg_reg/CLKARDCLK
                         clock pessimism              0.187    15.012    
                         clock uncertainty           -0.035    14.977    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.411    at/rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -15.836    
  -------------------------------------------------------------------
                         slack                                 -1.425    

Slack (VIOLATED) :        -0.380ns  (required time - arrival time)
  Source:                 grid/iterator_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1306]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.341ns  (logic 3.244ns (31.369%)  route 7.097ns (68.631%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.550     5.071    grid/clk
    SLICE_X15Y84         FDCE                                         r  grid/iterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  grid/iterator_reg[3]/Q
                         net (fo=28, routed)          0.741     6.268    grid/iterator_reg_n_0_[3]
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  grid/ascii_grid_flat[1679]_i_41/O
                         net (fo=1, routed)           0.000     6.392    grid/ascii_grid_flat[1679]_i_41_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.793 r  grid/ascii_grid_flat_reg[1679]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.793    grid/ascii_grid_flat_reg[1679]_i_32_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.127 r  grid/ascii_grid_flat_reg[1679]_i_33/O[1]
                         net (fo=5, routed)           0.710     7.837    grid/ascii_grid_flat_reg[1679]_i_33_n_6
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.303     8.140 r  grid/ascii_grid_flat[1679]_i_36/O
                         net (fo=3, routed)           0.796     8.936    grid/ascii_grid_flat[1679]_i_36_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.060 r  grid/ascii_grid_flat[1679]_i_27/O
                         net (fo=1, routed)           0.000     9.060    grid/ascii_grid_flat[1679]_i_27_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.640 f  grid/ascii_grid_flat_reg[1679]_i_10/O[2]
                         net (fo=68, routed)          0.722    10.363    uart/ascii_grid_flat[1676]_i_4_0[0]
    SLICE_X30Y87         LUT4 (Prop_lut4_I3_O)        0.302    10.665 r  uart/ascii_grid_flat[1676]_i_8/O
                         net (fo=6, routed)           0.479    11.144    uart/data_in_reg[5]_2
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.268 r  uart/ascii_grid_flat[1678]_i_8/O
                         net (fo=2, routed)           0.676    11.944    uart/ascii_grid_flat[1678]_i_8_n_0
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124    12.068 r  uart/ascii_grid_flat[1650]_i_4/O
                         net (fo=9, routed)           0.672    12.741    uart/data_in_reg[4]_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I2_O)        0.124    12.865 r  uart/ascii_grid_flat[1674]_i_4/O
                         net (fo=16, routed)          1.681    14.546    grid/ascii_grid_flat_reg[26]_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.670 r  grid/ascii_grid_flat[1562]_i_2/O
                         net (fo=7, routed)           0.618    15.288    grid/ascii_grid_flat[1562]_i_2_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I0_O)        0.124    15.412 r  grid/ascii_grid_flat[1306]_i_1/O
                         net (fo=1, routed)           0.000    15.412    grid/ascii_grid_flat[1306]_i_1_n_0
    SLICE_X62Y96         FDRE                                         r  grid/ascii_grid_flat_reg[1306]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.509    14.850    grid/clk
    SLICE_X62Y96         FDRE                                         r  grid/ascii_grid_flat_reg[1306]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.031    15.032    grid/ascii_grid_flat_reg[1306]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.412    
  -------------------------------------------------------------------
                         slack                                 -0.380    

Slack (VIOLATED) :        -0.334ns  (required time - arrival time)
  Source:                 grid/iterator_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1034]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.294ns  (logic 3.244ns (31.514%)  route 7.050ns (68.486%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.550     5.071    grid/clk
    SLICE_X15Y84         FDCE                                         r  grid/iterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  grid/iterator_reg[3]/Q
                         net (fo=28, routed)          0.741     6.268    grid/iterator_reg_n_0_[3]
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  grid/ascii_grid_flat[1679]_i_41/O
                         net (fo=1, routed)           0.000     6.392    grid/ascii_grid_flat[1679]_i_41_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.793 r  grid/ascii_grid_flat_reg[1679]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.793    grid/ascii_grid_flat_reg[1679]_i_32_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.127 r  grid/ascii_grid_flat_reg[1679]_i_33/O[1]
                         net (fo=5, routed)           0.710     7.837    grid/ascii_grid_flat_reg[1679]_i_33_n_6
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.303     8.140 r  grid/ascii_grid_flat[1679]_i_36/O
                         net (fo=3, routed)           0.796     8.936    grid/ascii_grid_flat[1679]_i_36_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.060 r  grid/ascii_grid_flat[1679]_i_27/O
                         net (fo=1, routed)           0.000     9.060    grid/ascii_grid_flat[1679]_i_27_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.640 f  grid/ascii_grid_flat_reg[1679]_i_10/O[2]
                         net (fo=68, routed)          0.722    10.363    uart/ascii_grid_flat[1676]_i_4_0[0]
    SLICE_X30Y87         LUT4 (Prop_lut4_I3_O)        0.302    10.665 r  uart/ascii_grid_flat[1676]_i_8/O
                         net (fo=6, routed)           0.479    11.144    uart/data_in_reg[5]_2
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.268 r  uart/ascii_grid_flat[1678]_i_8/O
                         net (fo=2, routed)           0.676    11.944    uart/ascii_grid_flat[1678]_i_8_n_0
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124    12.068 r  uart/ascii_grid_flat[1650]_i_4/O
                         net (fo=9, routed)           0.672    12.741    uart/data_in_reg[4]_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I2_O)        0.124    12.865 r  uart/ascii_grid_flat[1674]_i_4/O
                         net (fo=16, routed)          1.646    14.511    grid/ascii_grid_flat_reg[26]_0
    SLICE_X63Y97         LUT5 (Prop_lut5_I4_O)        0.124    14.635 r  grid/ascii_grid_flat[1546]_i_2/O
                         net (fo=7, routed)           0.606    15.241    grid/ascii_grid_flat[1546]_i_2_n_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I0_O)        0.124    15.365 r  grid/ascii_grid_flat[1034]_i_1/O
                         net (fo=1, routed)           0.000    15.365    grid/ascii_grid_flat[1034]_i_1_n_0
    SLICE_X61Y98         FDRE                                         r  grid/ascii_grid_flat_reg[1034]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.509    14.850    grid/clk
    SLICE_X61Y98         FDRE                                         r  grid/ascii_grid_flat_reg[1034]/C
                         clock pessimism              0.187    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X61Y98         FDRE (Setup_fdre_C_D)        0.029    15.030    grid/ascii_grid_flat_reg[1034]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -15.365    
  -------------------------------------------------------------------
                         slack                                 -0.334    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 grid/iterator_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[378]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.275ns  (logic 3.244ns (31.572%)  route 7.031ns (68.428%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.550     5.071    grid/clk
    SLICE_X15Y84         FDCE                                         r  grid/iterator_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.456     5.527 r  grid/iterator_reg[3]/Q
                         net (fo=28, routed)          0.741     6.268    grid/iterator_reg_n_0_[3]
    SLICE_X15Y87         LUT2 (Prop_lut2_I1_O)        0.124     6.392 r  grid/ascii_grid_flat[1679]_i_41/O
                         net (fo=1, routed)           0.000     6.392    grid/ascii_grid_flat[1679]_i_41_n_0
    SLICE_X15Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.793 r  grid/ascii_grid_flat_reg[1679]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.793    grid/ascii_grid_flat_reg[1679]_i_32_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.127 r  grid/ascii_grid_flat_reg[1679]_i_33/O[1]
                         net (fo=5, routed)           0.710     7.837    grid/ascii_grid_flat_reg[1679]_i_33_n_6
    SLICE_X15Y86         LUT6 (Prop_lut6_I0_O)        0.303     8.140 r  grid/ascii_grid_flat[1679]_i_36/O
                         net (fo=3, routed)           0.796     8.936    grid/ascii_grid_flat[1679]_i_36_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I4_O)        0.124     9.060 r  grid/ascii_grid_flat[1679]_i_27/O
                         net (fo=1, routed)           0.000     9.060    grid/ascii_grid_flat[1679]_i_27_n_0
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.640 f  grid/ascii_grid_flat_reg[1679]_i_10/O[2]
                         net (fo=68, routed)          0.722    10.363    uart/ascii_grid_flat[1676]_i_4_0[0]
    SLICE_X30Y87         LUT4 (Prop_lut4_I3_O)        0.302    10.665 r  uart/ascii_grid_flat[1676]_i_8/O
                         net (fo=6, routed)           0.479    11.144    uart/data_in_reg[5]_2
    SLICE_X30Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.268 r  uart/ascii_grid_flat[1678]_i_8/O
                         net (fo=2, routed)           0.676    11.944    uart/ascii_grid_flat[1678]_i_8_n_0
    SLICE_X30Y87         LUT2 (Prop_lut2_I0_O)        0.124    12.068 r  uart/ascii_grid_flat[1650]_i_4/O
                         net (fo=9, routed)           0.672    12.741    uart/data_in_reg[4]_0
    SLICE_X30Y89         LUT3 (Prop_lut3_I2_O)        0.124    12.865 r  uart/ascii_grid_flat[1674]_i_4/O
                         net (fo=16, routed)          1.431    14.296    grid/ascii_grid_flat_reg[26]_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I4_O)        0.124    14.420 r  grid/ascii_grid_flat[1658]_i_2/O
                         net (fo=7, routed)           0.802    15.222    grid/ascii_grid_flat[1658]_i_2_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I0_O)        0.124    15.346 r  grid/ascii_grid_flat[378]_i_1/O
                         net (fo=1, routed)           0.000    15.346    grid/ascii_grid_flat[378]_i_1_n_0
    SLICE_X59Y94         FDRE                                         r  grid/ascii_grid_flat_reg[378]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.508    14.849    grid/clk
    SLICE_X59Y94         FDRE                                         r  grid/ascii_grid_flat_reg[378]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.031    15.031    grid/ascii_grid_flat_reg[378]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.346    
  -------------------------------------------------------------------
                         slack                                 -0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[577]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[577]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.555     1.438    grid/clk
    SLICE_X33Y82         FDRE                                         r  grid/ascii_grid_flat_reg[577]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  grid/ascii_grid_flat_reg[577]/Q
                         net (fo=3, routed)           0.120     1.699    grid/ascii_grid_flat[577]
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.045     1.744 r  grid/ascii_grid_flat[577]_i_1/O
                         net (fo=1, routed)           0.000     1.744    grid/ascii_grid_flat[577]_i_1_n_0
    SLICE_X33Y82         FDRE                                         r  grid/ascii_grid_flat_reg[577]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.821     1.949    grid/clk
    SLICE_X33Y82         FDRE                                         r  grid/ascii_grid_flat_reg[577]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y82         FDRE (Hold_fdre_C_D)         0.091     1.529    grid/ascii_grid_flat_reg[577]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1648]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1648]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.552     1.435    grid/clk
    SLICE_X38Y79         FDRE                                         r  grid/ascii_grid_flat_reg[1648]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y79         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  grid/ascii_grid_flat_reg[1648]/Q
                         net (fo=2, routed)           0.127     1.726    grid/ascii_grid_flat[1648]
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  grid/ascii_grid_flat[1648]_i_1/O
                         net (fo=1, routed)           0.000     1.771    grid/ascii_grid_flat[1648]_i_1_n_0
    SLICE_X38Y79         FDRE                                         r  grid/ascii_grid_flat_reg[1648]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.818     1.946    grid/clk
    SLICE_X38Y79         FDRE                                         r  grid/ascii_grid_flat_reg[1648]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X38Y79         FDRE (Hold_fdre_C_D)         0.121     1.556    grid/ascii_grid_flat_reg[1648]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1131]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1131]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.645     1.529    grid/clk
    SLICE_X50Y103        FDRE                                         r  grid/ascii_grid_flat_reg[1131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.693 r  grid/ascii_grid_flat_reg[1131]/Q
                         net (fo=2, routed)           0.127     1.819    grid/ascii_grid_flat[1131]
    SLICE_X50Y103        LUT6 (Prop_lut6_I5_O)        0.045     1.864 r  grid/ascii_grid_flat[1131]_i_1/O
                         net (fo=1, routed)           0.000     1.864    grid/ascii_grid_flat[1131]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  grid/ascii_grid_flat_reg[1131]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.919     2.047    grid/clk
    SLICE_X50Y103        FDRE                                         r  grid/ascii_grid_flat_reg[1131]/C
                         clock pessimism             -0.518     1.529    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.121     1.650    grid/ascii_grid_flat_reg[1131]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1159]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1159]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.565     1.448    grid/clk
    SLICE_X15Y98         FDRE                                         r  grid/ascii_grid_flat_reg[1159]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  grid/ascii_grid_flat_reg[1159]/Q
                         net (fo=2, routed)           0.123     1.712    grid/ascii_grid_flat[1159]
    SLICE_X15Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.757 r  grid/ascii_grid_flat[1159]_i_1/O
                         net (fo=1, routed)           0.000     1.757    grid/ascii_grid_flat[1159]_i_1_n_0
    SLICE_X15Y98         FDRE                                         r  grid/ascii_grid_flat_reg[1159]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.834     1.962    grid/clk
    SLICE_X15Y98         FDRE                                         r  grid/ascii_grid_flat_reg[1159]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.092     1.540    grid/ascii_grid_flat_reg[1159]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[1442]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[1442]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.563     1.446    grid/clk
    SLICE_X15Y91         FDRE                                         r  grid/ascii_grid_flat_reg[1442]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y91         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  grid/ascii_grid_flat_reg[1442]/Q
                         net (fo=2, routed)           0.123     1.710    grid/ascii_grid_flat[1442]
    SLICE_X15Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  grid/ascii_grid_flat[1442]_i_1/O
                         net (fo=1, routed)           0.000     1.755    grid/ascii_grid_flat[1442]_i_1_n_0
    SLICE_X15Y91         FDRE                                         r  grid/ascii_grid_flat_reg[1442]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.832     1.960    grid/clk
    SLICE_X15Y91         FDRE                                         r  grid/ascii_grid_flat_reg[1442]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X15Y91         FDRE (Hold_fdre_C_D)         0.092     1.538    grid/ascii_grid_flat_reg[1442]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[751]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[751]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.643     1.527    grid/clk
    SLICE_X35Y100        FDRE                                         r  grid/ascii_grid_flat_reg[751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  grid/ascii_grid_flat_reg[751]/Q
                         net (fo=2, routed)           0.123     1.790    grid/ascii_grid_flat[751]
    SLICE_X35Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  grid/ascii_grid_flat[751]_i_1/O
                         net (fo=1, routed)           0.000     1.835    grid/ascii_grid_flat[751]_i_1_n_0
    SLICE_X35Y100        FDRE                                         r  grid/ascii_grid_flat_reg[751]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.917     2.045    grid/clk
    SLICE_X35Y100        FDRE                                         r  grid/ascii_grid_flat_reg[751]/C
                         clock pessimism             -0.518     1.527    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.092     1.619    grid/ascii_grid_flat_reg[751]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[909]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[909]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.642     1.526    grid/clk
    SLICE_X39Y104        FDRE                                         r  grid/ascii_grid_flat_reg[909]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y104        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  grid/ascii_grid_flat_reg[909]/Q
                         net (fo=2, routed)           0.124     1.791    grid/ascii_grid_flat[909]
    SLICE_X39Y104        LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  grid/ascii_grid_flat[909]_i_1/O
                         net (fo=1, routed)           0.000     1.836    grid/ascii_grid_flat[909]_i_1_n_0
    SLICE_X39Y104        FDRE                                         r  grid/ascii_grid_flat_reg[909]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.916     2.044    grid/clk
    SLICE_X39Y104        FDRE                                         r  grid/ascii_grid_flat_reg[909]/C
                         clock pessimism             -0.518     1.526    
    SLICE_X39Y104        FDRE (Hold_fdre_C_D)         0.092     1.618    grid/ascii_grid_flat_reg[909]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[360]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[360]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.645     1.529    grid/clk
    SLICE_X21Y105        FDRE                                         r  grid/ascii_grid_flat_reg[360]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y105        FDRE (Prop_fdre_C_Q)         0.141     1.670 r  grid/ascii_grid_flat_reg[360]/Q
                         net (fo=2, routed)           0.124     1.794    grid/ascii_grid_flat[360]
    SLICE_X21Y105        LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  grid/ascii_grid_flat[360]_i_1/O
                         net (fo=1, routed)           0.000     1.839    grid/ascii_grid_flat[360]_i_1_n_0
    SLICE_X21Y105        FDRE                                         r  grid/ascii_grid_flat_reg[360]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.919     2.047    grid/clk
    SLICE_X21Y105        FDRE                                         r  grid/ascii_grid_flat_reg[360]/C
                         clock pessimism             -0.518     1.529    
    SLICE_X21Y105        FDRE (Hold_fdre_C_D)         0.092     1.621    grid/ascii_grid_flat_reg[360]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.530%)  route 0.132ns (41.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.553     1.436    grid/clk
    SLICE_X32Y80         FDRE                                         r  grid/ascii_grid_flat_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  grid/ascii_grid_flat_reg[65]/Q
                         net (fo=3, routed)           0.132     1.709    grid/ascii_grid_flat[65]
    SLICE_X32Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.754 r  grid/ascii_grid_flat[65]_i_1/O
                         net (fo=1, routed)           0.000     1.754    grid/ascii_grid_flat[65]_i_1_n_0
    SLICE_X32Y80         FDRE                                         r  grid/ascii_grid_flat_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.819     1.947    grid/clk
    SLICE_X32Y80         FDRE                                         r  grid/ascii_grid_flat_reg[65]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X32Y80         FDRE (Hold_fdre_C_D)         0.092     1.528    grid/ascii_grid_flat_reg[65]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 grid/ascii_grid_flat_reg[230]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grid/ascii_grid_flat_reg[230]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.285%)  route 0.133ns (41.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.589     1.472    grid/clk
    SLICE_X58Y87         FDRE                                         r  grid/ascii_grid_flat_reg[230]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  grid/ascii_grid_flat_reg[230]/Q
                         net (fo=2, routed)           0.133     1.746    grid/ascii_grid_flat[230]
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  grid/ascii_grid_flat[230]_i_1/O
                         net (fo=1, routed)           0.000     1.791    grid/ascii_grid_flat[230]_i_1_n_0
    SLICE_X58Y87         FDRE                                         r  grid/ascii_grid_flat_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.858     1.985    grid/clk
    SLICE_X58Y87         FDRE                                         r  grid/ascii_grid_flat_reg[230]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.092     1.564    grid/ascii_grid_flat_reg[230]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   at/rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y52   rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y52   rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y52   rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.313ns  (logic 4.471ns (39.524%)  route 6.842ns (60.476%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     3.613    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I1_O)        0.153     3.766 r  uart/RX/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.808     7.575    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.738    11.313 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.313    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.940ns  (logic 4.436ns (40.553%)  route 6.503ns (59.447%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     3.464    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.148     3.612 r  uart/RX/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.619     7.231    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    10.940 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.940    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.714ns  (logic 4.239ns (39.568%)  route 6.475ns (60.432%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 f  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.976     3.613    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I1_O)        0.124     3.737 r  uart/RX/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.441     7.179    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.714 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.714    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.508ns  (logic 4.215ns (40.111%)  route 6.293ns (59.889%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.827     3.464    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.124     3.588 r  uart/RX/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.408     6.997    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    10.508 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.508    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.469ns  (logic 4.224ns (40.348%)  route 6.245ns (59.652%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.995     3.632    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     3.756 r  uart/RX/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.192     6.949    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    10.469 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.469    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.324ns  (logic 4.457ns (43.166%)  route 5.868ns (56.834%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.592     3.229    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I2_O)        0.117     3.346 r  uart/RX/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.218     6.565    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760    10.324 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.324    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.181ns  (logic 4.233ns (41.581%)  route 5.947ns (58.419%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE                         0.000     0.000 r  uart/RX/data_out_reg[0]/C
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/RX/data_out_reg[0]/Q
                         net (fo=4, routed)           2.058     2.514    uart/RX/data_out_reg[0]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.638 r  uart/RX/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.592     3.229    uart/RX/sel0[0]
    SLICE_X14Y34         LUT4 (Prop_lut4_I3_O)        0.124     3.353 r  uart/RX/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.298     6.651    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    10.181 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.181    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.464ns  (logic 4.393ns (51.903%)  route 4.071ns (48.097%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[0]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hxd/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.697     1.215    hxd/q7seg/Q[0]
    SLICE_X14Y36         LUT2 (Prop_lut2_I0_O)        0.148     1.363 r  hxd/q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.374     4.737    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     8.464 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.464    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.257ns  (logic 4.404ns (53.340%)  route 3.853ns (46.660%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[1]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  hxd/q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.689     1.207    hxd/q7seg/Q[1]
    SLICE_X14Y37         LUT2 (Prop_lut2_I1_O)        0.152     1.359 r  hxd/q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.164     4.523    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     8.257 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.257    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hxd/q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.141ns (50.502%)  route 4.059ns (49.498%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y37         FDRE                         0.000     0.000 r  hxd/q7seg/ps_reg[0]/C
    SLICE_X14Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  hxd/q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.697     1.215    hxd/q7seg/Q[0]
    SLICE_X14Y36         LUT2 (Prop_lut2_I1_O)        0.124     1.339 r  hxd/q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.362     4.701    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.200 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.200    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/RX/received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/last_rec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.164ns (67.739%)  route 0.078ns (32.261%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDRE                         0.000     0.000 r  uart/RX/received_reg/C
    SLICE_X12Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/RX/received_reg/Q
                         net (fo=3, routed)           0.078     0.242    uart/received
    SLICE_X12Y34         FDRE                                         r  uart/last_rec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  uart/RX/count_reg[3]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/RX/count_reg[3]/Q
                         net (fo=9, routed)           0.099     0.240    uart/RX/count_reg[3]
    SLICE_X12Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.285 r  uart/RX/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.285    uart/RX/p_0_in__0[5]
    SLICE_X12Y32         FDRE                                         r  uart/RX/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  uart/TX/count_reg[3]/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[3]/Q
                         net (fo=6, routed)           0.099     0.240    uart/TX/count_reg[3]
    SLICE_X12Y43         LUT6 (Prop_lut6_I3_O)        0.045     0.285 r  uart/TX/count[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.285    uart/TX/p_0_in__0__0[7]
    SLICE_X12Y43         FDRE                                         r  uart/TX/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/bit_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.209ns (68.486%)  route 0.096ns (31.514%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDRE                         0.000     0.000 r  uart/TX/temp_reg[7]/C
    SLICE_X14Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/TX/temp_reg[7]/Q
                         net (fo=1, routed)           0.096     0.260    uart/TX/data7
    SLICE_X13Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  uart/TX/bit_out_i_3/O
                         net (fo=1, routed)           0.000     0.305    uart/TX/bit_out_i_3_n_0
    SLICE_X13Y44         FDRE                                         r  uart/TX/bit_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/sending_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.158%)  route 0.128ns (40.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE                         0.000     0.000 r  uart/TX/sending_reg/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/sending_reg/Q
                         net (fo=4, routed)           0.128     0.269    uart/TX/sending
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  uart/TX/sending_i_1/O
                         net (fo=1, routed)           0.000     0.314    uart/TX/sending_i_1_n_0
    SLICE_X13Y45         FDRE                                         r  uart/TX/sending_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  uart/RX/count_reg[2]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/RX/count_reg[2]/Q
                         net (fo=10, routed)          0.118     0.282    uart/RX/count_reg[2]
    SLICE_X13Y32         LUT4 (Prop_lut4_I3_O)        0.045     0.327 r  uart/RX/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.327    uart/RX/p_0_in__0[3]
    SLICE_X13Y32         FDRE                                         r  uart/RX/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE                         0.000     0.000 r  uart/TX/count_reg[1]/C
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/TX/count_reg[1]/Q
                         net (fo=7, routed)           0.115     0.279    uart/TX/count_reg[1]
    SLICE_X13Y43         LUT3 (Prop_lut3_I1_O)        0.048     0.327 r  uart/TX/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.327    uart/TX/p_0_in__0__0[2]
    SLICE_X13Y43         FDRE                                         r  uart/TX/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/last_ena_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE                         0.000     0.000 r  uart/en_reg/C
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/en_reg/Q
                         net (fo=2, routed)           0.188     0.329    uart/TX/en
    SLICE_X13Y45         FDRE                                         r  uart/TX/last_ena_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/RX/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/RX/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE                         0.000     0.000 r  uart/RX/count_reg[1]/C
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/RX/count_reg[1]/Q
                         net (fo=12, routed)          0.144     0.285    uart/RX/count_reg[1]
    SLICE_X12Y32         LUT3 (Prop_lut3_I0_O)        0.045     0.330 r  uart/RX/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    uart/RX/p_0_in__0[2]
    SLICE_X12Y32         FDRE                                         r  uart/RX/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/TX/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/TX/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.629%)  route 0.167ns (47.371%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  uart/TX/count_reg[2]/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/TX/count_reg[2]/Q
                         net (fo=6, routed)           0.167     0.308    uart/TX/count_reg[2]
    SLICE_X13Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.353 r  uart/TX/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.353    uart/TX/p_0_in__0__0[3]
    SLICE_X13Y43         FDRE                                         r  uart/TX/count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.122ns  (logic 3.959ns (48.748%)  route 4.163ns (51.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.553     5.074    vga/clk
    SLICE_X32Y95         FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           4.163     9.692    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    13.196 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    13.196    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 3.953ns (50.548%)  route 3.867ns (49.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.552     5.073    vga/clk
    SLICE_X33Y91         FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.456     5.529 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           3.867     9.396    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    12.892 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.892    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.788ns  (logic 4.020ns (59.230%)  route 2.767ns (40.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  rgb_reg_reg[11]_lopt_replica_11/Q
                         net (fo=1, routed)           2.767     8.364    rgb_reg_reg[11]_lopt_replica_11_1
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.867 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.867    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.768ns  (logic 4.042ns (59.724%)  route 2.726ns (40.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.726     8.323    rgb_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.846 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.846    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.179ns (62.329%)  route 2.526ns (37.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.526     8.082    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.701    11.783 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.783    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 3.975ns (59.291%)  route 2.729ns (40.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.729     8.264    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.783 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.783    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 3.951ns (58.961%)  route 2.750ns (41.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           2.750     8.285    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.780 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.780    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.668ns  (logic 4.168ns (62.514%)  route 2.499ns (37.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.478     5.557 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.499     8.056    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.690    11.747 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.747    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 4.043ns (61.058%)  route 2.578ns (38.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  rgb_reg_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.578     8.175    rgb_reg_reg[11]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.700 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.700    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.612ns  (logic 4.039ns (61.080%)  route 2.574ns (38.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.558     5.079    clk_IBUF_BUFG
    SLICE_X12Y52         FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     5.597 r  rgb_reg_reg[11]_lopt_replica_10/Q
                         net (fo=1, routed)           2.574     8.170    rgb_reg_reg[11]_lopt_replica_10_1
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.691 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.691    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.186ns (51.281%)  route 0.177ns (48.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.560     1.443    vga/clk
    SLICE_X35Y96         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.177     1.761    vga/Q[1]
    SLICE_X34Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.806 r  vga/h_count_next[4]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga/h_count_next_0[4]
    SLICE_X34Y96         FDCE                                         r  vga/h_count_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.140%)  route 0.178ns (48.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.560     1.443    vga/clk
    SLICE_X35Y96         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.178     1.762    vga/Q[1]
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.807 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga/h_count_next_0[2]
    SLICE_X34Y96         FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.187ns (51.274%)  route 0.178ns (48.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.560     1.443    vga/clk
    SLICE_X35Y96         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.178     1.762    vga/Q[1]
    SLICE_X34Y96         LUT4 (Prop_lut4_I2_O)        0.046     1.808 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.808    vga/h_count_next_0[3]
    SLICE_X34Y96         FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.209ns (54.330%)  route 0.176ns (45.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.559     1.442    vga/clk
    SLICE_X34Y92         FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDCE (Prop_fdce_C_Q)         0.164     1.606 r  vga/h_count_reg_reg[8]/Q
                         net (fo=10, routed)          0.176     1.782    vga/w_x[8]
    SLICE_X33Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.827    vga/h_count_next_0[8]
    SLICE_X33Y92         FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.217%)  route 0.200ns (51.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.560     1.443    vga/clk
    SLICE_X32Y92         FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[7]/Q
                         net (fo=14, routed)          0.200     1.784    vga/w_x[7]
    SLICE_X33Y92         LUT4 (Prop_lut4_I3_O)        0.045     1.829 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga/h_count_next_0[7]
    SLICE_X33Y92         FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.183ns (42.583%)  route 0.247ns (57.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.560     1.443    vga/clk
    SLICE_X35Y96         FDCE                                         r  vga/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga/h_count_reg_reg[1]/Q
                         net (fo=7, routed)           0.247     1.831    vga/Q[1]
    SLICE_X35Y97         LUT2 (Prop_lut2_I1_O)        0.042     1.873 r  vga/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    vga/h_count_next_0[1]
    SLICE_X35Y97         FDCE                                         r  vga/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.544%)  route 0.161ns (43.456%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.643     1.527    vga/clk
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.164     1.691 r  vga/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.161     1.851    vga/ADDRARDADDR[0]
    SLICE_X34Y98         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.896    vga/v_count_next[9]_i_2_n_0
    SLICE_X34Y98         FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.209ns (45.991%)  route 0.245ns (54.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.561     1.444    vga/clk
    SLICE_X34Y97         FDCE                                         r  vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y97         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  vga/h_count_reg_reg[0]/Q
                         net (fo=8, routed)           0.245     1.854    vga/Q[0]
    SLICE_X35Y97         LUT1 (Prop_lut1_I0_O)        0.045     1.899 r  vga/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.899    vga/h_count_next_0[0]
    SLICE_X35Y97         FDCE                                         r  vga/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.186ns (34.555%)  route 0.352ns (65.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.561     1.444    vga/clk
    SLICE_X33Y94         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[5]/Q
                         net (fo=20, routed)          0.352     1.937    vga/w_y[5]
    SLICE_X32Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.982 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.982    vga/v_count_next[5]_i_1_n_0
    SLICE_X32Y98         FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.187ns (34.526%)  route 0.355ns (65.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.561     1.444    vga/clk
    SLICE_X33Y94         FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  vga/v_count_reg_reg[5]/Q
                         net (fo=20, routed)          0.355     1.940    vga/w_y[5]
    SLICE_X34Y98         LUT3 (Prop_lut3_I0_O)        0.046     1.986 r  vga/v_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.986    vga/v_count_next[6]_i_1_n_0
    SLICE_X34Y98         FDCE                                         r  vga/v_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1749 Endpoints
Min Delay          1749 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        19.077ns  (logic 1.868ns (9.792%)  route 17.209ns (90.208%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        11.853    18.722    grid/ascii_grid_flat_reg[767]_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I2_O)        0.355    19.077 r  grid/ascii_grid_flat[639]_i_1/O
                         net (fo=1, routed)           0.000    19.077    grid/ascii_grid_flat[639]_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  grid/ascii_grid_flat_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.441     4.782    grid/clk
    SLICE_X51Y92         FDRE                                         r  grid/ascii_grid_flat_reg[639]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[767]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.653ns  (logic 1.868ns (10.014%)  route 16.785ns (89.986%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        11.430    18.298    grid/ascii_grid_flat_reg[767]_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.355    18.653 r  grid/ascii_grid_flat[767]_i_1/O
                         net (fo=1, routed)           0.000    18.653    grid/ascii_grid_flat[767]_i_1_n_0
    SLICE_X52Y93         FDRE                                         r  grid/ascii_grid_flat_reg[767]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.442     4.783    grid/clk
    SLICE_X52Y93         FDRE                                         r  grid/ascii_grid_flat_reg[767]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[662]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.267ns  (logic 1.868ns (10.226%)  route 16.399ns (89.774%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        11.044    17.912    grid/ascii_grid_flat_reg[767]_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.355    18.267 r  grid/ascii_grid_flat[662]_i_1/O
                         net (fo=1, routed)           0.000    18.267    grid/ascii_grid_flat[662]_i_1_n_0
    SLICE_X47Y89         FDRE                                         r  grid/ascii_grid_flat_reg[662]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.436     4.777    grid/clk
    SLICE_X47Y89         FDRE                                         r  grid/ascii_grid_flat_reg[662]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[710]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.066ns  (logic 1.868ns (10.340%)  route 16.198ns (89.660%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.842    17.711    grid/ascii_grid_flat_reg[767]_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.355    18.066 r  grid/ascii_grid_flat[710]_i_1/O
                         net (fo=1, routed)           0.000    18.066    grid/ascii_grid_flat[710]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  grid/ascii_grid_flat_reg[710]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.440     4.781    grid/clk
    SLICE_X49Y91         FDRE                                         r  grid/ascii_grid_flat_reg[710]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[534]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.952ns  (logic 1.868ns (10.406%)  route 16.084ns (89.594%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.728    17.597    grid/ascii_grid_flat_reg[767]_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I2_O)        0.355    17.952 r  grid/ascii_grid_flat[534]_i_1/O
                         net (fo=1, routed)           0.000    17.952    grid/ascii_grid_flat[534]_i_1_n_0
    SLICE_X46Y89         FDRE                                         r  grid/ascii_grid_flat_reg[534]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.436     4.777    grid/clk
    SLICE_X46Y89         FDRE                                         r  grid/ascii_grid_flat_reg[534]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[622]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.876ns  (logic 1.868ns (10.450%)  route 16.008ns (89.550%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.652    17.521    grid/ascii_grid_flat_reg[767]_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I2_O)        0.355    17.876 r  grid/ascii_grid_flat[622]_i_1/O
                         net (fo=1, routed)           0.000    17.876    grid/ascii_grid_flat[622]_i_1_n_0
    SLICE_X47Y85         FDRE                                         r  grid/ascii_grid_flat_reg[622]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.433     4.774    grid/clk
    SLICE_X47Y85         FDRE                                         r  grid/ascii_grid_flat_reg[622]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[582]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.811ns  (logic 1.868ns (10.488%)  route 15.943ns (89.512%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.587    17.456    grid/ascii_grid_flat_reg[767]_0
    SLICE_X49Y91         LUT6 (Prop_lut6_I2_O)        0.355    17.811 r  grid/ascii_grid_flat[582]_i_1/O
                         net (fo=1, routed)           0.000    17.811    grid/ascii_grid_flat[582]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  grid/ascii_grid_flat_reg[582]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.440     4.781    grid/clk
    SLICE_X49Y91         FDRE                                         r  grid/ascii_grid_flat_reg[582]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[734]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.807ns  (logic 1.868ns (10.490%)  route 15.939ns (89.510%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.584    17.452    grid/ascii_grid_flat_reg[767]_0
    SLICE_X47Y84         LUT6 (Prop_lut6_I2_O)        0.355    17.807 r  grid/ascii_grid_flat[734]_i_1/O
                         net (fo=1, routed)           0.000    17.807    grid/ascii_grid_flat[734]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  grid/ascii_grid_flat_reg[734]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.432     4.773    grid/clk
    SLICE_X47Y84         FDRE                                         r  grid/ascii_grid_flat_reg[734]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[750]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.713ns  (logic 1.868ns (10.546%)  route 15.845ns (89.454%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.489    17.358    grid/ascii_grid_flat_reg[767]_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I2_O)        0.355    17.713 r  grid/ascii_grid_flat[750]_i_1/O
                         net (fo=1, routed)           0.000    17.713    grid/ascii_grid_flat[750]_i_1_n_0
    SLICE_X64Y86         FDRE                                         r  grid/ascii_grid_flat_reg[750]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.504     4.845    grid/clk
    SLICE_X64Y86         FDRE                                         r  grid/ascii_grid_flat_reg[750]/C

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grid/ascii_grid_flat_reg[718]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.610ns  (logic 1.868ns (10.607%)  route 15.742ns (89.393%))
  Logic Levels:           5  (FDRE=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X12Y36         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  uart/data_in_reg[2]/Q
                         net (fo=8, routed)           3.363     3.841    uart/data_transmitted[2]
    SLICE_X29Y89         LUT3 (Prop_lut3_I0_O)        0.323     4.164 r  uart/iterator[7]_i_10/O
                         net (fo=18, routed)          1.091     5.255    uart/iterator[7]_i_10_n_0
    SLICE_X15Y83         LUT5 (Prop_lut5_I0_O)        0.354     5.609 f  uart/iterator[7]_i_6/O
                         net (fo=23, routed)          0.901     6.511    uart/data_in_reg[1]_0
    SLICE_X12Y84         LUT2 (Prop_lut2_I0_O)        0.358     6.869 f  uart/ascii_grid_flat[767]_i_3/O
                         net (fo=160, routed)        10.386    17.255    grid/ascii_grid_flat_reg[767]_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I2_O)        0.355    17.610 r  grid/ascii_grid_flat[718]_i_1/O
                         net (fo=1, routed)           0.000    17.610    grid/ascii_grid_flat[718]_i_1_n_0
    SLICE_X57Y84         FDRE                                         r  grid/ascii_grid_flat_reg[718]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        1.437     4.778    grid/clk
    SLICE_X57Y84         FDRE                                         r  grid/ascii_grid_flat_reg[718]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.257%)  route 0.122ns (48.743%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE                         0.000     0.000 r  vga/v_count_next_reg[3]/C
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[3]/Q
                         net (fo=1, routed)           0.122     0.250    vga/v_count_next[3]
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.917     2.045    vga/clk
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.415%)  route 0.148ns (53.585%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE                         0.000     0.000 r  vga/h_count_next_reg[1]/C
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[1]/Q
                         net (fo=1, routed)           0.148     0.276    vga/h_count_next[1]
    SLICE_X35Y96         FDCE                                         r  vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.828     1.956    vga/clk
    SLICE_X35Y96         FDCE                                         r  vga/h_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.514%)  route 0.180ns (58.486%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.180     0.308    vga/v_count_next[1]
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.917     2.045    vga/clk
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.582%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    vga/h_count_next[0]
    SLICE_X34Y97         FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.829     1.957    vga/clk
    SLICE_X34Y97         FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.207     0.348    vga/v_count_next[2]
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.917     2.045    vga/clk
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.593%)  route 0.196ns (54.407%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.196     0.360    vga/h_count_next[5]
    SLICE_X35Y92         FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.827     1.955    vga/clk
    SLICE_X35Y92         FDCE                                         r  vga/h_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.900%)  route 0.231ns (62.100%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X33Y99         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.231     0.372    vga/v_count_next[0]
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.917     2.045    vga/clk
    SLICE_X34Y100        FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.419%)  route 0.236ns (62.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.236     0.377    vga/v_count_next[4]
    SLICE_X32Y93         FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.829     1.957    vga/clk
    SLICE_X32Y93         FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.063%)  route 0.271ns (67.937%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE                         0.000     0.000 r  vga/v_count_next_reg[8]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[8]/Q
                         net (fo=1, routed)           0.271     0.399    vga/v_count_next[8]
    SLICE_X32Y90         FDCE                                         r  vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.828     1.956    vga/clk
    SLICE_X32Y90         FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.098%)  route 0.261ns (64.902%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE                         0.000     0.000 r  vga/v_count_next_reg[7]/C
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.261     0.402    vga/v_count_next[7]
    SLICE_X32Y90         FDCE                                         r  vga/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1760, routed)        0.828     1.956    vga/clk
    SLICE_X32Y90         FDCE                                         r  vga/v_count_reg_reg[7]/C





