!SESSION 2019-03-14 15:17:24.660 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data G:/ECE532/initial_demo/initial_demo.sdk

This is a continuation of log file G:\ECE532\initial_demo\initial_demo.sdk\.metadata\.bak_0.log
Created Time: 2019-03-14 15:17:40.150

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.150
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.167
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_gpio_video_S_AXI": {"name": "axi_gpio_video",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C0FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_0_ctrl": {"name": "v_tc_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dynclk_0_s00_axi": {"name": "axi_dynclk_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_1_ctrl": {"name": "v_tc_1",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_1_S_AXI_LITE": {"name": "axi_vdma_1",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"input_from_mb_extend_0_S00_AXI": {"name": "input_from_mb_extend_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x9FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.169
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.171
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.172
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.178
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.179
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.181
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.182
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.186
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.186
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_FREQ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.196
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.197
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.199
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.200
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.204
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.212
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.215
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.215
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.218
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.219
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.221
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.222
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:40.323
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:41.413
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:41.416
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:41.719
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.388
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.391
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.393
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.394
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.396
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.399
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.411
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.412
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.437
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.444
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.445
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.465
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.466
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.474
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.475
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.497
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.498
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.505
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.506
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.527
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.528
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.549
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.550
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.553
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.558
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.569
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.592
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.599
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.600
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.621
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:43.623
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:44.986
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:44.987
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:51.855
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:51.895
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:51.910
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:51.911
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:52.832
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:52.834
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:52.958
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:52.959
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:55.962
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:55.963
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:55.998
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:55.999
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.072
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.091
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.210
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.211
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.429
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.435
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-66

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:17:57.442
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-66

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:45.367
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:46.536
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:46.537
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.082
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.083
!MESSAGE XSCT Command: [version -server], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.085
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.088
!MESSAGE XSCT Command: [version], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.089
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.090
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.097
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.098
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.120
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.121
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.128
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.129
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.149
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.150
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.159
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.179
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.180
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.188
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.189
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.209
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.210
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.232
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.233
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.235
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.266
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.274
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.275
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.295
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.296
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.616
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:47.617
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:53.976
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:54.046
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:54.057
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:54.058
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:54.809
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:54.811
!MESSAGE XSCT Command: [rst -system], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:55.164
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:55.168
!MESSAGE XSCT Command: [after 3000], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:58.172
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:58.173
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:58.444
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:58.445
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.389
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.396
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.543
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.544
!MESSAGE XSCT Command: [con], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.795
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.802
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-94

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:18:59.809
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-94

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:29.456
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:30.574
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:30.575
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.118
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.119
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.120
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.121
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.122
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.123
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.129
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.129
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.151
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.152
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.159
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.159
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.179
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.180
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.188
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.189
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.211
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.211
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.219
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.219
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.242
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.243
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.263
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.264
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.265
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.283
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.291
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.292
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.313
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.314
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.634
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:31.635
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:37.891
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:37.919
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:37.927
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:37.928
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:38.323
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:38.324
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:38.468
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:38.469
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:41.471
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:41.472
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:41.801
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:41.802
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:42.721
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:42.727
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:42.865
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:42.866
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:43.104
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:43.110
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-122

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:24:43.113
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-122

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:47.866
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:47.869
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Result: [null, {"device": "7a200t",
"family": "artix7",
"timestamp": "Tue Mar 12 09:52:00 2019",
"vivado_version": "2018.2",
"part": "xc7a200tsbg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:47.870
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:47.882
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Result: [null, {"axi_dynclk_0": {"hier_name": "axi_dynclk_0",
"type": "axi_dynclk",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_video": {"hier_name": "axi_gpio_video",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_1": {"hier_name": "axi_vdma_1",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"det_color_cord_0": {"hier_name": "det_color_cord_0",
"type": "det_color_cord",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"dvi2rgb_0": {"hier_name": "dvi2rgb_0",
"type": "dvi2rgb",
"version": "1.7",
"ip_type": "PERIPHERAL",
},
"input_from_mb_extend_0": {"hier_name": "input_from_mb_extend_0",
"type": "input_from_mb_extended",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"rgb2dvi_0": {"hier_name": "rgb2dvi_0",
"type": "rgb2dvi",
"version": "1.3",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_100M": {"hier_name": "rst_mig_7series_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_pxl": {"hier_name": "rst_mig_7series_0_pxl",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"v_tc_1": {"hier_name": "v_tc_1",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"v_vid_in_axi4s_0": {"hier_name": "v_vid_in_axi4s_0",
"type": "v_vid_in_axi4s",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:48.108
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:48.112
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:53.674
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:54.797
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:54.798
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.347
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.348
!MESSAGE XSCT Command: [version -server], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.350
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.350
!MESSAGE XSCT Command: [version], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.351
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.352
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.359
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.360
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.382
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.383
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.390
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.391
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.411
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.412
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.419
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.420
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.441
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.442
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.448
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.449
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.471
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.471
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.493
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.494
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.495
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.510
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.517
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.518
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.539
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.540
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.688
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:29:55.689
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.074
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.086
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.101
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.103
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.634
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.635
!MESSAGE XSCT Command: [rst -system], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.741
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:02.743
!MESSAGE XSCT Command: [after 3000], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:05.745
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:05.746
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:06.081
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:06.082
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.022
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.026
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.161
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.162
!MESSAGE XSCT Command: [con], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.395
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.401
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-159

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:30:07.406
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-159

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:31.183
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.307
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.308
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.847
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.848
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.850
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.850
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.851
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.852
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.859
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.860
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.885
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.886
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.893
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.894
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.914
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.915
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.922
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.923
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.946
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.947
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.953
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.954
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.977
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:32.977
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.000
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.000
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.001
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.021
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.029
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.030
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.051
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.052
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.372
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:33.373
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:39.765
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:39.778
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:39.780
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:39.781
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:40.165
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:40.166
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:40.271
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:40.272
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:43.274
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:43.275
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:43.610
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:43.611
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:44.642
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:44.647
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:44.778
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:44.779
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:45.015
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:45.021
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-192

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-14 15:46:45.025
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-192
!SESSION 2019-03-27 01:57:42.161 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data G:/ECE532/initial_demo/initial_demo.sdk

!ENTRY org.eclipse.core.resources 2 10035 2019-03-27 01:57:46.349
!MESSAGE The workspace exited with unsaved changes in the previous session; refreshing workspace to recover changes.

!ENTRY org.eclipse.ui 2 0 2019-03-27 01:57:49.290
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-27 01:57:49.291
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-27 01:57:50.566
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-27 01:57:50.566
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.276
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.278
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.854
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.861
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.868
!MESSAGE XSCT Command: [setws G:/ECE532/initial_demo/initial_demo.sdk], Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.891
!MESSAGE XSCT command with result: [setws G:/ECE532/initial_demo/initial_demo.sdk], Result: [null, ]. Thread: Thread-18

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:12.918
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:17.713
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:17.714
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_2/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:18.799
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_2/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:18.853
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:18.933
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:19.911
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:19.915
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7a200t",
"family": "artix7",
"timestamp": "Wed Mar 13 01:21:48 2019",
"vivado_version": "2018.2",
"part": "xc7a200tsbg484-1",
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:19.917
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:19.953
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"axi_dynclk_0": {"hier_name": "axi_dynclk_0",
"type": "axi_dynclk",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_video": {"hier_name": "axi_gpio_video",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_1": {"hier_name": "axi_vdma_1",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"det_color_cord_0": {"hier_name": "det_color_cord_0",
"type": "det_color_cord",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"dvi2rgb_0": {"hier_name": "dvi2rgb_0",
"type": "dvi2rgb",
"version": "1.7",
"ip_type": "PERIPHERAL",
},
"input_from_mb_extend_0": {"hier_name": "input_from_mb_extend_0",
"type": "input_from_mb_extended",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"rgb2dvi_0": {"hier_name": "rgb2dvi_0",
"type": "rgb2dvi",
"version": "1.3",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_100M": {"hier_name": "rst_mig_7series_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_pxl": {"hier_name": "rst_mig_7series_0_pxl",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"v_tc_1": {"hier_name": "v_tc_1",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"v_vid_in_axi4s_0": {"hier_name": "v_vid_in_axi4s_0",
"type": "v_vid_in_axi4s",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:22.409
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:22.424
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:22.429
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.689
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_dynclk_0": {},
"axi_ethernet_0": {"RESET_AND_ADDRESS_FILTER_REG": {"description": "Reset and Address Filter Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MCSTREJ": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Multicast Destination Address.
  0  Accept receive multicast destination address Ethernet frames that meet address filtering specified in FMI register and/or the multicast address table.
  1  Reject all receive multicast destination address Ethernet frames regardless of FMI register and multicast address table.For each I/O bit programmed as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BCSTREJ": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Broadcast Destination Address.
  0  Accept receive broadcast destination address Ethernet frames.
  1  Reject all receive broadcast destination address Ethernet frames. This is the only method available for blocking broadcast Ethernet frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVTAGMODE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Tag Mode.
  00  No VLAN tags are added to transmit frames.
  01  VLAN tags are added to all transmit frames.
  10  VLAN tags are added to all transmit frames that already have a VLAN tag.
  11  VLAN tags are added to select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVTAGMODE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Tag Mode.
  00  No VLAN tags are added to receive frames.
  01  VLAN tags are added to all receive frames.
  10  VLAN tags are added to all receive frames that already have a VLAN tag.
  11  VLAN tags are added to select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVSTRPMODE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Strip Mode.
  00  No VLAN tags are stripped to transmit frames.
  01  One VLAN tag is stripped from all transmit frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVSTRPMODE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Strip Mode.
  00  No VLAN tags are stripped to receive frames.
  01  One VLAN tag is stripped from all receive frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"NEWFNCENBL": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "New Functions Enable.
  0  Disable new functions.
  1  Enable new functions if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EMULTIFLTRENBL": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Enhanced Multicast Filter Enable.
  0  Disable enhanced multicast address filtering mode.
  1  Enable enhanced multicast address filtering mode if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXBADFRMEN": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Bad Frame Enable.
  0  Normal operation, bad frames are rejected.
  1  Bad frames are accepted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_PAUSE_FRAME_REG": {"description": "Transmit Pause Frame Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TPFV": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Transmit Pause Frame Value.
  These bits denote the value of the transmit pause frame pause time in units of 512 bit times. If enabled by the FCC register, writing a value into this register initiates the transmission of a single pause frame with the pause value defined in this field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_IFG_ADJUST_REG": {"description": "Transmit Inter Frame Gap Adjustment Register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"IFGP0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Transmit Inter Frame Gap Adjustment Value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_STATUS_REG": {"description": "Interrupt Status Register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Serial Transceiver Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_PENDING_REG": {"description": "Interrupt Pending Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_ENABLE_REG": {"description": "Interrupt Enable Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_VLAN_TAG_REG": {"description": "Transmit VLAN Tag Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVE_VLAN_TAG_REG": {"description": "Receive VLAN Tag Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_LOWER_REG": {"description": "Unicast Address Word Lower Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_UPPER_REG": {"description": "Unicast Address Word Upper Register",
"address_offset": "0x24",
"access": "read-write",
"size": "32",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD0_REG": {"description": "VLAN TPID Word 0 Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"TPID0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 0.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 1.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD1_REG": {"description": "VLAN TPID Word 1 Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"TPID2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 2.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 3.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PCS_PMA_TEMAC_STATUS_REG": {"description": "PCS PMA TEMAC Status Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"LINKSTATUS": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Link Status.
  0  No Link.
  1  Link is up.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LINKSYNC": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Link Synchronization.
  0  Synchronization failed.
  1  Synchronization obtained.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_C": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/C/).
  0  /C/ ordered sets(AN Configuration sequences) not there.
  1  Receiving /C/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_I": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/I/).
  0  /I/ ordered sets(Idles) not there.
  1  Receiving /I/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_INVLD": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/INVALID/).
  0  No invalid data.
  1  Receiving invalid data while receiving/C/ or/I/ ordered set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDISPERR": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Disparity Error.
  0  No running disparity error.
  1  Receiving running disparity error during the 8B/10B decoding function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXNOTINTABLE": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Not In Table.
  0  No receive not in table error.
  1  Receiving code group which is not recognized from the 8B/10B coding tables.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYLINKSTATUS": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Link Status (SGMII only).   0  Indicates that it has not linked with its link partner.   1  Indicates that the PHY has obtained a link with its link partner. When operating in 1000BASE-X mode this bit remains Low and should be ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLTENC": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "Remote Fault Encoding (1000BASE-X only).   00  No error, link OK.   01 - Offline.   10 - Link failure.   11 - Auto-Negotiation error. This signal has no significance when the core is in SGMII mode with PHY side implementation and indicates 00.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPEED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. The signal encoding is:   11 - Reserved.   10 - 1000 Mb/s.   01 - 100 Mb/s.   00  10 Mb/s.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DUPLEX": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the Duplex mode negotiated with the link partner.
  1 - Full-Duplex.
  0 - Half-Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLT": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Remote Fault (1000BASE-X only)
  1 - Remote fault is detected.
  0 - No remote fault.
This signal has no significance in SGMII PHY mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_0_REG": {"description": "Received Bytes Counter Word 0",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_1_REG": {"description": "Received Bytes Counter Word 1",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_0_REG": {"description": "Transmitted Bytes Counter Word 0",
"address_offset": "0x208",
"access": "read-only",
"size": "32",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_1_REG": {"description": "Transmitted Bytes Counter Word 1",
"address_offset": "0x20C",
"access": "read-only",
"size": "32",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "Undersize Frames Counter Word 0",
"address_offset": "0x210",
"access": "read-only",
"size": "32",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "Undersize Frames Counter Word 1",
"address_offset": "0x214",
"access": "read-only",
"size": "32",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_0_REG": {"description": "Fragment Frames Counter Word 0",
"address_offset": "0x218",
"access": "read-only",
"size": "32",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_1_REG": {"description": "Fragment Frames Counter Word 1",
"address_offset": "0x21C",
"access": "read-only",
"size": "32",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 64-Byte Frames Counter Word 0",
"address_offset": "0x220",
"access": "read-only",
"size": "32",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 64-Byte Frames Counter Word 1",
"address_offset": "0x224",
"access": "read-only",
"size": "32",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x228",
"access": "read-only",
"size": "32",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x22C",
"access": "read-only",
"size": "32",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x230",
"access": "read-only",
"size": "32",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x234",
"access": "read-only",
"size": "32",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x238",
"access": "read-only",
"size": "32",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x23C",
"access": "read-only",
"size": "32",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x240",
"access": "read-only",
"size": "32",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x244",
"access": "read-only",
"size": "32",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x248",
"access": "read-only",
"size": "32",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x24C",
"access": "read-only",
"size": "32",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Oversize Frames Counter Word 0",
"address_offset": "0x250",
"access": "read-only",
"size": "32",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Oversize Frames Counter Word 1",
"address_offset": "0x254",
"access": "read-only",
"size": "32",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 64-Byte Frames Counter Word 0",
"address_offset": "0x258",
"access": "read-only",
"size": "32",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 64-Byte Frames Counter Word 1",
"address_offset": "0x25C",
"access": "read-only",
"size": "32",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x260",
"access": "read-only",
"size": "32",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x264",
"access": "read-only",
"size": "32",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x268",
"access": "read-only",
"size": "32",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x26C",
"access": "read-only",
"size": "32",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x270",
"access": "read-only",
"size": "32",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x274",
"access": "read-only",
"size": "32",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x278",
"access": "read-only",
"size": "32",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x27C",
"access": "read-only",
"size": "32",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x280",
"access": "read-only",
"size": "32",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x284",
"access": "read-only",
"size": "32",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Oversize Frames Counter Word 0",
"address_offset": "0x288",
"access": "read-only",
"size": "32",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Oversize Frames Counter Word 1",
"address_offset": "0x28C",
"access": "read-only",
"size": "32",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Frames Counter Word 0",
"address_offset": "0x290",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Frames Counter Word 1",
"address_offset": "0x294",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0_REG": {"description": "RX Frame Check Sequence Errors Counter Word 0",
"address_offset": "0x298",
"access": "read-only",
"size": "32",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1_REG": {"description": "RX Frame Check Sequence Errors Counter Word 1",
"address_offset": "0x29C",
"access": "read-only",
"size": "32",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2A0",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2A4",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Multicast Frames Counter Word 0",
"address_offset": "0x2A8",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Multicast Frames Counter Word 1",
"address_offset": "0x2AC",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Control Frames Counter Word 0",
"address_offset": "0x2B0",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Control Frames Counter Word 1",
"address_offset": "0x2B4",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 0",
"address_offset": "0x2B8",
"access": "read-only",
"size": "32",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 1",
"address_offset": "0x2BC",
"access": "read-only",
"size": "32",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 0",
"address_offset": "0x2C0",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 1",
"address_offset": "0x2C4",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Pause Frames Counter Word 0",
"address_offset": "0x2C8",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Pause Frames Counter Word 1",
"address_offset": "0x2CC",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Bad Opcode Frames Counter Word 0",
"address_offset": "0x2D0",
"access": "read-only",
"size": "32",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Bad Opcode Frames Counter Word 1",
"address_offset": "0x2D4",
"access": "read-only",
"size": "32",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Frames Counter Word 0",
"address_offset": "0x2D8",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Frames Counter Word 1",
"address_offset": "0x2DC",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2E0",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2E4",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Multicast Frames Counter Word 0",
"address_offset": "0x2E8",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Multicast Frames Counter Word 1",
"address_offset": "0x2EC",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_0_REG": {"description": "TX Underrun Errors Counter Word 0",
"address_offset": "0x2F0",
"access": "read-only",
"size": "32",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_1_REG": {"description": "TX Underrun Errors Counter Word 1",
"address_offset": "0x2F4",
"access": "read-only",
"size": "32",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Control Frames Counter Word 0",
"address_offset": "0x2F8",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Control Frames Counter Word 1",
"address_offset": "0x2FC",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good VLAN Frames Counter Word 0",
"address_offset": "0x300",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good VLAN Frames Counter Word 1",
"address_offset": "0x304",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Pause Frames Counter Word 0",
"address_offset": "0x308",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Pause Frames Counter Word 1",
"address_offset": "0x30C",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Single Collision Frames Counter Word 0",
"address_offset": "0x310",
"access": "read-only",
"size": "32",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Single Collision Frames Counter Word 1",
"address_offset": "0x314",
"access": "read-only",
"size": "32",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Multiple Collision Frames Counter Word 0",
"address_offset": "0x318",
"access": "read-only",
"size": "32",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Multiple Collision Frames Counter Word 1",
"address_offset": "0x31C",
"access": "read-only",
"size": "32",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Deferred Frames Counter Word 0",
"address_offset": "0x320",
"access": "read-only",
"size": "32",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Deferred Frames Counter Word 1",
"address_offset": "0x324",
"access": "read-only",
"size": "32",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_0_REG": {"description": "TX Late Collision Counter Word 0",
"address_offset": "0x328",
"access": "read-only",
"size": "32",
"fields": {"TX_LATE_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_1_REG": {"description": "TX Late Collision Counter Word 1",
"address_offset": "0x32C",
"access": "read-only",
"size": "32",
"fields": {"TX_LATE_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_0_REG": {"description": "TX Excess Collision Counter Word 0",
"address_offset": "0x330",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_1_REG": {"description": "TX Excess Collision Counter Word 1",
"address_offset": "0x334",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_0_REG": {"description": "TX Excess Deferral Counter Word 0",
"address_offset": "0x338",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_1_REG": {"description": "TX Excess Deferral Counter Word 1",
"address_offset": "0x33C",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_0_REG": {"description": "RX Alignment Errors Counter Word 0",
"address_offset": "0x340",
"access": "read-only",
"size": "32",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_1_REG": {"description": "RX Alignment Errors Counter Word 1",
"address_offset": "0x344",
"access": "read-only",
"size": "32",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "TX PFC Frames Counter Word 0",
"address_offset": "0x348",
"access": "read-only",
"size": "32",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "TX PFC Frames Counter Word 1",
"address_offset": "0x34C",
"access": "read-only",
"size": "32",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "RX PFC Frames Counter Word 0",
"address_offset": "0x350",
"access": "read-only",
"size": "32",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "RX PFC Frames Counter Word 1",
"address_offset": "0x354",
"access": "read-only",
"size": "32",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_0_REG": {"description": "Pause frame MAC Source Address[31:0]",
"address_offset": "0x400",
"access": "read-write",
"size": "32",
"fields": {"RX_CONF_WORD_0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Pause frame MAC Source Address[31:0].
  The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_1_REG": {"description": "Receiver Configuration Word 1",
"address_offset": "0x404",
"access": "read-write",
"size": "32",
"fields": {"PAUSE_FRM_MAC_SA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause frame MAC Source Address[47:32].
  Refer the RX_CONF_WORD_0 register description.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTL_FRM_LEN_CHK_DISABLE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Control Frame Length Check Disable.
  When this bit is set to 1, the core does not mark control frames as bad if they are greater than the minimum frame length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LT_ERR_CHK_DISABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Length/Type Error Check Disable.
  1 - Core does not perform the length/type field error checks.
  0 - Core performs the length/type field error checks. Normal operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, VLAN tagged frames are accepted by the receiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Enable.
  If set to 1, the receiver block is operational. If set to 0, the block ignores activity on the physical interface RX port.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC receiver passes the FCS field up to the client.
  0 - Client is not passed to the FCS.
In both cases, the FCS is verified on the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC receiver accepts frames over the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only accepts frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the receiver is reset. The bit then automatically reverts to 0. This reset also sets all of the receiver configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_CONF_WORD_0_REG": {"description": "Transmitter Configuration Word",
"address_offset": "0x408",
"access": "read-write",
"size": "32",
"fields": {"IFG_ADJUST_ENABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Interframe Gap Adjust Enable.
  If 1, the transmitter reads the value on the port tx_ifg_delay at the start of frame transmission and adjusts the interframe gap following the frame accordingly. If 0, the transmitter outputs a minimum interframe gap of at least twelve clock cycles, as specified in IEEE 802.3-2008.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, the transmitter recognizes the transmission of VLAN tagged frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Enable.
  1 - Transmitter is operational.
  0 - Transmitter is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC transmitter expects the FCS field to be passed in by the client.
  0 - MAC transmitter appends padding as required, computes the FCS and appends it to the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC transmitter sends frames that are greater than the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only sends frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the transmitter is reset. The bit then automatically reverts to 0. This reset also sets all of the transmitter configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FLOW_CONTROL_CONF_WORD_REG": {"description": "Flow Control Configuration Word",
"address_offset": "0x40C",
"access": "read-write",
"size": "32",
"fields": {"RX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 0 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 0 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p0_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 1 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 1 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p1_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 2 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 2 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p2_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 3 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 3 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p3_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 4 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 4 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p4_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 5 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 5 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p5_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 6 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 6 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p6_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 7 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 7 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p7_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 0 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p0_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 1 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p1_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 2 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p2_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 3 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p3_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 4 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p4_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 5 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p5_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 6 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p6_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 7 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p7_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_AUTO_XON": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "TX Auto XON.
  Only present when the core has been generated with PFC support  this bit defaults to 0 if PFC is not supported. Send a flow control or PFC frame with the relevant quanta set to zero (XON frame) when the relevant, enabled pause request is dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_RX": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (RX).
  Only present when the core has been generated with PFC support. When this bit is 1, received PFC frames assert the relevant, enabled RX PFC tvalid outputs as described in Receiving a PFC Frame. When this bit is 0, received PFC frames are ignored and passed to the client. This mode should not be enabled at the same time as Flow Control (RX) (Bit[29]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_TX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (TX).
  Only present when the core has been generated with PFC support. When this bit is 1, asserting an enabled TX PFC tvalid signal results in a PFC frame being sent from the transmitter. When this bit is 0,the TX PFC tvalid inputs are ignored. This mode should not be enabled at the same time as Flow Control (TX) (Bit[30]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_RX": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (RX).
  When this bit is 1, received flow control frames inhibit the transmitter operation as described in Receiving a Pause Frame. When this bit is 0, received flow control frames are always passed up to the client. This mode should not be enabled at the same time as PFC (Bit[25]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_TX": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (TX).
  When this bit is 1, asserting the pause_req signal sends a flow control frame out from the transmitter as described in Transmitting a Pause Control Frame. When this bit is 0, asserting the pause_req signal has no effect. This mode should not be enabled at the same time as PFC (Bit[26]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MAC_SPEED_CONF_WORD_REG": {"description": "MAC Speed Configuration Word",
"address_offset": "0x410",
"access": "read-write",
"size": "32",
"fields": {"MAC_SPEED_CONF": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "2",
"desc": "MAC Speed Configuration.
  00 - 10 Mb/s
  01 - 100 Mb/s
  10 - 1 Gb/s
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_MAC_FRAME_CONF_WORD_REG": {"description": "RX Max Frame Configuration Word",
"address_offset": "0x414",
"access": "read-write",
"size": "32",
"fields": {"RX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "RX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "RX Max Frame Enable.
  When Low, the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High, the MAC allows frames up to RX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MAC_FRAME_CONF_WORD_REG": {"description": "TX Max Frame Configuration Word",
"address_offset": "0x418",
"access": "read-write",
"size": "32",
"fields": {"TX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "TX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "TX Max Frame Enable.
  When Low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High the MAC allows frames up to TX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_TIMESTAMP_ADJUST_CONTROL_REG": {"description": "Transmitter Timestamp Adjust Control Register",
"address_offset": "0x41C",
"access": "read-write",
"size": "32",
"fields": {"TX_LATENCY_ADJUST": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TX latency adjust value.
  In ToD mode: This value is in units of nanoseconds and is initialized to reflect the delay following the timestamping position through the MAC, 1000BASE-X FPGA logic, and GTX transceiver components.
  In Correction Field Format: The default value is 387ns decimal value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_TS_CORRECTION_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Transmitter Timestamp Correction Enable.
  0 - Transmitter timestamp is not adjusted.
  1 - Transmitter timestamp is adjusted by the TX latency adjust value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_0_QUANTA_REFRESH_REG": {"description": "Priority 0 Quanta/Refresh Register",
"address_offset": "0x480",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 value.
  This register is only present when PFC is enabled at core customization time. When enabled, this register sets the quanta value to be inserted in the PFC frame for this priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 refresh value.
  This register is only present when PFC is enabled at the core customization time. When enabled, this register controls how frequently a PF quanta is refreshed by the transmission of a new PFC frame. When a refresh occurs, all currently active (TX PFC tvalid is High and enabled) priorities are refreshed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_1_QUANTA_REFRESH_REG": {"description": "Priority 1 Quanta/Refresh Register",
"address_offset": "0x484",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_2_QUANTA_REFRESH_REG": {"description": "Priority 2 Quanta/Refresh Register",
"address_offset": "0x488",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_3_QUANTA_REFRESH_REG": {"description": "Priority 3 Quanta/Refresh Register",
"address_offset": "0x48C",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_4_QUANTA_REFRESH_REG": {"description": "Priority 4 Quanta/Refresh Register",
"address_offset": "0x490",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_5_QUANTA_REFRESH_REG": {"description": "Priority 5 Quanta/Refresh Register",
"address_offset": "0x494",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_6_QUANTA_REFRESH_REG": {"description": "Priority 6 Quanta/Refresh Register",
"address_offset": "0x498",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta value 6.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 6 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_7_QUANTA_REFRESH_REG": {"description": "Priority 7 Quanta/Refresh Register",
"address_offset": "0x49C",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LEGACY_PAUSE_REFRESH_REG": {"description": "Legacy Pause Refresh Register",
"address_offset": "0x4A0",
"access": "read-write",
"size": "32",
"fields": {"PAUSE_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta refresh value.
  This register is only present when PFC is enabled at the core customization time. When PFC is supported, the 802.3 pause request can also support XON/XOFF Extended Functionality. This controls the frequency of the automatic pause refresh.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ID_REG": {"description": "ID Register",
"address_offset": "0x4F8",
"access": "read-only",
"size": "32",
"fields": {"PATCH_LEVEL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Patch Level.
  0 - No patch.
  1 - Rev1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MINOR_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MAJOR_REV": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ABILITY_REG": {"description": "Ability Register",
"address_offset": "0x4FC",
"access": "read-only",
"size": "32",
"fields": {"10M_ABILITY": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "10M Ability.
  If set, the core is 10M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"100M_ABILITY": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "100M Ability.
  If set, the core is 100M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"1G_ABILITY": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1G Ability.
  If set, the core is 1G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"2G5_ABILITY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "2.5G Ability.
  If set, the core is 2.5G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STATISTICS_COUNTERS_AVAILABLE": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Statistics Counters available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX_CAPABLE": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Half duplex capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FRAME_FILTER_AVAILABLE": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Frame filter available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_SUPPORT": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "PFC Support.
  This bit indicates that the core has been generated with PFC support.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_SETUP_WORD_REG": {"description": "MDIO Setup Word",
"address_offset": "0x500",
"access": "read-write",
"size": "32",
"fields": {"CLOCK_DIVIDE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clock Divide.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Enable.   1 - MDIO interface can be used to access attached PHY devices.    0 - MDIO interface is disabled and the MDIO signals remain inactive.  A write to this bit only takes effect if Clock Divide is set to a nonzero value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_CONTROL_WORD_REG": {"description": "MDIO Control Word",
"address_offset": "0x504",
"access": "",
"size": "32",
"fields": {"MDIO_READY": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO ready.
  When set the MDIO is enabled and ready for a new transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INITIATE": {"access": "write-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Initiate.
  Writing a 1 to this bit starts an MDIO transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_OP": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "TX_OP.
  01 - Write Access.
  10 - Read Access.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_REGAD": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "TX_REGAD.
  This controls the register address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PHYAD": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "TX_PHYAD.
  This controls the PHY address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_WRITE_DATA_REG": {"description": "MDIO Write Data",
"address_offset": "0x508",
"access": "read-write",
"size": "32",
"fields": {"MDIO WRITE_DATA": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Write Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_READ_DATA_REG": {"description": "MDIO Read Data",
"address_offset": "0x50C",
"access": "read-only",
"size": "32",
"fields": {"MDIO READ_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO Read Data.
  Valid when MDIO ready is sampled High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_READY": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Ready.
  This is a copy of Bit[7] of the MDIO Control Word.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_STATUS_REG": {"description": "Indicates the status of an interrupt.",
"address_offset": "0x600",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_PENDING_REG": {"description": "Indicates the pending status of an interrupt",
"address_offset": "0x610",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_ENABLE_REG": {"description": "Indicates the enable state of an interrupt. Writing a 1 to any bit enables that particular interrupt.",
"address_offset": "0x620",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_CLEAR_REG": {"description": "Writing a 1 to any bit of this register clears that particular interrupt.",
"address_offset": "0x630",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_0_REG": {"description": "Frame filter unicast address[31:0]",
"address_offset": "0x700",
"access": "read-write",
"size": "32",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Frame filter unicast address[31:0].
  This address is used by the MAC to match against the destination address of any incoming frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_1_REG": {"description": "Frame filter unicast address[47:32]",
"address_offset": "0x704",
"access": "read-write",
"size": "32",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Frame filter unicast address[47:32].
  See description for UNICAST_ADDRESS_WORD_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_CONTROL_REG": {"description": "Frame Filter Control",
"address_offset": "0x708",
"access": "read-write",
"size": "32",
"fields": {"FILTER_INDEX": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Filter Index.
  All frame filters are mapped to the same location with the filter index and AVB Select specifying which physical filter is to be accessed. When an AVB filter (bit[8] of the register) is being selected only indexes of 0-2 are allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AVB_SELECT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "AVB Select.
  If the AVB Endpoint is present this is used to indicate that the filter to be selected is one of the three dedicated filters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PROMISCUOUS_MODE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Promiscuous Mode.
  If this bit is set to 1, the frame filter is set to operate in promiscuous mode. All frames are passed to the receiver client regardless of the destination address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_ENABLE_REG": {"description": "Frame Filter Enable",
"address_offset": "0x70C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Filter Enable.
  This enable relates to the physical frame filter pointed to by the Filter index and take the value of AVB Select into account. If clear, the filter passes all packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Value",
"address_offset": "0x710",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  All filter value registers have the same format. The lower 31 bits of filter value, at address 0x710, relating to the filter at physical Frame Filter index, that is to be written to the address table. The value is ordered so that the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Filter Value[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Value",
"address_offset": "0x714",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Value",
"address_offset": "0x718",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Value",
"address_offset": "0x71C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Value",
"address_offset": "0x720",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Value",
"address_offset": "0x724",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Value",
"address_offset": "0x728",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Value",
"address_offset": "0x72C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Value",
"address_offset": "0x730",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Value",
"address_offset": "0x734",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Value",
"address_offset": "0x738",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Value",
"address_offset": "0x73C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Value",
"address_offset": "0x740",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Value",
"address_offset": "0x744",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Value",
"address_offset": "0x748",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Value",
"address_offset": "0x74C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x750",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  All mask value registers have the same format.
  If a mask bit is set to 1 then the corresponding bit of the Filter Value is compared by the frame filter. For example, if a basic Destination address comparison was desired then Bits[47:0] should be written to 1 and all other bits to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x754",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x758",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x75C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x760",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x764",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x768",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x76C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x770",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x774",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x778",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x77C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x780",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x784",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x788",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x78C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PTP_PKT_BUFFER_CTRL_REG": {"description": "TX PTP Packet Buffer Control Register",
"address_offset": "0x12000",
"access": "",
"size": "32",
"fields": {"TX_SEND_FRAME_BITS": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "tx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FRAME_WAITING_INDICATION": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "tx_frame_waiting Indication.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PACKET": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "tx_packet.
  Indicates the number (block RAM bin position) of the most recently transmitted PTP packet.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PTP_PKT_BUFFER_CTRL_REG": {"description": "RX PTP Packet Buffer Control Register",
"address_offset": "0x12004",
"access": "",
"size": "32",
"fields": {"RX_CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx_clear.
  When written with a 1, forces the buffer to empty, in practice moving the write address to the same value as the read address. If read, always returns 0.tx_send_frame Bitstx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_PACKET": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "rx_packet.
  Indicates the number (block RAM bin position) of the most recently received PTP packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_SEND_SLOPE_CTL_REG": {"description": "TX Arbiter Send Slope Control Register",
"address_offset": "0x1200C",
"access": "read-write",
"size": "32",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_IDLE_SLOPE_CTL_REG": {"description": "TX Arbiter Idle Slope Control Register",
"address_offset": "0x12010",
"access": "read-write",
"size": "32",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_NANOSEC_FIELD_OFFSET_REG": {"description": "RTC Nanoseconds Field Offset",
"address_offset": "0x12800",
"access": "read-write",
"size": "32",
"fields": {"OFFSET_NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "30-bit offset value for the RTC nanoseconds.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_31_0_REG": {"description": "Seconds Field Offset Bits[31:0]",
"address_offset": "0x12808",
"access": "read-write",
"size": "32",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "32-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_47_32_REG": {"description": "Seconds Field Offset Bits[47:32]",
"address_offset": "0x1280C",
"access": "read-write",
"size": "32",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "16-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INCREMENT_VAL_REG": {"description": "RTC Increment Value Control Register",
"address_offset": "0x12810",
"access": "read-write",
"size": "32",
"fields": {"NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "RTC Increment Value Control Register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_NANOSEC_FIELD_VAL_REG": {"description": "Current RTC Nanoseconds Value",
"address_offset": "0x12814",
"access": "read-only",
"size": "32",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "Current Value of the synchronized RTC nanoseconds field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_31_0_REG": {"description": "Current RTC Seconds Field Value Bits [31:0]",
"address_offset": "0x12818",
"access": "read-only",
"size": "32",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[31:0]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_47_32_REG": {"description": "Current RTC Seconds Field Value Bits [47:32]",
"address_offset": "0x1281C",
"access": "read-only",
"size": "32",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[47:32]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INTR_CLEAR_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12820",
"access": "write-only",
"size": "32",
"fields": {"CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RTC Interrupt Clear Register.
  Write ANY value to Bit[0] of this register to clear the interrupt_ptp_timer Interrupt signal. This bit always returns 0 on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_PHASE_ADJ_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12824",
"access": "read-write",
"size": "32",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "RTC Phase Adjustment Register.
  ns value relating to the phase offset for all RTC derived timing signals (clk8k).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"axi_gpio_video": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_vdma_1": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"input_from_mb_extend_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "14",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "14",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[7]": {"description": "Interrupt Vector Address Register 7",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 7 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[8]": {"description": "Interrupt Vector Address Register 8",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 8 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[9]": {"description": "Interrupt Vector Address Register 9",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 9 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[10]": {"description": "Interrupt Vector Address Register 10",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 10 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[11]": {"description": "Interrupt Vector Address Register 11",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 11 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[12]": {"description": "Interrupt Vector Address Register 12",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 12 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[13]": {"description": "Interrupt Vector Address Register 13",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 13 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
"v_tc_0": {},
"v_tc_1": {},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.729
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.787
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_gpio_video_S_AXI": {"name": "axi_gpio_video",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C0FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_0_ctrl": {"name": "v_tc_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dynclk_0_s00_axi": {"name": "axi_dynclk_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_1_ctrl": {"name": "v_tc_1",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_1_S_AXI_LITE": {"name": "axi_vdma_1",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"input_from_mb_extend_0_S00_AXI": {"name": "input_from_mb_extend_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x9FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.791
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.819
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.820
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.828
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.829
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.862
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.865
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.872
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.874
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_FREQ], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.898
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.901
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.905
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.907
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.918
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.923
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.929
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.931
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.940
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.943
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.949
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:23.951
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:25.439
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:25.449
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.238
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.243
!MESSAGE XSCT Command: [version -server], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.247
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.249
!MESSAGE XSCT Command: [version], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.252
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.259
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.271
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.274
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.326
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.330
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.349
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.350
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.425
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.429
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.447
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.450
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.513
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.516
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.535
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.537
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.598
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.600
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.707
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.709
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.715
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.719
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.729
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.769
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.794
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.797
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.858
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:26.862
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:27.260
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:27.262
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:35.162
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:35.251
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:35.307
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:35.309
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:36.606
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:36.609
!MESSAGE XSCT Command: [rst -system], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:36.820
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:36.825
!MESSAGE XSCT Command: [after 3000], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:39.853
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:39.857
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:39.988
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:39.992
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:41.388
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:41.479
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:41.998
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:42.021
!MESSAGE XSCT Command: [con], Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:42.567
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-0

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:42.582
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-67

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 01:58:42.610
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-67

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:01.664
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:02.805
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:02.811
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.076
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.079
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.080
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.081
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.082
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.089
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.090
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.115
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.116
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.123
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.123
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.143
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.144
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.150
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.151
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.171
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.172
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.178
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.179
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.201
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.201
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.221
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.222
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.224
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.238
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.246
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.267
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:04.267
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:05.159
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:05.160
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:12.246
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:12.317
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:12.338
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:12.340
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:13.695
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:13.697
!MESSAGE XSCT Command: [rst -system], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:13.818
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:13.820
!MESSAGE XSCT Command: [after 3000], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:16.825
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:16.830
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:16.900
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:16.903
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:17.978
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:17.991
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:18.365
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:18.374
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:18.951
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:18.967
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-118

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:24:18.980
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-118

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:00.548
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:01.774
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:01.784
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.330
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.334
!MESSAGE XSCT Command: [version -server], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.339
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.340
!MESSAGE XSCT Command: [version], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.342
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.343
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.351
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.352
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.376
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.377
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.384
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.385
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.417
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.428
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.429
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.454
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.463
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.464
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.490
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.491
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.521
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.522
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.524
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.555
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.582
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.583
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.736
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:02.737
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:09.547
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:09.572
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:09.584
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:09.586
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:10.184
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:10.187
!MESSAGE XSCT Command: [rst -system], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:10.373
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:10.375
!MESSAGE XSCT Command: [after 3000], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:13.381
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:13.383
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:13.769
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:13.776
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:14.867
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:14.896
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:15.189
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:15.191
!MESSAGE XSCT Command: [con], Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:15.602
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-12

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:15.615
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-153

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:25:15.623
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-153

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:02.195
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.325
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.334
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.879
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.881
!MESSAGE XSCT Command: [version -server], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.885
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.886
!MESSAGE XSCT Command: [version], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.891
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.892
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.920
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.921
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.969
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.970
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.982
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:03.983
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.011
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.011
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.018
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.018
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.045
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.045
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.059
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.059
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.082
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.083
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.108
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.109
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.111
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.148
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.172
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.172
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.206
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.206
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.533
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:04.533
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:12.268
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:12.337
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:12.360
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:12.362
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:13.050
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:13.055
!MESSAGE XSCT Command: [rst -system], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:13.352
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:13.359
!MESSAGE XSCT Command: [after 3000], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:16.371
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:16.396
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:16.963
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:16.975
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:18.460
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:18.544
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:18.909
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:18.913
!MESSAGE XSCT Command: [con], Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:19.699
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-14

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:19.727
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-196

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 02:44:19.762
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-196

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:46.247
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:47.559
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:47.564
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.159
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.165
!MESSAGE XSCT Command: [version -server], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.174
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.176
!MESSAGE XSCT Command: [version], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.180
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.182
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.199
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.201
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.264
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.266
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.283
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.285
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.331
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.333
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.351
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.353
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.397
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.399
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.414
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.416
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.456
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.458
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.511
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.512
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.516
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.551
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.564
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.566
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.605
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.607
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.981
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:48.987
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.343
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.443
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.469
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.471
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.647
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.649
!MESSAGE XSCT Command: [rst -system], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.763
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:56.765
!MESSAGE XSCT Command: [after 3000], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:59.799
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:15:59.799
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:01.929
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:01.960
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:11.234
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:11.258
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:13.444
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:13.467
!MESSAGE XSCT Command: [con], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:14.120
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:14.239
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-227

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:16:14.304
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-227

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:00.165
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:01.445
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:01.452
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.210
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.215
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.222
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.224
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.252
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.254
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.284
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.285
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.339
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.340
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.353
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.355
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.417
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.419
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.442
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.444
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.520
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.521
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.530
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.531
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.627
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.628
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.700
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.702
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.706
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.749
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.766
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.767
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.838
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:02.840
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:03.245
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:03.250
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.108
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.124
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.129
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.130
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.469
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.469
!MESSAGE XSCT Command: [rst -system], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.595
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:10.595
!MESSAGE XSCT Command: [after 3000], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:13.754
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:13.755
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:13.794
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:13.795
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:14.754
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:14.759
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:14.899
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:14.900
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:15.281
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:15.290
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-255

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:18:15.296
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-255

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:01.334
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:03.365
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:03.378
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:03.967
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:03.971
!MESSAGE XSCT Command: [version -server], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:03.995
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:03.997
!MESSAGE XSCT Command: [version], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.018
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.021
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.054
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.056
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.119
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.121
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.149
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.152
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.215
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.217
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.240
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.241
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.360
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.362
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.384
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.385
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.459
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.462
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.545
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.547
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.559
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.586
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.613
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.614
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.678
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:04.679
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:05.115
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:05.132
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:12.261
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:12.305
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:13.513
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:13.519
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:14.158
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:14.169
!MESSAGE XSCT Command: [rst -system], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:14.327
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:14.329
!MESSAGE XSCT Command: [after 3000], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:17.342
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:17.344
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:17.459
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:17.461
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:19.572
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:19.602
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:19.989
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:19.995
!MESSAGE XSCT Command: [con], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:20.783
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:20.834
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-283

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:19:20.883
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-283

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:33.114
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:34.413
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:34.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.026
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.031
!MESSAGE XSCT Command: [version -server], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.039
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.041
!MESSAGE XSCT Command: [version], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.052
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.054
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.078
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.079
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.154
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.179
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.180
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.233
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.236
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.273
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.275
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.355
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.357
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.376
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.377
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.435
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.437
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.498
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.500
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.503
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.564
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.566
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.629
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:35.632
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:36.051
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:36.053
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:43.150
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:43.226
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:43.281
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:43.283
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:44.897
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:44.899
!MESSAGE XSCT Command: [rst -system], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:45.467
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:45.480
!MESSAGE XSCT Command: [after 3000], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:48.495
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:48.507
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:48.668
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:48.670
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:50.127
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:50.139
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:50.498
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:50.500
!MESSAGE XSCT Command: [con], Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:51.124
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-26

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:51.142
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-311

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:24:51.160
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-311

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:16.291
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:17.633
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:17.645
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.247
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.252
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.261
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.262
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.277
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.279
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.303
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.305
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.374
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.376
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.394
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.395
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.471
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.472
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.490
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.492
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.544
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.546
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.559
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.560
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.625
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.626
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.691
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.693
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.696
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.730
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.749
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.750
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.821
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:18.823
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:19.022
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:19.025
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:26.001
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:26.081
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:26.102
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:26.103
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:26.633
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:26.634
!MESSAGE XSCT Command: [rst -system], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:27.714
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:27.721
!MESSAGE XSCT Command: [after 3000], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:30.729
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:30.735
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:30.846
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:30.848
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:32.813
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:32.845
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:33.212
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:33.214
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:33.912
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:33.924
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-339

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:29:33.933
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-339

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:40.446
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:41.980
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:41.993
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.241
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.246
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.261
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.264
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.275
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.277
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.305
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.307
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.407
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.409
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.429
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.431
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.503
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.507
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.523
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.524
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.591
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.593
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.626
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.627
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.727
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.728
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.828
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.830
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.838
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.879
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.897
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.898
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.958
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:43.959
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:44.505
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:44.519
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:54.478
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:54.555
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:54.583
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:54.587
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:55.170
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:55.173
!MESSAGE XSCT Command: [rst -system], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:55.840
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:55.852
!MESSAGE XSCT Command: [after 3000], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:59.548
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:59.585
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:59.823
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:34:59.852
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:02.361
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:02.388
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:02.919
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:02.920
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:04.020
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:04.086
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-371

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:35:04.167
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-371

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:06.990
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.140
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.177
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.690
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.692
!MESSAGE XSCT Command: [version -server], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.696
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.696
!MESSAGE XSCT Command: [version], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.700
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.700
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.708
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.708
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.730
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.731
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.740
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.741
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.762
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.762
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.809
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.810
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.839
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.839
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.855
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.856
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.894
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.894
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.919
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.920
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.921
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.941
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.952
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.953
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.982
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:08.983
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:09.008
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:09.009
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:15.529
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:15.553
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:15.556
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:15.557
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:15.963
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:15.964
!MESSAGE XSCT Command: [rst -system], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:16.087
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:16.088
!MESSAGE XSCT Command: [after 3000], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:19.090
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:19.091
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:19.447
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:19.449
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.393
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.405
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.523
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.524
!MESSAGE XSCT Command: [con], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.768
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.773
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-440

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:47:20.779
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-440

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:20.224
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.354
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.357
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.909
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.911
!MESSAGE XSCT Command: [version -server], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.914
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.915
!MESSAGE XSCT Command: [version], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.918
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.919
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.940
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.941
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.962
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.962
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.970
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.972
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.993
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:21.994
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.000
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.001
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.028
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.036
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.037
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.067
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.068
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.090
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.091
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.092
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.119
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.127
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.127
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.148
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.149
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.474
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:22.475
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:28.772
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:28.833
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:28.854
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:28.855
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:29.192
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:29.193
!MESSAGE XSCT Command: [rst -system], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:29.297
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:29.298
!MESSAGE XSCT Command: [after 3000], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:32.301
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:32.303
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:32.779
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:32.782
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:33.711
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:33.715
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:33.856
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:33.857
!MESSAGE XSCT Command: [con], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:34.132
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:34.138
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-468

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:49:34.158
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-468

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:32.526
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:33.702
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:33.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.284
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.286
!MESSAGE XSCT Command: [version -server], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.290
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.291
!MESSAGE XSCT Command: [version], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.292
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.292
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.300
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.301
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.323
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.324
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.332
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.333
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.355
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.356
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.363
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.364
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.386
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.386
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.394
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.394
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.419
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.419
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.442
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.442
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.444
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.462
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.469
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.470
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.491
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.491
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.644
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:34.645
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:40.882
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:40.908
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:40.915
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:40.916
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:41.620
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:41.621
!MESSAGE XSCT Command: [rst -system], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:41.725
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:41.727
!MESSAGE XSCT Command: [after 3000], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:44.730
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:44.731
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:44.771
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:44.772
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:45.707
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:45.715
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:45.869
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:45.870
!MESSAGE XSCT Command: [con], Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:46.139
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-38

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:46.146
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-514

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:50:46.150
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-514

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:03.454
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:04.580
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:04.583
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.123
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.126
!MESSAGE XSCT Command: [version -server], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.129
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.130
!MESSAGE XSCT Command: [version], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.131
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.132
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.138
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.139
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.160
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.161
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.168
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.169
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.191
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.192
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.199
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.199
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.219
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.220
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.227
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.227
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.248
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.248
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.269
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.270
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.271
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.299
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.309
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.309
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.345
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.346
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.617
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:05.619
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:11.881
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:11.917
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:11.934
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:11.935
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:12.569
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:12.569
!MESSAGE XSCT Command: [rst -system], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:12.673
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:12.674
!MESSAGE XSCT Command: [after 3000], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:15.676
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:15.677
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:16.025
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:16.029
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:16.981
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:16.987
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:17.118
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:17.119
!MESSAGE XSCT Command: [con], Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:17.351
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-39

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:17.356
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-542

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 04:56:17.360
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-542

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:54.335
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:55.618
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:55.641
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.261
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.268
!MESSAGE XSCT Command: [version -server], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.276
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.278
!MESSAGE XSCT Command: [version], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.281
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.283
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.304
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.306
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.375
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.377
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.391
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.393
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.461
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.462
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.477
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.478
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.537
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.539
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.555
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.631
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.631
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.690
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.691
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.694
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.749
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.762
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.762
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.832
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:56.834
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:57.284
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:01:57.286
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:07.695
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:07.813
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:09.887
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:09.900
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:13.340
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:13.343
!MESSAGE XSCT Command: [rst -system], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:14.257
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:14.261
!MESSAGE XSCT Command: [after 3000], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:17.288
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:17.296
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:20.319
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:20.322
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:22.935
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:22.948
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:23.361
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:23.363
!MESSAGE XSCT Command: [con], Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:24.090
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-43

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:24.106
!MESSAGE XSCT Command: [disconnect tcfchan#15], Thread: Thread-574

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:02:26.264
!MESSAGE XSCT command with result: [disconnect tcfchan#15], Result: [null, ]. Thread: Thread-574

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:31.991
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:33.395
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:33.408
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:34.982
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:34.992
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.016
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.017
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.111
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.113
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.270
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.272
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.495
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.508
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.544
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.544
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.703
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.827
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.847
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:35.849
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.043
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.044
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.125
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.126
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.329
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.331
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.511
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.513
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.695
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.727
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.845
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:36.846
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:37.000
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:37.001
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:37.590
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:37.615
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:55.069
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:55.134
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:55.173
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:55.175
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:57.977
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:06:57.979
!MESSAGE XSCT Command: [rst -system], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:01.086
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:01.099
!MESSAGE XSCT Command: [after 3000], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:04.500
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:04.519
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:04.674
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:04.675
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:07.927
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:07.950
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:08.343
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:08.344
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:09.054
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:09.087
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-602

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:07:09.117
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-602

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:57.231
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:58.522
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:58.525
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.061
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.064
!MESSAGE XSCT Command: [version -server], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.068
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.069
!MESSAGE XSCT Command: [version], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.070
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.070
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.077
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.078
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.099
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.100
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.115
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.116
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.139
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.140
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.150
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.151
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.172
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.173
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.180
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.180
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.201
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.201
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.225
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.226
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.227
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.259
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.266
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.267
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.289
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.290
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.617
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:24:59.618
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:10.004
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:10.085
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:10.230
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:10.233
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:26.360
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:26.379
!MESSAGE XSCT Command: [rst -system], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:26.591
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:26.600
!MESSAGE XSCT Command: [after 3000], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:29.664
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:29.675
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:29.913
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:29.930
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:34.705
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:34.740
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:37.114
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:37.151
!MESSAGE XSCT Command: [con], Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:38.668
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-40

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:38.991
!MESSAGE XSCT Command: [disconnect tcfchan#17], Thread: Thread-630

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:25:39.042
!MESSAGE XSCT command with result: [disconnect tcfchan#17], Result: [null, ]. Thread: Thread-630

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:51.404
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:52.812
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:52.819
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.401
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.405
!MESSAGE XSCT Command: [version -server], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.408
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.409
!MESSAGE XSCT Command: [version], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.410
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.411
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.426
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.427
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.454
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.467
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.467
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.488
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.489
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.496
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.496
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.526
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.526
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.535
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.535
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.559
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.560
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.582
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.583
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.585
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.601
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.610
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.610
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.633
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.635
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.793
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:27:53.794
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:03.632
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:03.756
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:03.791
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:03.793
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:07.371
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:07.375
!MESSAGE XSCT Command: [rst -system], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:07.603
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:07.618
!MESSAGE XSCT Command: [after 3000], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:10.689
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:10.706
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:10.968
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:10.974
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:13.213
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:13.232
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:14.063
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:14.074
!MESSAGE XSCT Command: [con], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:15.458
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:15.589
!MESSAGE XSCT Command: [disconnect tcfchan#18], Thread: Thread-658

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:28:16.808
!MESSAGE XSCT command with result: [disconnect tcfchan#18], Result: [null, ]. Thread: Thread-658

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:33.513
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:34.657
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#19]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:34.659
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.206
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.209
!MESSAGE XSCT Command: [version -server], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.212
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.212
!MESSAGE XSCT Command: [version], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.213
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.214
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.223
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.224
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.245
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.245
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.253
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.253
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.274
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.275
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.281
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.282
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.307
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.308
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.314
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.315
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.335
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.336
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.357
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.357
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.358
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.386
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.393
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.394
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.415
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.416
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.574
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:35.575
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:41.949
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:41.980
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:42.007
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:42.008
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:42.343
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:42.344
!MESSAGE XSCT Command: [rst -system], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:42.450
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:42.451
!MESSAGE XSCT Command: [after 3000], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:45.452
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:45.453
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:45.799
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:45.801
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:46.768
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:46.774
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:46.911
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:46.911
!MESSAGE XSCT Command: [con], Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:47.140
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-53

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:47.145
!MESSAGE XSCT Command: [disconnect tcfchan#19], Thread: Thread-686

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:29:47.148
!MESSAGE XSCT command with result: [disconnect tcfchan#19], Result: [null, ]. Thread: Thread-686

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:19.073
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:20.402
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#20]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:20.415
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.036
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.038
!MESSAGE XSCT Command: [version -server], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.062
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.063
!MESSAGE XSCT Command: [version], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.067
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.068
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.096
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.097
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.193
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.194
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.212
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.214
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.299
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.301
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.315
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.317
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.404
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.405
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.425
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.427
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.506
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.507
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.570
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.572
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.574
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.605
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.626
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.628
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.723
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:21.725
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:22.155
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:22.174
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:30.284
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:30.395
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:30.487
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:30.489
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:31.481
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:31.484
!MESSAGE XSCT Command: [rst -system], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:31.655
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:31.656
!MESSAGE XSCT Command: [after 3000], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:34.659
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:34.660
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:34.817
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:34.818
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:36.610
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:36.649
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:37.113
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:37.122
!MESSAGE XSCT Command: [con], Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:37.886
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-51

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:37.905
!MESSAGE XSCT Command: [disconnect tcfchan#20], Thread: Thread-714

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 05:30:37.923
!MESSAGE XSCT command with result: [disconnect tcfchan#20], Result: [null, ]. Thread: Thread-714

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:40.159
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:41.642
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#21]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:41.653
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.446
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.456
!MESSAGE XSCT Command: [version -server], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.526
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.528
!MESSAGE XSCT Command: [version], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.594
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.598
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.644
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.645
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.734
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.736
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.802
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.804
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.884
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.886
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.917
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.918
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.996
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:42.998
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.179
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.181
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.274
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.275
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.344
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.346
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.348
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.393
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.416
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.418
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.492
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.493
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.967
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:43.975
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:52.571
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:52.712
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:53.051
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:53.082
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:57.668
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:57.678
!MESSAGE XSCT Command: [rst -system], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:59.634
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:35:59.641
!MESSAGE XSCT Command: [after 3000], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:02.822
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:02.835
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:04.841
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:04.872
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:09.585
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:09.609
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:10.162
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:10.164
!MESSAGE XSCT Command: [con], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:11.068
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:11.092
!MESSAGE XSCT Command: [disconnect tcfchan#21], Thread: Thread-746

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:36:11.113
!MESSAGE XSCT command with result: [disconnect tcfchan#21], Result: [null, ]. Thread: Thread-746

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:16.755
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.153
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#22]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.182
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.919
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.927
!MESSAGE XSCT Command: [version -server], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.942
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.944
!MESSAGE XSCT Command: [version], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.952
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.954
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.975
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:18.977
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.106
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.108
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.138
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.140
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.215
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.216
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.246
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.247
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.410
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.412
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.446
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.447
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.548
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.550
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.686
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.687
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:19.713
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:20.316
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:20.367
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:20.385
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:20.594
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:20.596
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:21.207
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:21.229
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:29.027
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:29.093
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:29.107
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:29.116
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:29.910
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:29.912
!MESSAGE XSCT Command: [rst -system], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:30.616
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:30.625
!MESSAGE XSCT Command: [after 3000], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:33.632
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:33.640
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:33.839
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:33.841
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:35.412
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:35.417
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:36.011
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:36.012
!MESSAGE XSCT Command: [con], Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:36.784
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-46

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:36.812
!MESSAGE XSCT Command: [disconnect tcfchan#22], Thread: Thread-777

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-27 06:37:36.842
!MESSAGE XSCT command with result: [disconnect tcfchan#22], Result: [null, ]. Thread: Thread-777
!SESSION 2019-03-28 05:48:13.732 -----------------------------------------------
eclipse.buildId=2018.2
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=en_CA
Command-line arguments:  -os win32 -ws win32 -arch x86_64 -data G:/ECE532/initial_demo/initial_demo.sdk

!ENTRY org.eclipse.ui 2 0 2019-03-28 05:48:16.694
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-28 05:48:16.694
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2019-03-28 05:48:17.382
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2019-03-28 05:48:17.382
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:29.109
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:29.109
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:29.340
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:29.342
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:29.419
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:29.454
!MESSAGE XSCT Command: [setws G:/ECE532/initial_demo/initial_demo.sdk], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:31.307
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:31.308
!MESSAGE XSCT command with result: [setws G:/ECE532/initial_demo/initial_demo.sdk], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:31.308
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_2/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:31.814
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_2/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:34.364
!MESSAGE XSCT Command: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 05:48:34.759
!MESSAGE XSCT command with result: [::hsi::utils::openhw G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:34.905
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:34.910
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"device": "7a200t",
"family": "artix7",
"timestamp": "Wed Mar 13 01:21:48 2019",
"vivado_version": "2018.2",
"part": "xc7a200tsbg484-1",
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:34.912
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:34.925
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"axi_dynclk_0": {"hier_name": "axi_dynclk_0",
"type": "axi_dynclk",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_fifo_mm_s_0": {"hier_name": "axi_fifo_mm_s_0",
"type": "axi_fifo_mm_s",
"version": "4.1",
"ip_type": "PERIPHERAL",
},
"axi_gpio_video": {"hier_name": "axi_gpio_video",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_0": {"hier_name": "axi_uartlite_0",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uartlite_1": {"hier_name": "axi_uartlite_1",
"type": "axi_uartlite",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_1": {"hier_name": "axi_vdma_1",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_dwidth_converter_0": {"hier_name": "axis_dwidth_converter_0",
"type": "axis_dwidth_converter",
"version": "1.1",
"ip_type": "BUS",
},
"clk_wiz_0": {"hier_name": "clk_wiz_0",
"type": "clk_wiz",
"version": "6.0",
"ip_type": "PERIPHERAL",
},
"det_color_cord_0": {"hier_name": "det_color_cord_0",
"type": "det_color_cord",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"dvi2rgb_0": {"hier_name": "dvi2rgb_0",
"type": "dvi2rgb",
"version": "1.7",
"ip_type": "PERIPHERAL",
},
"input_from_mb_extend_0": {"hier_name": "input_from_mb_extend_0",
"type": "input_from_mb_extended",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "10.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"mig_7series_0": {"hier_name": "mig_7series_0",
"type": "mig_7series",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"rgb2dvi_0": {"hier_name": "rgb2dvi_0",
"type": "rgb2dvi",
"version": "1.3",
"ip_type": "PERIPHERAL",
},
"rst_clk_wiz_0_100M": {"hier_name": "rst_clk_wiz_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_100M": {"hier_name": "rst_mig_7series_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_mig_7series_0_pxl": {"hier_name": "rst_mig_7series_0_pxl",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"v_tc_1": {"hier_name": "v_tc_1",
"type": "v_tc",
"version": "6.1",
"ip_type": "PERIPHERAL",
},
"v_vid_in_axi4s_0": {"hier_name": "v_vid_in_axi4s_0",
"type": "v_vid_in_axi4s",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:36.836
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:36.849
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:36.852
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.267
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_dynclk_0": {},
"axi_ethernet_0": {"RESET_AND_ADDRESS_FILTER_REG": {"description": "Reset and Address Filter Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MCSTREJ": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Multicast Destination Address.
  0  Accept receive multicast destination address Ethernet frames that meet address filtering specified in FMI register and/or the multicast address table.
  1  Reject all receive multicast destination address Ethernet frames regardless of FMI register and multicast address table.For each I/O bit programmed as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BCSTREJ": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Broadcast Destination Address.
  0  Accept receive broadcast destination address Ethernet frames.
  1  Reject all receive broadcast destination address Ethernet frames. This is the only method available for blocking broadcast Ethernet frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVTAGMODE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Tag Mode.
  00  No VLAN tags are added to transmit frames.
  01  VLAN tags are added to all transmit frames.
  10  VLAN tags are added to all transmit frames that already have a VLAN tag.
  11  VLAN tags are added to select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVTAGMODE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Tag Mode.
  00  No VLAN tags are added to receive frames.
  01  VLAN tags are added to all receive frames.
  10  VLAN tags are added to all receive frames that already have a VLAN tag.
  11  VLAN tags are added to select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVSTRPMODE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Strip Mode.
  00  No VLAN tags are stripped to transmit frames.
  01  One VLAN tag is stripped from all transmit frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVSTRPMODE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Strip Mode.
  00  No VLAN tags are stripped to receive frames.
  01  One VLAN tag is stripped from all receive frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"NEWFNCENBL": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "New Functions Enable.
  0  Disable new functions.
  1  Enable new functions if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EMULTIFLTRENBL": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Enhanced Multicast Filter Enable.
  0  Disable enhanced multicast address filtering mode.
  1  Enable enhanced multicast address filtering mode if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXBADFRMEN": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Bad Frame Enable.
  0  Normal operation, bad frames are rejected.
  1  Bad frames are accepted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_PAUSE_FRAME_REG": {"description": "Transmit Pause Frame Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TPFV": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Transmit Pause Frame Value.
  These bits denote the value of the transmit pause frame pause time in units of 512 bit times. If enabled by the FCC register, writing a value into this register initiates the transmission of a single pause frame with the pause value defined in this field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_IFG_ADJUST_REG": {"description": "Transmit Inter Frame Gap Adjustment Register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"fields": {"IFGP0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Transmit Inter Frame Gap Adjustment Value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_STATUS_REG": {"description": "Interrupt Status Register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Serial Transceiver Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_PENDING_REG": {"description": "Interrupt Pending Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_ENABLE_REG": {"description": "Interrupt Enable Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_VLAN_TAG_REG": {"description": "Transmit VLAN Tag Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVE_VLAN_TAG_REG": {"description": "Receive VLAN Tag Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_LOWER_REG": {"description": "Unicast Address Word Lower Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_UPPER_REG": {"description": "Unicast Address Word Upper Register",
"address_offset": "0x24",
"access": "read-write",
"size": "32",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD0_REG": {"description": "VLAN TPID Word 0 Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"TPID0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 0.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 1.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD1_REG": {"description": "VLAN TPID Word 1 Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"TPID2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 2.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 3.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PCS_PMA_TEMAC_STATUS_REG": {"description": "PCS PMA TEMAC Status Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"LINKSTATUS": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Link Status.
  0  No Link.
  1  Link is up.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LINKSYNC": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Link Synchronization.
  0  Synchronization failed.
  1  Synchronization obtained.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_C": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/C/).
  0  /C/ ordered sets(AN Configuration sequences) not there.
  1  Receiving /C/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_I": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/I/).
  0  /I/ ordered sets(Idles) not there.
  1  Receiving /I/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_INVLD": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/INVALID/).
  0  No invalid data.
  1  Receiving invalid data while receiving/C/ or/I/ ordered set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDISPERR": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Disparity Error.
  0  No running disparity error.
  1  Receiving running disparity error during the 8B/10B decoding function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXNOTINTABLE": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Not In Table.
  0  No receive not in table error.
  1  Receiving code group which is not recognized from the 8B/10B coding tables.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYLINKSTATUS": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Link Status (SGMII only).   0  Indicates that it has not linked with its link partner.   1  Indicates that the PHY has obtained a link with its link partner. When operating in 1000BASE-X mode this bit remains Low and should be ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLTENC": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "Remote Fault Encoding (1000BASE-X only).   00  No error, link OK.   01 - Offline.   10 - Link failure.   11 - Auto-Negotiation error. This signal has no significance when the core is in SGMII mode with PHY side implementation and indicates 00.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPEED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. The signal encoding is:   11 - Reserved.   10 - 1000 Mb/s.   01 - 100 Mb/s.   00  10 Mb/s.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DUPLEX": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the Duplex mode negotiated with the link partner.
  1 - Full-Duplex.
  0 - Half-Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLT": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Remote Fault (1000BASE-X only)
  1 - Remote fault is detected.
  0 - No remote fault.
This signal has no significance in SGMII PHY mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_0_REG": {"description": "Received Bytes Counter Word 0",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_1_REG": {"description": "Received Bytes Counter Word 1",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_0_REG": {"description": "Transmitted Bytes Counter Word 0",
"address_offset": "0x208",
"access": "read-only",
"size": "32",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_1_REG": {"description": "Transmitted Bytes Counter Word 1",
"address_offset": "0x20C",
"access": "read-only",
"size": "32",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "Undersize Frames Counter Word 0",
"address_offset": "0x210",
"access": "read-only",
"size": "32",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "Undersize Frames Counter Word 1",
"address_offset": "0x214",
"access": "read-only",
"size": "32",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_0_REG": {"description": "Fragment Frames Counter Word 0",
"address_offset": "0x218",
"access": "read-only",
"size": "32",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_1_REG": {"description": "Fragment Frames Counter Word 1",
"address_offset": "0x21C",
"access": "read-only",
"size": "32",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 64-Byte Frames Counter Word 0",
"address_offset": "0x220",
"access": "read-only",
"size": "32",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 64-Byte Frames Counter Word 1",
"address_offset": "0x224",
"access": "read-only",
"size": "32",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x228",
"access": "read-only",
"size": "32",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x22C",
"access": "read-only",
"size": "32",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x230",
"access": "read-only",
"size": "32",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x234",
"access": "read-only",
"size": "32",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x238",
"access": "read-only",
"size": "32",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x23C",
"access": "read-only",
"size": "32",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x240",
"access": "read-only",
"size": "32",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x244",
"access": "read-only",
"size": "32",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x248",
"access": "read-only",
"size": "32",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x24C",
"access": "read-only",
"size": "32",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Oversize Frames Counter Word 0",
"address_offset": "0x250",
"access": "read-only",
"size": "32",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Oversize Frames Counter Word 1",
"address_offset": "0x254",
"access": "read-only",
"size": "32",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 64-Byte Frames Counter Word 0",
"address_offset": "0x258",
"access": "read-only",
"size": "32",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 64-Byte Frames Counter Word 1",
"address_offset": "0x25C",
"access": "read-only",
"size": "32",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x260",
"access": "read-only",
"size": "32",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x264",
"access": "read-only",
"size": "32",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x268",
"access": "read-only",
"size": "32",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x26C",
"access": "read-only",
"size": "32",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x270",
"access": "read-only",
"size": "32",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x274",
"access": "read-only",
"size": "32",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x278",
"access": "read-only",
"size": "32",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x27C",
"access": "read-only",
"size": "32",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x280",
"access": "read-only",
"size": "32",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x284",
"access": "read-only",
"size": "32",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Oversize Frames Counter Word 0",
"address_offset": "0x288",
"access": "read-only",
"size": "32",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Oversize Frames Counter Word 1",
"address_offset": "0x28C",
"access": "read-only",
"size": "32",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Frames Counter Word 0",
"address_offset": "0x290",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Frames Counter Word 1",
"address_offset": "0x294",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0_REG": {"description": "RX Frame Check Sequence Errors Counter Word 0",
"address_offset": "0x298",
"access": "read-only",
"size": "32",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1_REG": {"description": "RX Frame Check Sequence Errors Counter Word 1",
"address_offset": "0x29C",
"access": "read-only",
"size": "32",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2A0",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2A4",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Multicast Frames Counter Word 0",
"address_offset": "0x2A8",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Multicast Frames Counter Word 1",
"address_offset": "0x2AC",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Control Frames Counter Word 0",
"address_offset": "0x2B0",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Control Frames Counter Word 1",
"address_offset": "0x2B4",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 0",
"address_offset": "0x2B8",
"access": "read-only",
"size": "32",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 1",
"address_offset": "0x2BC",
"access": "read-only",
"size": "32",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 0",
"address_offset": "0x2C0",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 1",
"address_offset": "0x2C4",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Pause Frames Counter Word 0",
"address_offset": "0x2C8",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Pause Frames Counter Word 1",
"address_offset": "0x2CC",
"access": "read-only",
"size": "32",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Bad Opcode Frames Counter Word 0",
"address_offset": "0x2D0",
"access": "read-only",
"size": "32",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Bad Opcode Frames Counter Word 1",
"address_offset": "0x2D4",
"access": "read-only",
"size": "32",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Frames Counter Word 0",
"address_offset": "0x2D8",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Frames Counter Word 1",
"address_offset": "0x2DC",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2E0",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2E4",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Multicast Frames Counter Word 0",
"address_offset": "0x2E8",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Multicast Frames Counter Word 1",
"address_offset": "0x2EC",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_0_REG": {"description": "TX Underrun Errors Counter Word 0",
"address_offset": "0x2F0",
"access": "read-only",
"size": "32",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_1_REG": {"description": "TX Underrun Errors Counter Word 1",
"address_offset": "0x2F4",
"access": "read-only",
"size": "32",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Control Frames Counter Word 0",
"address_offset": "0x2F8",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Control Frames Counter Word 1",
"address_offset": "0x2FC",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good VLAN Frames Counter Word 0",
"address_offset": "0x300",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good VLAN Frames Counter Word 1",
"address_offset": "0x304",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Pause Frames Counter Word 0",
"address_offset": "0x308",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Pause Frames Counter Word 1",
"address_offset": "0x30C",
"access": "read-only",
"size": "32",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Single Collision Frames Counter Word 0",
"address_offset": "0x310",
"access": "read-only",
"size": "32",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Single Collision Frames Counter Word 1",
"address_offset": "0x314",
"access": "read-only",
"size": "32",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Multiple Collision Frames Counter Word 0",
"address_offset": "0x318",
"access": "read-only",
"size": "32",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Multiple Collision Frames Counter Word 1",
"address_offset": "0x31C",
"access": "read-only",
"size": "32",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Deferred Frames Counter Word 0",
"address_offset": "0x320",
"access": "read-only",
"size": "32",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Deferred Frames Counter Word 1",
"address_offset": "0x324",
"access": "read-only",
"size": "32",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_0_REG": {"description": "TX Late Collision Counter Word 0",
"address_offset": "0x328",
"access": "read-only",
"size": "32",
"fields": {"TX_LATE_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_1_REG": {"description": "TX Late Collision Counter Word 1",
"address_offset": "0x32C",
"access": "read-only",
"size": "32",
"fields": {"TX_LATE_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_0_REG": {"description": "TX Excess Collision Counter Word 0",
"address_offset": "0x330",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_1_REG": {"description": "TX Excess Collision Counter Word 1",
"address_offset": "0x334",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_0_REG": {"description": "TX Excess Deferral Counter Word 0",
"address_offset": "0x338",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_1_REG": {"description": "TX Excess Deferral Counter Word 1",
"address_offset": "0x33C",
"access": "read-only",
"size": "32",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_0_REG": {"description": "RX Alignment Errors Counter Word 0",
"address_offset": "0x340",
"access": "read-only",
"size": "32",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_1_REG": {"description": "RX Alignment Errors Counter Word 1",
"address_offset": "0x344",
"access": "read-only",
"size": "32",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "TX PFC Frames Counter Word 0",
"address_offset": "0x348",
"access": "read-only",
"size": "32",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "TX PFC Frames Counter Word 1",
"address_offset": "0x34C",
"access": "read-only",
"size": "32",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "RX PFC Frames Counter Word 0",
"address_offset": "0x350",
"access": "read-only",
"size": "32",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "RX PFC Frames Counter Word 1",
"address_offset": "0x354",
"access": "read-only",
"size": "32",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_0_REG": {"description": "Pause frame MAC Source Address[31:0]",
"address_offset": "0x400",
"access": "read-write",
"size": "32",
"fields": {"RX_CONF_WORD_0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Pause frame MAC Source Address[31:0].
  The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_1_REG": {"description": "Receiver Configuration Word 1",
"address_offset": "0x404",
"access": "read-write",
"size": "32",
"fields": {"PAUSE_FRM_MAC_SA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause frame MAC Source Address[47:32].
  Refer the RX_CONF_WORD_0 register description.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTL_FRM_LEN_CHK_DISABLE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Control Frame Length Check Disable.
  When this bit is set to 1, the core does not mark control frames as bad if they are greater than the minimum frame length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LT_ERR_CHK_DISABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Length/Type Error Check Disable.
  1 - Core does not perform the length/type field error checks.
  0 - Core performs the length/type field error checks. Normal operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, VLAN tagged frames are accepted by the receiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Enable.
  If set to 1, the receiver block is operational. If set to 0, the block ignores activity on the physical interface RX port.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC receiver passes the FCS field up to the client.
  0 - Client is not passed to the FCS.
In both cases, the FCS is verified on the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC receiver accepts frames over the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only accepts frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the receiver is reset. The bit then automatically reverts to 0. This reset also sets all of the receiver configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_CONF_WORD_0_REG": {"description": "Transmitter Configuration Word",
"address_offset": "0x408",
"access": "read-write",
"size": "32",
"fields": {"IFG_ADJUST_ENABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Interframe Gap Adjust Enable.
  If 1, the transmitter reads the value on the port tx_ifg_delay at the start of frame transmission and adjusts the interframe gap following the frame accordingly. If 0, the transmitter outputs a minimum interframe gap of at least twelve clock cycles, as specified in IEEE 802.3-2008.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, the transmitter recognizes the transmission of VLAN tagged frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Enable.
  1 - Transmitter is operational.
  0 - Transmitter is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC transmitter expects the FCS field to be passed in by the client.
  0 - MAC transmitter appends padding as required, computes the FCS and appends it to the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC transmitter sends frames that are greater than the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only sends frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the transmitter is reset. The bit then automatically reverts to 0. This reset also sets all of the transmitter configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FLOW_CONTROL_CONF_WORD_REG": {"description": "Flow Control Configuration Word",
"address_offset": "0x40C",
"access": "read-write",
"size": "32",
"fields": {"RX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 0 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 0 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p0_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 1 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 1 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p1_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 2 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 2 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p2_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 3 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 3 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p3_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 4 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 4 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p4_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 5 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 5 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p5_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 6 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 6 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p6_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 7 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 7 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p7_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 0 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p0_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 1 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p1_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 2 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p2_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 3 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p3_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 4 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p4_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 5 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p5_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 6 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p6_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 7 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p7_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_AUTO_XON": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "TX Auto XON.
  Only present when the core has been generated with PFC support  this bit defaults to 0 if PFC is not supported. Send a flow control or PFC frame with the relevant quanta set to zero (XON frame) when the relevant, enabled pause request is dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_RX": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (RX).
  Only present when the core has been generated with PFC support. When this bit is 1, received PFC frames assert the relevant, enabled RX PFC tvalid outputs as described in Receiving a PFC Frame. When this bit is 0, received PFC frames are ignored and passed to the client. This mode should not be enabled at the same time as Flow Control (RX) (Bit[29]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_TX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (TX).
  Only present when the core has been generated with PFC support. When this bit is 1, asserting an enabled TX PFC tvalid signal results in a PFC frame being sent from the transmitter. When this bit is 0,the TX PFC tvalid inputs are ignored. This mode should not be enabled at the same time as Flow Control (TX) (Bit[30]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_RX": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (RX).
  When this bit is 1, received flow control frames inhibit the transmitter operation as described in Receiving a Pause Frame. When this bit is 0, received flow control frames are always passed up to the client. This mode should not be enabled at the same time as PFC (Bit[25]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_TX": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (TX).
  When this bit is 1, asserting the pause_req signal sends a flow control frame out from the transmitter as described in Transmitting a Pause Control Frame. When this bit is 0, asserting the pause_req signal has no effect. This mode should not be enabled at the same time as PFC (Bit[26]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MAC_SPEED_CONF_WORD_REG": {"description": "MAC Speed Configuration Word",
"address_offset": "0x410",
"access": "read-write",
"size": "32",
"fields": {"MAC_SPEED_CONF": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "2",
"desc": "MAC Speed Configuration.
  00 - 10 Mb/s
  01 - 100 Mb/s
  10 - 1 Gb/s
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_MAC_FRAME_CONF_WORD_REG": {"description": "RX Max Frame Configuration Word",
"address_offset": "0x414",
"access": "read-write",
"size": "32",
"fields": {"RX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "RX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "RX Max Frame Enable.
  When Low, the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High, the MAC allows frames up to RX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MAC_FRAME_CONF_WORD_REG": {"description": "TX Max Frame Configuration Word",
"address_offset": "0x418",
"access": "read-write",
"size": "32",
"fields": {"TX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "TX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "TX Max Frame Enable.
  When Low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High the MAC allows frames up to TX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_TIMESTAMP_ADJUST_CONTROL_REG": {"description": "Transmitter Timestamp Adjust Control Register",
"address_offset": "0x41C",
"access": "read-write",
"size": "32",
"fields": {"TX_LATENCY_ADJUST": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TX latency adjust value.
  In ToD mode: This value is in units of nanoseconds and is initialized to reflect the delay following the timestamping position through the MAC, 1000BASE-X FPGA logic, and GTX transceiver components.
  In Correction Field Format: The default value is 387ns decimal value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_TS_CORRECTION_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Transmitter Timestamp Correction Enable.
  0 - Transmitter timestamp is not adjusted.
  1 - Transmitter timestamp is adjusted by the TX latency adjust value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_0_QUANTA_REFRESH_REG": {"description": "Priority 0 Quanta/Refresh Register",
"address_offset": "0x480",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 value.
  This register is only present when PFC is enabled at core customization time. When enabled, this register sets the quanta value to be inserted in the PFC frame for this priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 refresh value.
  This register is only present when PFC is enabled at the core customization time. When enabled, this register controls how frequently a PF quanta is refreshed by the transmission of a new PFC frame. When a refresh occurs, all currently active (TX PFC tvalid is High and enabled) priorities are refreshed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_1_QUANTA_REFRESH_REG": {"description": "Priority 1 Quanta/Refresh Register",
"address_offset": "0x484",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_2_QUANTA_REFRESH_REG": {"description": "Priority 2 Quanta/Refresh Register",
"address_offset": "0x488",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_3_QUANTA_REFRESH_REG": {"description": "Priority 3 Quanta/Refresh Register",
"address_offset": "0x48C",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_4_QUANTA_REFRESH_REG": {"description": "Priority 4 Quanta/Refresh Register",
"address_offset": "0x490",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_5_QUANTA_REFRESH_REG": {"description": "Priority 5 Quanta/Refresh Register",
"address_offset": "0x494",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_6_QUANTA_REFRESH_REG": {"description": "Priority 6 Quanta/Refresh Register",
"address_offset": "0x498",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta value 6.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 6 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_7_QUANTA_REFRESH_REG": {"description": "Priority 7 Quanta/Refresh Register",
"address_offset": "0x49C",
"access": "read-write",
"size": "32",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LEGACY_PAUSE_REFRESH_REG": {"description": "Legacy Pause Refresh Register",
"address_offset": "0x4A0",
"access": "read-write",
"size": "32",
"fields": {"PAUSE_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta refresh value.
  This register is only present when PFC is enabled at the core customization time. When PFC is supported, the 802.3 pause request can also support XON/XOFF Extended Functionality. This controls the frequency of the automatic pause refresh.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ID_REG": {"description": "ID Register",
"address_offset": "0x4F8",
"access": "read-only",
"size": "32",
"fields": {"PATCH_LEVEL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Patch Level.
  0 - No patch.
  1 - Rev1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MINOR_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MAJOR_REV": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ABILITY_REG": {"description": "Ability Register",
"address_offset": "0x4FC",
"access": "read-only",
"size": "32",
"fields": {"10M_ABILITY": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "10M Ability.
  If set, the core is 10M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"100M_ABILITY": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "100M Ability.
  If set, the core is 100M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"1G_ABILITY": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1G Ability.
  If set, the core is 1G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"2G5_ABILITY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "2.5G Ability.
  If set, the core is 2.5G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STATISTICS_COUNTERS_AVAILABLE": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Statistics Counters available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX_CAPABLE": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Half duplex capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FRAME_FILTER_AVAILABLE": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Frame filter available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_SUPPORT": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "PFC Support.
  This bit indicates that the core has been generated with PFC support.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_SETUP_WORD_REG": {"description": "MDIO Setup Word",
"address_offset": "0x500",
"access": "read-write",
"size": "32",
"fields": {"CLOCK_DIVIDE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clock Divide.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Enable.   1 - MDIO interface can be used to access attached PHY devices.    0 - MDIO interface is disabled and the MDIO signals remain inactive.  A write to this bit only takes effect if Clock Divide is set to a nonzero value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_CONTROL_WORD_REG": {"description": "MDIO Control Word",
"address_offset": "0x504",
"access": "",
"size": "32",
"fields": {"MDIO_READY": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO ready.
  When set the MDIO is enabled and ready for a new transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INITIATE": {"access": "write-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Initiate.
  Writing a 1 to this bit starts an MDIO transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_OP": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "TX_OP.
  01 - Write Access.
  10 - Read Access.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_REGAD": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "TX_REGAD.
  This controls the register address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PHYAD": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "TX_PHYAD.
  This controls the PHY address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_WRITE_DATA_REG": {"description": "MDIO Write Data",
"address_offset": "0x508",
"access": "read-write",
"size": "32",
"fields": {"MDIO WRITE_DATA": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Write Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_READ_DATA_REG": {"description": "MDIO Read Data",
"address_offset": "0x50C",
"access": "read-only",
"size": "32",
"fields": {"MDIO READ_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO Read Data.
  Valid when MDIO ready is sampled High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_READY": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Ready.
  This is a copy of Bit[7] of the MDIO Control Word.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_STATUS_REG": {"description": "Indicates the status of an interrupt.",
"address_offset": "0x600",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_PENDING_REG": {"description": "Indicates the pending status of an interrupt",
"address_offset": "0x610",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_ENABLE_REG": {"description": "Indicates the enable state of an interrupt. Writing a 1 to any bit enables that particular interrupt.",
"address_offset": "0x620",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_CLEAR_REG": {"description": "Writing a 1 to any bit of this register clears that particular interrupt.",
"address_offset": "0x630",
"access": "read-only",
"size": "32",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_0_REG": {"description": "Frame filter unicast address[31:0]",
"address_offset": "0x700",
"access": "read-write",
"size": "32",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Frame filter unicast address[31:0].
  This address is used by the MAC to match against the destination address of any incoming frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_1_REG": {"description": "Frame filter unicast address[47:32]",
"address_offset": "0x704",
"access": "read-write",
"size": "32",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Frame filter unicast address[47:32].
  See description for UNICAST_ADDRESS_WORD_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_CONTROL_REG": {"description": "Frame Filter Control",
"address_offset": "0x708",
"access": "read-write",
"size": "32",
"fields": {"FILTER_INDEX": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Filter Index.
  All frame filters are mapped to the same location with the filter index and AVB Select specifying which physical filter is to be accessed. When an AVB filter (bit[8] of the register) is being selected only indexes of 0-2 are allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AVB_SELECT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "AVB Select.
  If the AVB Endpoint is present this is used to indicate that the filter to be selected is one of the three dedicated filters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PROMISCUOUS_MODE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Promiscuous Mode.
  If this bit is set to 1, the frame filter is set to operate in promiscuous mode. All frames are passed to the receiver client regardless of the destination address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_ENABLE_REG": {"description": "Frame Filter Enable",
"address_offset": "0x70C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Filter Enable.
  This enable relates to the physical frame filter pointed to by the Filter index and take the value of AVB Select into account. If clear, the filter passes all packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Value",
"address_offset": "0x710",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  All filter value registers have the same format. The lower 31 bits of filter value, at address 0x710, relating to the filter at physical Frame Filter index, that is to be written to the address table. The value is ordered so that the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Filter Value[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Value",
"address_offset": "0x714",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Value",
"address_offset": "0x718",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Value",
"address_offset": "0x71C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Value",
"address_offset": "0x720",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Value",
"address_offset": "0x724",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Value",
"address_offset": "0x728",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Value",
"address_offset": "0x72C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Value",
"address_offset": "0x730",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Value",
"address_offset": "0x734",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Value",
"address_offset": "0x738",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Value",
"address_offset": "0x73C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Value",
"address_offset": "0x740",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Value",
"address_offset": "0x744",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Value",
"address_offset": "0x748",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Value",
"address_offset": "0x74C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x750",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  All mask value registers have the same format.
  If a mask bit is set to 1 then the corresponding bit of the Filter Value is compared by the frame filter. For example, if a basic Destination address comparison was desired then Bits[47:0] should be written to 1 and all other bits to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x754",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x758",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x75C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x760",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x764",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x768",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x76C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x770",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x774",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x778",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x77C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x780",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x784",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x788",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x78C",
"access": "read-write",
"size": "32",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PTP_PKT_BUFFER_CTRL_REG": {"description": "TX PTP Packet Buffer Control Register",
"address_offset": "0x12000",
"access": "",
"size": "32",
"fields": {"TX_SEND_FRAME_BITS": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "tx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FRAME_WAITING_INDICATION": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "tx_frame_waiting Indication.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PACKET": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "tx_packet.
  Indicates the number (block RAM bin position) of the most recently transmitted PTP packet.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PTP_PKT_BUFFER_CTRL_REG": {"description": "RX PTP Packet Buffer Control Register",
"address_offset": "0x12004",
"access": "",
"size": "32",
"fields": {"RX_CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx_clear.
  When written with a 1, forces the buffer to empty, in practice moving the write address to the same value as the read address. If read, always returns 0.tx_send_frame Bitstx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_PACKET": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "rx_packet.
  Indicates the number (block RAM bin position) of the most recently received PTP packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_SEND_SLOPE_CTL_REG": {"description": "TX Arbiter Send Slope Control Register",
"address_offset": "0x1200C",
"access": "read-write",
"size": "32",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_IDLE_SLOPE_CTL_REG": {"description": "TX Arbiter Idle Slope Control Register",
"address_offset": "0x12010",
"access": "read-write",
"size": "32",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_NANOSEC_FIELD_OFFSET_REG": {"description": "RTC Nanoseconds Field Offset",
"address_offset": "0x12800",
"access": "read-write",
"size": "32",
"fields": {"OFFSET_NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "30-bit offset value for the RTC nanoseconds.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_31_0_REG": {"description": "Seconds Field Offset Bits[31:0]",
"address_offset": "0x12808",
"access": "read-write",
"size": "32",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "32-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_47_32_REG": {"description": "Seconds Field Offset Bits[47:32]",
"address_offset": "0x1280C",
"access": "read-write",
"size": "32",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "16-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INCREMENT_VAL_REG": {"description": "RTC Increment Value Control Register",
"address_offset": "0x12810",
"access": "read-write",
"size": "32",
"fields": {"NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "RTC Increment Value Control Register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_NANOSEC_FIELD_VAL_REG": {"description": "Current RTC Nanoseconds Value",
"address_offset": "0x12814",
"access": "read-only",
"size": "32",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "Current Value of the synchronized RTC nanoseconds field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_31_0_REG": {"description": "Current RTC Seconds Field Value Bits [31:0]",
"address_offset": "0x12818",
"access": "read-only",
"size": "32",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[31:0]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_47_32_REG": {"description": "Current RTC Seconds Field Value Bits [47:32]",
"address_offset": "0x1281C",
"access": "read-only",
"size": "32",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[47:32]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INTR_CLEAR_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12820",
"access": "write-only",
"size": "32",
"fields": {"CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RTC Interrupt Clear Register.
  Write ANY value to Bit[0] of this register to clear the interrupt_ptp_timer Interrupt signal. This bit always returns 0 on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_PHASE_ADJ_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12824",
"access": "read-write",
"size": "32",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "RTC Phase Adjustment Register.
  ns value relating to the phase offset for all RTC derived timing signals (clk8k).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_fifo_mm_s_0": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"RFPE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Generated when the difference between the read and write pointers of the receive FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPF": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the receive FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable EMPTY threshold value when the FIFO is being emptied.   0 - No interrupt pending   1 - Interrupt pending For lower values of programmable threshold, this flag may toggle during the initial writes because of First Word Fall Through (FWFT) behavior of FIFO. This flag may toggle even though there are no external reads.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPF": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated when the difference between the read and write pointers of the transmit FIFO reaches the programmable FULL threshold value.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRC": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the receive logic has completed.
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRC": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt indicates that a reset of the transmit logic has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if the number of words (including partial words in the count) written to the transmit data FIFO does not match the value written to the transmit length register (bytes) divided by 4/8 and rounded up to the higher integer value for trailing byte fractions. Interrupts occur only for mismatch of word count (including partial words). Interrupts do not occur due to mismatch of byte count.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RC": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one successful receive has completed and that the receive packet data and packet data length is available. This signal is not set for unsuccessful receives. This interrupt can represent more than one packet received, so it is important to check the receive data FIFO occupancy value to determine if additional receive packets are ready to be processed.  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TC": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that at least one transmit has completed
  0 - No interrupt pending
  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt is generated if an attempt is made to write to the transmit data FIFO when it is full. A reset of the transmit logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive FIFO when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPORE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when more words are read from the receive data FIFO than are in the packet being processed. Even though the FIFO is not empty, the read has gone beyond the current packet and removed the data from the next packet. A reset of the receive logic is required to recover  0 - No interrupt pending  1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPURE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "This interrupt occurs when an attempt is made to read the receive length register when it is empty. The data read is not valid. A reset of the receive logic is required to recover.   0 - No interrupt pending   1 - Interrupt pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"RFPEE": {"access": "read-write",
"bit_offset": "19",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RFPFE": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPEE": {"access": "read-write",
"bit_offset": "21",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Empty Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TFPFE": {"access": "read-write",
"bit_offset": "22",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO Programmable Full Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RRCE": {"access": "read-write",
"bit_offset": "23",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TRCE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Reset Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TSEE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Size Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RCE": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TCE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPOEE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Packet Overrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUEE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPOREE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Overrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RPUREE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Packet Underrun Read Error Enable
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFR": {"description": "Transmit Data FIFO Reset Register",
"address_offset": "0x8",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFV": {"description": "Transmit Data FIFO Vacancy Register",
"address_offset": "0xC",
"access": "read-only",
"size": "32",
"fields": {"Vacancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "Vacancy status of the Transmit Data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDFD": {"description": "Transmit Data FIFO 32bit Wide Data Write Port Register",
"address_offset": "0x10",
"access": "write-only",
"size": "32",
"fields": {"Write_Data_Value": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmit Data FIFO Write Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR": {"description": "Transmit Length Register",
"address_offset": "0x14",
"access": "write-only",
"size": "32",
"fields": {"TXL": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding transmit packet stored in the transmit data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFR": {"description": "Receive Data FIFO reset Register",
"address_offset": "0x18",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFO": {"description": "Receive Data FIFO Occupancy Register",
"address_offset": "0x1C",
"access": "read-only",
"size": "32",
"fields": {"Occupancy": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "17",
"desc": "This is the unsigned value reflecting a current snapshot of the number of locations in use for data storage in the receive Data FIFO memory core in the most recent transaction. This value is only updated after a packet is successfully received, and therefore can be used to determine if a receive packet is ready to be processed when a non-0 value is read.
If the number of packets received is one, then this register returns the value of the locations occupied. After the FIFO is read, any subsequent read to this register returns the value of 0. If more than one packet is received, a read to this register returns the number of locations occupied by the latest received packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDFD": {"description": "Receive Data FIFO 32-bit Wide Data Read Port Register",
"address_offset": "0x20",
"access": "read-only",
"size": "32",
"fields": {"Read_Data_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Receive Data FIFO Read Value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RLR": {"description": "Receive Length Register",
"address_offset": "0x24",
"access": "read-only",
"size": "32",
"fields": {"RXL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "23",
"desc": "The number of bytes of the corresponding receive data stored in the receive data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SRR": {"description": "AXI4-Stream Reset Register",
"address_offset": "0x28",
"access": "write-only",
"size": "32",
"fields": {"Reset_Key": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Reset Write Value.
  \"0x000000A5\" - Generate a reset.
  Others - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TDR": {"description": "Transmit Destination Register",
"address_offset": "0x2C",
"access": "write-only",
"size": "32",
"fields": {"TDEST": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the transmit packet stored in the transmit data FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RDR": {"description": "Receive Destination Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"fields": {"RDEST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "The destination address of the receive packet stored in the receive data FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"Transmit_ID_Register": {"description": "Transmit ID Register",
"address_offset": "0x34",
"access": "write-only",
"size": "32",
"fields": {},
},
"Transmit_User_Register": {"description": "Transmit User Register",
"address_offset": "0x38",
"access": "write-only",
"size": "32",
"fields": {},
},
"Receive_ID_Register": {"description": "Receive ID Register",
"address_offset": "0x3C",
"access": "read-only",
"size": "32",
"fields": {},
},
"Receive_User_Register": {"description": "Receive User Register",
"address_offset": "0x40",
"access": "read-only",
"size": "32",
"fields": {},
},
},
"axi_gpio_video": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"fields": {"Channel-1 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "1",
"fields": {"Channel-2 GPIO TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"GIER": {"description": "Global Interrupt Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"Global Interrupt Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"Channel-1 Interrupt Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel-2 Interrupt Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_0": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uartlite_1": {"RX_FIFO": {"description": "Receive data FIFO",
"address_offset": "0x0",
"access": "read-only",
"size": "32",
"fields": {"RX_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_FIFO": {"description": "Transmit data FIFO",
"address_offset": "0x4",
"access": "write-only",
"size": "32",
"fields": {"TX_DATA": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "UART Transmit Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CTRL_REG": {"description": "UART Lite control register",
"address_offset": "0xC",
"access": "write-only",
"size": "32",
"fields": {"RST_TXFIFO": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the transmit FIFO
Writing a 1 to this bit position clears the transmit FIFO
  0 - Do nothing
  1 - Clear the transmit FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RST_RXFIFO": {"access": "write-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reset/clear the receive FIFO
Writing a 1 to this bit position clears the receive FIFO
  0 - Do nothing
  1 - Clear the receive FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Enable_Intr": {"access": "write-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Enable interrupt for the AXI UART Lite
  0 - Disable interrupt signal
  1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"STAT_REG": {"description": "UART Lite status register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"fields": {"RX_FIFO_Valid_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO has data.
  0 - Receive FIFO is empty
  1 - Receive FIFO has data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the receive FIFO is full.
  0 - Receive FIFO is not full
  1 - Receive FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is empty.
  0 - Transmit FIFO is not empty
  1 - Transmit FIFO is empty
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates if the transmit FIFO is full.
  0 - Transmit FIFO is not full
  1 - Transmit FIFO is full
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Intr_Enabled": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that interrupts is enabled.
  0 - Interrupt is disabled
  1 - Interrupt is enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Overrun_Error": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a overrun error has occurred after the last time the status register was read. Overrun is when a new character has been received but the receive FIFO is full. The received character is ignored and not written into the receive FIFO. This bit is cleared when the status register is read.      0 - No overrun error has occurred      1 - Overrun error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a frame error has occurred after the last time the status register was read. Frame error is defined as detection of a stop bit with the value 0. The receive character is ignored and not written to the receive FIFO. This bit is cleared when the status register is read.      0 - No frame error has occurred   1 - Frame error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Parity_Error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that a parity error has occurred after the last time the status register was read. If the UART is configured without any parity handling, this bit is always 0. The received character is written into the receive FIFO. This bit is cleared when the status register is read.      0 - No parity error has occurred      1 - Parity error has occurred
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_vdma_1": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"input_from_mb_extend_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "14",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "14",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "14",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "14",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[7]": {"description": "Interrupt Vector Address Register 7",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 7 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[8]": {"description": "Interrupt Vector Address Register 8",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 8 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[9]": {"description": "Interrupt Vector Address Register 9",
"address_offset": "0x124",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 9 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[10]": {"description": "Interrupt Vector Address Register 10",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 10 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[11]": {"description": "Interrupt Vector Address Register 11",
"address_offset": "0x12C",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 11 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[12]": {"description": "Interrupt Vector Address Register 12",
"address_offset": "0x130",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 12 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[13]": {"description": "Interrupt Vector Address Register 13",
"address_offset": "0x134",
"access": "read-write",
"size": "32",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 13 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
"mig_7series_0": {},
"v_tc_0": {},
"v_tc_1": {},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.309
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.329
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"axi_gpio_video_S_AXI": {"name": "axi_gpio_video",
"base": "0x40000000",
"high": "0x4000FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_0_S_AXI": {"name": "axi_uartlite_0",
"base": "0x40600000",
"high": "0x4060FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uartlite_1_S_AXI": {"name": "axi_uartlite_1",
"base": "0x40610000",
"high": "0x4061FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C0FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_0_ctrl": {"name": "v_tc_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dynclk_0_s00_axi": {"name": "axi_dynclk_0",
"base": "0x44A20000",
"high": "0x44A2FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_1_ctrl": {"name": "v_tc_1",
"base": "0x44A30000",
"high": "0x44A3FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_1_S_AXI_LITE": {"name": "axi_vdma_1",
"base": "0x44A40000",
"high": "0x44A4FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"input_from_mb_extend_0_S00_AXI": {"name": "input_from_mb_extend_0",
"base": "0x44A50000",
"high": "0x44A5FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_fifo_mm_s_0_S_AXI": {"name": "axi_fifo_mm_s_0",
"base": "0x44A60000",
"high": "0x44A6FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x00007FFF",
"size": "32768",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"mig_7series_0_S_AXI_memaddr": {"name": "mig_7series_0",
"base": "0x80000000",
"high": "0x9FFFFFFF",
"size": "536870912",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "memaddr",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.330
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.332
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.333
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.342
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.342
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.360
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.362
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.370
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.371
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_FREQ], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.374
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.375
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.388
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.389
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.399
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.402
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.407
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.408
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.413
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.414
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.415
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:37.417
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:38.569
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:38.571
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.309
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.312
!MESSAGE XSCT Command: [version -server], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.316
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.318
!MESSAGE XSCT Command: [version], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.319
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.322
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.332
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.333
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.355
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.357
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.364
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.365
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.386
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.387
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.395
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.396
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.417
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.418
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.425
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent Nexys Video 210276689304B]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.425
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.447
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.448
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.470
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.471
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.473
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.477
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.481
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.525
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.533
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.533
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.555
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.556
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.707
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:39.708
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:47.038
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:47.339
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:48.506
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:48.523
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:48.813
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:48.821
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:48.966
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:48.969
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:51.977
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:51.981
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:52.114
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:52.119
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:53.500
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:53.554
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:54.139
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:54.155
!MESSAGE XSCT Command: [con], Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:54.809
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:54.842
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-68

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:42:54.857
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-68

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:39.339
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:40.487
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:40.490
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.038
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.041
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.044
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.045
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.046
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.047
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.055
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.056
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.077
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.078
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.085
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.086
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.107
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.108
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.115
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.115
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.138
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.139
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.146
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.147
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.168
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.169
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.190
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.191
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.193
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.212
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.220
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.221
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.241
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.242
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.561
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:41.562
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:49.227
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:49.287
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:49.300
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:49.303
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:50.809
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:50.810
!MESSAGE XSCT Command: [rst -system], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:51.296
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:51.310
!MESSAGE XSCT Command: [after 3000], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:54.338
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:54.359
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:54.498
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:54.505
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:55.809
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:55.830
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:56.229
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:56.232
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:56.909
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:56.959
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-101

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:45:56.983
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-101

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:18.004
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.135
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.140
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.696
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.699
!MESSAGE XSCT Command: [version -server], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.703
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.704
!MESSAGE XSCT Command: [version], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.705
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.706
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.715
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.717
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.746
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.746
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.753
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.754
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.785
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.786
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.794
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.795
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.815
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.816
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.822
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.823
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.845
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.846
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.868
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.868
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.870
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.911
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.918
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.919
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.940
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.941
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.967
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:19.968
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:27.412
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:27.627
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:27.746
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:27.779
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:30.142
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:30.146
!MESSAGE XSCT Command: [rst -system], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:30.286
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:30.289
!MESSAGE XSCT Command: [after 3000], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:33.461
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:33.468
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:34.171
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:34.178
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:35.365
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:35.379
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:36.084
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:36.088
!MESSAGE XSCT Command: [con], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:36.911
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:36.980
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-141

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:49:37.008
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-141

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:04.810
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:05.933
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:05.936
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.482
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.485
!MESSAGE XSCT Command: [version -server], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.488
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.489
!MESSAGE XSCT Command: [version], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.490
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.491
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.499
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.500
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.525
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.526
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.534
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.535
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.556
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.557
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.564
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.565
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.586
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.587
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.594
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.594
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.616
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.617
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.637
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.639
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.640
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.660
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.667
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.668
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.691
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.692
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.843
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:06.844
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.255
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.321
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.330
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.331
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.834
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.834
!MESSAGE XSCT Command: [rst -system], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.939
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:13.940
!MESSAGE XSCT Command: [after 3000], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:16.942
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:16.943
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:17.286
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:17.291
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.236
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.255
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.382
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.383
!MESSAGE XSCT Command: [con], Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.638
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-11

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.646
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-178

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 06:52:18.652
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-178

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:55.562
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.131
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.141
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.906
!MESSAGE XSCT Command: [version -server], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.915
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.917
!MESSAGE XSCT Command: [version], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.924
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.949
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:57.952
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.023
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.026
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.043
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.045
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.119
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.122
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.148
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.151
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.233
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.235
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.266
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.269
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.394
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.396
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.514
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.517
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.532
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.578
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.601
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.607
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.687
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:58.689
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:59.315
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:13:59.497
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:09.842
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:09.945
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:09.972
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:09.981
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:10.830
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:10.833
!MESSAGE XSCT Command: [rst -system], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:11.048
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:11.059
!MESSAGE XSCT Command: [after 3000], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:14.079
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:14.087
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:14.293
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:14.299
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:15.537
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:15.556
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:15.939
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:15.941
!MESSAGE XSCT Command: [con], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:16.742
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:16.777
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-233

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:14:16.802
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-233

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:21.534
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:22.855
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:22.862
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.861
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.865
!MESSAGE XSCT Command: [version -server], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.877
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.879
!MESSAGE XSCT Command: [version], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.883
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.885
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.906
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.907
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.974
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.976
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.994
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:23.996
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.062
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.065
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.083
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.085
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.154
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.176
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.178
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.241
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.243
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.315
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.317
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.321
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.362
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.380
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.382
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.437
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.439
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.873
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:24.876
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:32.769
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:32.851
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:32.883
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:32.886
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:33.566
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:33.567
!MESSAGE XSCT Command: [rst -system], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:33.689
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:33.690
!MESSAGE XSCT Command: [after 3000], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:36.704
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:36.709
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:36.840
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:36.842
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:38.085
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:38.096
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:38.467
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:38.470
!MESSAGE XSCT Command: [con], Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:39.229
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-23

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:39.255
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-261

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:20:39.275
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-261

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:55.508
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:56.813
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:56.818
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.412
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.418
!MESSAGE XSCT Command: [version -server], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.430
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.432
!MESSAGE XSCT Command: [version], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.435
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.436
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.456
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.458
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.528
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.530
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.553
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.555
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.644
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.646
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.669
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.672
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.765
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.767
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.786
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.788
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.864
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.866
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.943
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.945
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.950
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:57.995
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:58.014
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:58.016
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:58.078
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:58.080
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:58.479
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:22:58.485
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:04.926
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:05.007
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:05.022
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:05.025
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:06.159
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:06.162
!MESSAGE XSCT Command: [rst -system], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:06.274
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:06.277
!MESSAGE XSCT Command: [after 3000], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:09.280
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:09.283
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:09.464
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:09.466
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:11.309
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:11.321
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:11.828
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:11.836
!MESSAGE XSCT Command: [con], Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:12.796
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-24

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:12.825
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-298

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 07:23:12.841
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-298

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:04.343
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:10.585
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:10.629
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.094
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.102
!MESSAGE XSCT Command: [version -server], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.121
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.123
!MESSAGE XSCT Command: [version], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.150
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.155
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.171
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.172
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.245
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.299
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.300
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.436
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.440
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.775
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.784
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.856
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.858
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.892
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:12.893
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.030
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.031
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.149
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.155
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.251
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.323
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.406
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.408
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.633
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:13.634
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:15.100
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:15.108
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:26.957
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.075
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.443
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.452
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.531
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.533
!MESSAGE XSCT Command: [rst -system], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.666
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:27.666
!MESSAGE XSCT Command: [after 3000], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:30.668
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:30.670
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:30.713
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:30.713
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:31.618
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:31.705
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:31.869
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:31.870
!MESSAGE XSCT Command: [con], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:32.127
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:32.138
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-345

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:32.146
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-345

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:53.550
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:54.713
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:54.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.273
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.275
!MESSAGE XSCT Command: [version -server], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.278
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.279
!MESSAGE XSCT Command: [version], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.281
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.281
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.293
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.294
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.318
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.320
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.330
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.331
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.362
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.363
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.371
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.372
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.397
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.398
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.405
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.406
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.431
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.433
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.458
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.459
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.463
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.485
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.493
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.494
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.520
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.521
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.666
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:35:55.670
!MESSAGE XSCT Command: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:03.759
!MESSAGE XSCT command with result: [fpga -file G:/ECE532/initial_demo/initial_demo.sdk/hdmi_wrapper_hw_platform_1/hdmi_wrapper.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:03.862
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:03.875
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:03.877
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:04.577
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:04.578
!MESSAGE XSCT Command: [rst -system], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:05.084
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:05.101
!MESSAGE XSCT Command: [after 3000], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:08.106
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:08.108
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:08.632
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:08.635
!MESSAGE XSCT Command: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:09.764
!MESSAGE XSCT command with result: [dow G:/ECE532/initial_demo/initial_demo.sdk/initial_demo/Debug/initial_demo.elf], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:09.803
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:10.448
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Digilent Nexys Video 210276689304B"} -index 0], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:10.458
!MESSAGE XSCT Command: [con], Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:10.923
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-29

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:10.946
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-373

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:36:10.971
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-373

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:22.890
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:25.383
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:25.483
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.042
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.047
!MESSAGE XSCT Command: [version -server], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.064
!MESSAGE XSCT command with result: [version -server], Result: [null, 2018.2]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.064
!MESSAGE XSCT Command: [version], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.074
!MESSAGE XSCT command with result: [version], Result: [null, 2018.2]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.075
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.085
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.085
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.157
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.158
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.180
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.180
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.214
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.215
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.229
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.230
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.294
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.295
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.313
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.314
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.369
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.370
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.435
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent Nexys Video 210276689304B" && level == 0}], Result: [null, ]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.441
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.469
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-28

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.558
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.580
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent Nexys Video 210276689304B]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.581
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.624
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==1}], Result: [null,      2  xc7a200t (idcode 13636093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2019-03-28 08:41:26.625
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent Nexys Video 210276689304B" && level==0} -index 0], Thread: ModalContext
