
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.020499    0.000845    0.347840 v _205_/A (sg13g2_nand2_1)
     1    0.004363    0.018960    0.023264    0.371103 ^ _205_/Y (sg13g2_nand2_1)
                                                         _035_ (net)
                      0.018962    0.000339    0.371442 ^ _209_/B1 (sg13g2_o21ai_1)
     1    0.006610    0.034845    0.039002    0.410444 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.034849    0.000270    0.410713 v _211_/A (sg13g2_xnor2_1)
     1    0.001858    0.018697    0.042125    0.452838 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.018697    0.000069    0.452907 v _299_/D (sg13g2_dfrbpq_1)
                                              0.452907   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353880   clock uncertainty
                                  0.000000    0.353880   clock reconvergence pessimism
                                 -0.022453    0.331427   library hold time
                                              0.331427   data required time
---------------------------------------------------------------------------------------------
                                              0.331427   data required time
                                             -0.452907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.121480   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.020674    0.001699    0.348694 v _206_/A (sg13g2_xnor2_1)
     2    0.010863    0.052145    0.064866    0.413560 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.052146    0.000362    0.413922 v _208_/A (sg13g2_xor2_1)
     1    0.001761    0.016396    0.043904    0.457825 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.016396    0.000129    0.457954 v _298_/D (sg13g2_dfrbpq_1)
                                              0.457954   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353666   clock uncertainty
                                  0.000000    0.353666   clock reconvergence pessimism
                                 -0.021923    0.331743   library hold time
                                              0.331743   data required time
---------------------------------------------------------------------------------------------
                                              0.331743   data required time
                                             -0.457954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.126211   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003495    0.014561    0.109042    0.212702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014561    0.000250    0.212952 v fanout71/A (sg13g2_buf_2)
     4    0.039135    0.049999    0.072557    0.285509 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.050122    0.002103    0.287613 v fanout69/A (sg13g2_buf_8)
     8    0.039218    0.021099    0.064564    0.352177 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021174    0.000920    0.353097 v _202_/A (sg13g2_xor2_1)
     2    0.012113    0.035681    0.065570    0.418667 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.035702    0.000795    0.419462 v _204_/A (sg13g2_xor2_1)
     1    0.002530    0.017712    0.041828    0.461290 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.017712    0.000097    0.461387 v _297_/D (sg13g2_dfrbpq_1)
                                              0.461387   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353660   clock uncertainty
                                  0.000000    0.353660   clock reconvergence pessimism
                                 -0.022227    0.331433   library hold time
                                              0.331433   data required time
---------------------------------------------------------------------------------------------
                                              0.331433   data required time
                                             -0.461387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.129955   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021103    0.003045    0.350039 v _182_/A (sg13g2_nand2_1)
     1    0.004873    0.020252    0.024420    0.374459 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.020253    0.000194    0.374653 ^ _217_/A (sg13g2_nor3_1)
     1    0.004722    0.018560    0.027678    0.402331 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.018562    0.000333    0.402664 v _218_/A2 (sg13g2_o21ai_1)
     1    0.005207    0.039363    0.059595    0.462259 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.039364    0.000341    0.462599 ^ _219_/A (sg13g2_inv_1)
     1    0.001874    0.013443    0.020081    0.482680 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.013443    0.000071    0.482751 v _301_/D (sg13g2_dfrbpq_1)
                                              0.482751   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354602   clock uncertainty
                                  0.000000    0.354602   clock reconvergence pessimism
                                 -0.021127    0.333475   library hold time
                                              0.333475   data required time
---------------------------------------------------------------------------------------------
                                              0.333475   data required time
                                             -0.482751   data arrival time
---------------------------------------------------------------------------------------------
                                              0.149276   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001812    0.013445    0.106615    0.211136 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013445    0.000070    0.211207 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009957    0.038891    0.257932    0.469139 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038894    0.000807    0.469945 ^ fanout79/A (sg13g2_buf_8)
     7    0.049263    0.025142    0.059821    0.529767 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.025560    0.002484    0.532251 ^ _128_/A (sg13g2_inv_2)
     5    0.026955    0.034232    0.035765    0.568016 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.034232    0.000066    0.568082 v _293_/D (sg13g2_dfrbpq_1)
                                              0.568082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354521   clock uncertainty
                                  0.000000    0.354521   clock reconvergence pessimism
                                 -0.025930    0.328591   library hold time
                                              0.328591   data required time
---------------------------------------------------------------------------------------------
                                              0.328591   data required time
                                             -0.568082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.239491   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001812    0.013445    0.106615    0.211136 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.013445    0.000070    0.211207 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.009957    0.038891    0.257932    0.469139 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038894    0.000807    0.469945 ^ fanout79/A (sg13g2_buf_8)
     7    0.049263    0.025142    0.059821    0.529767 ^ fanout79/X (sg13g2_buf_8)
                                                         net79 (net)
                      0.025548    0.002440    0.532207 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002463    0.021279    0.041487    0.573694 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.021279    0.000088    0.573782 v _294_/D (sg13g2_dfrbpq_1)
                                              0.573782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354490   clock uncertainty
                                  0.000000    0.354490   clock reconvergence pessimism
                                 -0.022938    0.331552   library hold time
                                              0.331552   data required time
---------------------------------------------------------------------------------------------
                                              0.331552   data required time
                                             -0.573782   data arrival time
---------------------------------------------------------------------------------------------
                                              0.242230   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001901    0.013647    0.106782    0.211384 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.013647    0.000073    0.211457 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.013817    0.048596    0.266549    0.478006 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.048620    0.001002    0.479007 ^ fanout57/A (sg13g2_buf_8)
     8    0.045728    0.024493    0.062194    0.541202 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.025178    0.002997    0.544199 ^ _195_/B (sg13g2_xor2_1)
     2    0.010675    0.032811    0.059914    0.604113 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.032814    0.000340    0.604453 v _196_/B (sg13g2_xor2_1)
     1    0.001725    0.016381    0.035502    0.639955 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016381    0.000067    0.640022 v _295_/D (sg13g2_dfrbpq_2)
                                              0.640022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.354467   clock uncertainty
                                  0.000000    0.354467   clock reconvergence pessimism
                                 -0.021806    0.332660   library hold time
                                              0.332660   data required time
---------------------------------------------------------------------------------------------
                                              0.332660   data required time
                                             -0.640022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307361   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.004062    0.016549    0.116021    0.220488 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.016549    0.000123    0.220611 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.009872    0.038680    0.259062    0.479673 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.038683    0.000782    0.480455 ^ fanout74/A (sg13g2_buf_8)
     8    0.052398    0.026200    0.059998    0.540454 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.026593    0.002346    0.542799 ^ _194_/A (sg13g2_and2_1)
     1    0.004944    0.022163    0.057571    0.600370 ^ _194_/X (sg13g2_and2_1)
                                                         _027_ (net)
                      0.022165    0.000330    0.600701 ^ _197_/B1 (sg13g2_a21oi_1)
     2    0.011338    0.029708    0.033961    0.634661 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.029734    0.000713    0.635375 v _200_/A (sg13g2_xor2_1)
     1    0.002510    0.017541    0.040144    0.675518 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.017542    0.000153    0.675671 v _296_/D (sg13g2_dfrbpq_1)
                                              0.675671   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354576   clock uncertainty
                                  0.000000    0.354576   clock reconvergence pessimism
                                 -0.022074    0.332502   library hold time
                                              0.332502   data required time
---------------------------------------------------------------------------------------------
                                              0.332502   data required time
                                             -0.675671   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343169   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010005    0.032523    0.121658    0.225376 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.032524    0.000254    0.225630 ^ hold1/A (sg13g2_dlygate4sd3_1)
     1    0.007554    0.033095    0.260716    0.486346 ^ hold1/X (sg13g2_dlygate4sd3_1)
                                                         net37 (net)
                      0.033098    0.000567    0.486912 ^ _214_/A (sg13g2_xnor2_1)
     1    0.002320    0.021185    0.043051    0.529963 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.021185    0.000151    0.530114 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001847    0.023423    0.247173    0.777287 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.023423    0.000070    0.777357 v _300_/D (sg13g2_dfrbpq_1)
                                              0.777357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353718   clock uncertainty
                                  0.000000    0.353718   clock reconvergence pessimism
                                 -0.023546    0.330172   library hold time
                                              0.330172   data required time
---------------------------------------------------------------------------------------------
                                              0.330172   data required time
                                             -0.777357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447185   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036407    0.000568    1.059176 v _292_/A (sg13g2_inv_1)
     1    0.006605    0.025916    0.029656    1.088831 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.025920    0.000276    1.089108 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.089108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000817    0.104602 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354602   clock uncertainty
                                  0.000000    0.354602   clock reconvergence pessimism
                                 -0.067869    0.286733   library removal time
                                              0.286733   data required time
---------------------------------------------------------------------------------------------
                                              0.286733   data required time
                                             -1.089108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802375   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022068    0.003347    1.121803 v _285_/A (sg13g2_inv_1)
     1    0.005988    0.021938    0.025150    1.146953 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.021943    0.000245    1.147198 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354490   clock uncertainty
                                  0.000000    0.354490   clock reconvergence pessimism
                                 -0.066963    0.287527   library removal time
                                              0.287527   data required time
---------------------------------------------------------------------------------------------
                                              0.287527   data required time
                                             -1.147198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859671   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021997    0.003189    1.121645 v _287_/A (sg13g2_inv_1)
     1    0.006174    0.022372    0.025490    1.147135 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.022377    0.000254    1.147390 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147390   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354576   clock uncertainty
                                  0.000000    0.354576   clock reconvergence pessimism
                                 -0.067061    0.287514   library removal time
                                              0.287514   data required time
---------------------------------------------------------------------------------------------
                                              0.287514   data required time
                                             -1.147390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859875   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021936    0.003046    1.121502 v _290_/A (sg13g2_inv_1)
     1    0.005974    0.021882    0.025093    1.146595 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.021887    0.000244    1.146840 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.146840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015933    0.000654    0.103880 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353880   clock uncertainty
                                  0.000000    0.353880   clock reconvergence pessimism
                                 -0.067015    0.286865   library removal time
                                              0.286865   data required time
---------------------------------------------------------------------------------------------
                                              0.286865   data required time
                                             -1.146840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859975   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022091    0.003397    1.121853 v _129_/A (sg13g2_inv_1)
     1    0.006136    0.022298    0.025438    1.147291 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.022303    0.000251    1.147542 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.147542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016638    0.000736    0.104521 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.354521   clock uncertainty
                                  0.000000    0.354521   clock reconvergence pessimism
                                 -0.067045    0.287476   library removal time
                                              0.287476   data required time
---------------------------------------------------------------------------------------------
                                              0.287476   data required time
                                             -1.147542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860066   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021797    0.002704    1.121160 v _288_/A (sg13g2_inv_1)
     1    0.006124    0.022218    0.025350    1.146510 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.022223    0.000248    1.146757 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.146757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353660   clock uncertainty
                                  0.000000    0.353660   clock reconvergence pessimism
                                 -0.067092    0.286568   library removal time
                                              0.286568   data required time
---------------------------------------------------------------------------------------------
                                              0.286568   data required time
                                             -1.146757   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860190   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.022015    0.003230    1.121686 v _286_/A (sg13g2_inv_1)
     1    0.006324    0.022734    0.025778    1.147464 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.022738    0.000261    1.147725 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.147725   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016636    0.000682    0.104467 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.354467   clock uncertainty
                                  0.000000    0.354467   clock reconvergence pessimism
                                 -0.067144    0.287323   library removal time
                                              0.287323   data required time
---------------------------------------------------------------------------------------------
                                              0.287323   data required time
                                             -1.147725   data arrival time
---------------------------------------------------------------------------------------------
                                              0.860403   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021870    0.002887    1.121343 v _291_/A (sg13g2_inv_1)
     1    0.006782    0.023810    0.026616    1.147959 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.023816    0.000283    1.148242 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148242   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353718   clock uncertainty
                                  0.000000    0.353718   clock reconvergence pessimism
                                 -0.067455    0.286263   library removal time
                                              0.286263   data required time
---------------------------------------------------------------------------------------------
                                              0.286263   data required time
                                             -1.148242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.861979   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003161    0.011190    0.001578    1.001578 v rst (in)
                                                         rst (net)
                      0.011190    0.000000    1.001578 v input1/A (sg13g2_buf_1)
     2    0.014643    0.036398    0.057030    1.058608 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.036405    0.000519    1.059127 v fanout80/A (sg13g2_buf_8)
     8    0.041578    0.021131    0.059329    1.118456 v fanout80/X (sg13g2_buf_8)
                                                         net80 (net)
                      0.021819    0.002761    1.121218 v _289_/A (sg13g2_inv_1)
     1    0.006927    0.024153    0.026882    1.148100 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.024159    0.000287    1.148388 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.148388   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.353666   clock uncertainty
                                  0.000000    0.353666   clock reconvergence pessimism
                                 -0.067533    0.286132   library removal time
                                              0.286132   data required time
---------------------------------------------------------------------------------------------
                                              0.286132   data required time
                                             -1.148388   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862255   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009899    0.026739    0.119514    0.223232 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026743    0.000309    0.223541 v output2/A (sg13g2_buf_1)
     1    0.006565    0.020369    0.048740    0.272281 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.020373    0.000274    0.272555 v sign (out)
                                              0.272555   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.272555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.022555   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000492    0.103718 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009899    0.026739    0.119514    0.223232 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026746    0.000418    0.223650 v _127_/A (sg13g2_inv_1)
     1    0.004148    0.018434    0.022534    0.246185 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.018435    0.000290    0.246475 ^ output3/A (sg13g2_buf_1)
     1    0.007100    0.024714    0.047089    0.293564 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.024718    0.000303    0.293867 ^ signB (out)
                                              0.293867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.293867   data arrival time
---------------------------------------------------------------------------------------------
                                              1.043867   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052593    0.002033    0.288598 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003956    0.020491    0.028698    0.317295 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020493    0.000303    0.317598 v _179_/B (sg13g2_nand2_1)
     2    0.007528    0.028741    0.032086    0.349684 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028743    0.000240    0.349923 ^ _281_/B (sg13g2_nor2_1)
     1    0.005444    0.018921    0.025885    0.375808 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.018966    0.000708    0.376516 v output35/A (sg13g2_buf_1)
     1    0.008300    0.023547    0.049054    0.425571 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.023562    0.000535    0.426106 v sine_out[8] (out)
                                              0.426106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.426106   data arrival time
---------------------------------------------------------------------------------------------
                                              1.176106   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052591    0.002018    0.288582 ^ _135_/A (sg13g2_nor2_1)
     1    0.003637    0.021350    0.032475    0.321056 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.021350    0.000145    0.321201 v _174_/A (sg13g2_nand2_1)
     1    0.004134    0.018600    0.023021    0.344222 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.018601    0.000313    0.344536 ^ _175_/B (sg13g2_nand2_1)
     1    0.006268    0.032345    0.040631    0.385167 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.032356    0.000453    0.385620 v output22/A (sg13g2_buf_1)
     1    0.007582    0.022564    0.052231    0.437851 v output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.022565    0.000162    0.438014 v sine_out[26] (out)
                                              0.438014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.438014   data arrival time
---------------------------------------------------------------------------------------------
                                              1.188014   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052590    0.002009    0.288573 ^ fanout65/A (sg13g2_buf_8)
     8    0.037358    0.022183    0.061998    0.350572 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.022698    0.002858    0.353429 ^ _157_/A1 (sg13g2_a21oi_1)
     1    0.004042    0.015193    0.039776    0.393205 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.015195    0.000256    0.393461 v output13/A (sg13g2_buf_1)
     1    0.007544    0.021911    0.046815    0.440276 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.021912    0.000195    0.440471 v sine_out[18] (out)
                                              0.440471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.440471   data arrival time
---------------------------------------------------------------------------------------------
                                              1.190471   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052593    0.002033    0.288598 ^ _178_/B1 (sg13g2_a21oi_1)
     1    0.003956    0.020491    0.028698    0.317295 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.020493    0.000303    0.317598 v _179_/B (sg13g2_nand2_1)
     2    0.007528    0.028741    0.032086    0.349684 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.028743    0.000227    0.349911 ^ _180_/B (sg13g2_nand2_1)
     1    0.006183    0.033118    0.042891    0.392802 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.033142    0.000468    0.393270 v output24/A (sg13g2_buf_1)
     1    0.007886    0.023171    0.052803    0.446073 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.023185    0.000512    0.446585 v sine_out[28] (out)
                                              0.446585   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.446585   data arrival time
---------------------------------------------------------------------------------------------
                                              1.196585   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022785    0.002220    0.361451 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.002985    0.021231    0.036710    0.398161 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.021231    0.000115    0.398276 v output36/A (sg13g2_buf_1)
     1    0.008274    0.023563    0.049730    0.448007 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.023577    0.000528    0.448535 v sine_out[9] (out)
                                              0.448535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.448535   data arrival time
---------------------------------------------------------------------------------------------
                                              1.198535   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052590    0.002009    0.288573 ^ fanout65/A (sg13g2_buf_8)
     8    0.037358    0.022183    0.061998    0.350572 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.022496    0.002191    0.352762 ^ _176_/A1 (sg13g2_o21ai_1)
     1    0.004665    0.028381    0.045471    0.398233 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.028394    0.000334    0.398567 v output23/A (sg13g2_buf_1)
     1    0.007540    0.022331    0.050916    0.449484 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.022332    0.000195    0.449679 v sine_out[27] (out)
                                              0.449679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.449679   data arrival time
---------------------------------------------------------------------------------------------
                                              1.199679   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052590    0.002009    0.288573 ^ fanout65/A (sg13g2_buf_8)
     8    0.037358    0.022183    0.061998    0.350572 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.022790    0.003120    0.353692 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.004855    0.018719    0.050284    0.403976 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.018720    0.000297    0.404273 v output12/A (sg13g2_buf_1)
     1    0.007544    0.022025    0.047912    0.452185 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.022026    0.000195    0.452380 v sine_out[17] (out)
                                              0.452380   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.452380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.202380   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022824    0.002371    0.361602 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.004727    0.024415    0.041825    0.403427 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.024416    0.000291    0.403718 v output5/A (sg13g2_buf_1)
     1    0.008312    0.023731    0.050944    0.454662 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.023733    0.000230    0.454891 v sine_out[10] (out)
                                              0.454891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.454891   data arrival time
---------------------------------------------------------------------------------------------
                                              1.204891   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022776    0.002186    0.361417 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.005260    0.025388    0.043366    0.404783 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.025400    0.000341    0.405124 v output8/A (sg13g2_buf_1)
     1    0.007589    0.022355    0.050075    0.455199 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.022356    0.000170    0.455368 v sine_out[13] (out)
                                              0.455368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.455368   data arrival time
---------------------------------------------------------------------------------------------
                                              1.205368   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022870    0.002538    0.361769 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005139    0.025159    0.043044    0.404814 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.025162    0.000328    0.405141 v output6/A (sg13g2_buf_1)
     1    0.007745    0.022629    0.050249    0.455390 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.022631    0.000200    0.455590 v sine_out[11] (out)
                                              0.455590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.455590   data arrival time
---------------------------------------------------------------------------------------------
                                              1.205590   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015527    0.046054    0.131888    0.236463 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046090    0.001177    0.237640 ^ fanout72/A (sg13g2_buf_8)
     8    0.040816    0.022707    0.059561    0.297201 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.023911    0.003709    0.300911 ^ _158_/A (sg13g2_nor2_1)
     3    0.015134    0.037858    0.043400    0.344311 v _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.037866    0.000458    0.344769 v _159_/A2 (sg13g2_a21oi_1)
     1    0.003743    0.030666    0.052757    0.397526 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.030666    0.000148    0.397674 ^ _160_/B (sg13g2_nor2_1)
     1    0.008852    0.026024    0.032433    0.430107 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.026043    0.000570    0.430678 v output14/A (sg13g2_buf_1)
     1    0.007544    0.022261    0.050190    0.480868 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.022262    0.000195    0.481063 v sine_out[19] (out)
                                              0.481063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.481063   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231063   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027304    0.002917    0.356973 ^ fanout63/A (sg13g2_buf_8)
     8    0.044202    0.023096    0.054175    0.411148 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.023364    0.001783    0.412932 ^ _275_/A (sg13g2_nor2_1)
     1    0.004428    0.017118    0.025909    0.438841 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.017119    0.000271    0.439112 v output30/A (sg13g2_buf_1)
     1    0.008349    0.023587    0.048553    0.487666 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.023602    0.000542    0.488207 v sine_out[3] (out)
                                              0.488207   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.488207   data arrival time
---------------------------------------------------------------------------------------------
                                              1.238207   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015323    0.037714    0.128240    0.232816 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037758    0.001156    0.233972 v fanout72/A (sg13g2_buf_8)
     8    0.040329    0.020730    0.059077    0.293049 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.022106    0.003844    0.296893 v _257_/B2 (sg13g2_a22oi_1)
     1    0.004305    0.039166    0.040792    0.337685 ^ _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.039166    0.000271    0.337956 ^ _258_/A_N (sg13g2_nand2b_1)
     1    0.004731    0.021171    0.050828    0.388784 ^ _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.021172    0.000190    0.388974 ^ _274_/A1 (sg13g2_a22oi_1)
     1    0.008029    0.042449    0.054488    0.443463 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.042470    0.000750    0.444212 v output15/A (sg13g2_buf_1)
     1    0.008619    0.024913    0.056910    0.501122 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.024928    0.000557    0.501679 v sine_out[1] (out)
                                              0.501679   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.501679   data arrival time
---------------------------------------------------------------------------------------------
                                              1.251679   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028466    0.000604    0.425795 ^ _277_/A (sg13g2_nor2_1)
     1    0.004066    0.019017    0.026705    0.452500 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.019018    0.000271    0.452770 v output32/A (sg13g2_buf_1)
     1    0.008487    0.023953    0.049543    0.502313 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.023954    0.000235    0.502548 v sine_out[5] (out)
                                              0.502548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.502548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.252548   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028465    0.000589    0.425779 ^ _276_/A (sg13g2_nor2_1)
     1    0.004845    0.020428    0.028017    0.453797 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.020429    0.000306    0.454102 v output31/A (sg13g2_buf_1)
     1    0.008180    0.023343    0.049485    0.503587 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.023345    0.000219    0.503806 v sine_out[4] (out)
                                              0.503806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.503806   data arrival time
---------------------------------------------------------------------------------------------
                                              1.253806   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028454    0.000392    0.425582 ^ _278_/A (sg13g2_nor2_1)
     1    0.006185    0.022850    0.030264    0.455846 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.022851    0.000369    0.456215 v output33/A (sg13g2_buf_1)
     1    0.008520    0.024107    0.050651    0.506866 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.024119    0.000513    0.507379 v sine_out[6] (out)
                                              0.507379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.507379   data arrival time
---------------------------------------------------------------------------------------------
                                              1.257379   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.060001    0.004837    0.294388 ^ fanout68/A (sg13g2_buf_8)
     8    0.037094    0.022491    0.064843    0.359231 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022843    0.002441    0.361672 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.014896    0.028445    0.063518    0.425190 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.028453    0.000382    0.425572 ^ _279_/A (sg13g2_nor2_1)
     1    0.006367    0.023199    0.030544    0.456116 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.023220    0.000436    0.456551 v output34/A (sg13g2_buf_1)
     1    0.008445    0.023969    0.050644    0.507195 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.023981    0.000498    0.507694 v sine_out[7] (out)
                                              0.507694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.507694   data arrival time
---------------------------------------------------------------------------------------------
                                              1.257694   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027304    0.002917    0.356973 ^ fanout63/A (sg13g2_buf_8)
     8    0.044202    0.023096    0.054175    0.411148 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.023513    0.002330    0.413478 ^ _212_/A (sg13g2_nor2_1)
     2    0.013028    0.035319    0.039780    0.453258 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.035350    0.000847    0.454105 v output26/A (sg13g2_buf_1)
     1    0.008294    0.024037    0.054324    0.508429 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.024039    0.000224    0.508652 v sine_out[2] (out)
                                              0.508652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.508652   data arrival time
---------------------------------------------------------------------------------------------
                                              1.258652   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003495    0.014561    0.109042    0.212702 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.014561    0.000250    0.212952 v fanout71/A (sg13g2_buf_2)
     4    0.039135    0.049999    0.072557    0.285509 v fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.050122    0.002103    0.287613 v fanout69/A (sg13g2_buf_8)
     8    0.039218    0.021099    0.064564    0.352177 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.021391    0.002038    0.354215 v _215_/A (sg13g2_nand3_1)
     2    0.010601    0.035849    0.037257    0.391472 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.035861    0.000507    0.391979 ^ _284_/B (sg13g2_and2_1)
     1    0.006478    0.025930    0.065787    0.457766 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.025937    0.000404    0.458171 ^ output7/A (sg13g2_buf_1)
     1    0.007685    0.026414    0.050617    0.508788 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.026415    0.000200    0.508987 ^ sine_out[12] (out)
                                              0.508987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.508987   data arrival time
---------------------------------------------------------------------------------------------
                                              1.258987   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021128    0.003105    0.350100 v _150_/A (sg13g2_and2_1)
     3    0.012937    0.033275    0.059944    0.410044 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033297    0.000783    0.410827 v _165_/A1 (sg13g2_a21oi_1)
     1    0.004607    0.027759    0.048902    0.459728 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027760    0.000296    0.460025 ^ output18/A (sg13g2_buf_1)
     1    0.007544    0.026126    0.050927    0.510951 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.026127    0.000195    0.511147 ^ sine_out[22] (out)
                                              0.511147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.511147   data arrival time
---------------------------------------------------------------------------------------------
                                              1.261147   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015323    0.037714    0.128240    0.232816 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.037758    0.001156    0.233972 v fanout72/A (sg13g2_buf_8)
     8    0.040329    0.020730    0.059077    0.293049 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.021533    0.002723    0.295771 v _137_/A (sg13g2_nand3_1)
     5    0.027020    0.076422    0.067064    0.362835 ^ _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.076479    0.001697    0.364532 ^ _166_/A (sg13g2_nor2_1)
     1    0.003566    0.016668    0.038722    0.403255 v _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.016668    0.000142    0.403396 v _167_/B (sg13g2_nor2_1)
     1    0.007884    0.051453    0.049733    0.453129 ^ _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.051461    0.000523    0.453652 ^ output19/A (sg13g2_buf_1)
     1    0.007543    0.026914    0.058418    0.512070 ^ output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.026915    0.000195    0.512265 ^ sine_out[23] (out)
                                              0.512265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.512265   data arrival time
---------------------------------------------------------------------------------------------
                                              1.262265   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021128    0.003105    0.350100 v _150_/A (sg13g2_and2_1)
     3    0.012937    0.033275    0.059944    0.410044 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033293    0.000717    0.410761 v _162_/A1 (sg13g2_a21oi_1)
     1    0.004934    0.028909    0.050141    0.460901 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.028930    0.000316    0.461218 ^ output16/A (sg13g2_buf_1)
     1    0.007544    0.026165    0.051297    0.512514 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.026166    0.000195    0.512710 ^ sine_out[20] (out)
                                              0.512710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.512710   data arrival time
---------------------------------------------------------------------------------------------
                                              1.262709   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021128    0.003105    0.350100 v _150_/A (sg13g2_and2_1)
     3    0.012937    0.033275    0.059944    0.410044 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.033296    0.000765    0.410809 v _164_/A1 (sg13g2_a21oi_1)
     1    0.006200    0.033493    0.054929    0.465738 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.033501    0.000385    0.466124 ^ output17/A (sg13g2_buf_1)
     1    0.007544    0.026317    0.052742    0.518865 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.026318    0.000195    0.519061 ^ sine_out[21] (out)
                                              0.519061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.519061   data arrival time
---------------------------------------------------------------------------------------------
                                              1.269061   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000433    0.103660 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003562    0.017414    0.109595    0.213254 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.017414    0.000256    0.213510 ^ fanout71/A (sg13g2_buf_2)
     4    0.039858    0.059398    0.076041    0.289551 ^ fanout71/X (sg13g2_buf_2)
                                                         net71 (net)
                      0.059783    0.003908    0.293459 ^ fanout70/A (sg13g2_buf_1)
     5    0.021418    0.061412    0.086820    0.380279 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.061474    0.001311    0.381590 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.011150    0.057342    0.075604    0.457195 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.057363    0.000905    0.458100 v output29/A (sg13g2_buf_1)
     1    0.008202    0.024559    0.060877    0.518977 v output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.024573    0.000532    0.519509 v sine_out[32] (out)
                                              0.519509   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.519509   data arrival time
---------------------------------------------------------------------------------------------
                                              1.269509   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027304    0.002917    0.356973 ^ fanout63/A (sg13g2_buf_8)
     8    0.044202    0.023096    0.054175    0.411148 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.023200    0.001011    0.412159 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.009877    0.026809    0.056928    0.469088 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.026843    0.000767    0.469855 v output11/A (sg13g2_buf_1)
     1    0.007575    0.022375    0.050502    0.520357 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.022376    0.000168    0.520525 v sine_out[16] (out)
                                              0.520525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.520525   data arrival time
---------------------------------------------------------------------------------------------
                                              1.270525   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021107    0.003053    0.350047 v _181_/A (sg13g2_and2_1)
     4    0.016318    0.040279    0.065322    0.415369 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040347    0.001230    0.416599 v _186_/B1 (sg13g2_a21oi_1)
     1    0.007904    0.043215    0.045540    0.462139 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.043229    0.000613    0.462752 ^ output27/A (sg13g2_buf_1)
     1    0.009066    0.030333    0.058533    0.521284 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.030345    0.000563    0.521847 ^ sine_out[30] (out)
                                              0.521847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.521847   data arrival time
---------------------------------------------------------------------------------------------
                                              1.271847   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021107    0.003053    0.350047 v _181_/A (sg13g2_and2_1)
     4    0.016318    0.040279    0.065322    0.415369 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040332    0.001057    0.416426 v _184_/B1 (sg13g2_a21oi_1)
     1    0.008388    0.044926    0.046994    0.463420 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.044942    0.000668    0.464088 ^ output25/A (sg13g2_buf_1)
     1    0.009132    0.030545    0.059190    0.523278 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.030558    0.000582    0.523860 ^ sine_out[29] (out)
                                              0.523860   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.523860   data arrival time
---------------------------------------------------------------------------------------------
                                              1.273860   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003686    0.014903    0.109354    0.213019 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.014903    0.000259    0.213278 v fanout66/A (sg13g2_buf_2)
     4    0.034363    0.044290    0.069997    0.283275 v fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.044433    0.001975    0.285250 v fanout65/A (sg13g2_buf_8)
     8    0.037539    0.020443    0.061744    0.346994 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.021107    0.003053    0.350047 v _181_/A (sg13g2_and2_1)
     4    0.016318    0.040279    0.065322    0.415369 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.040335    0.001098    0.416467 v _187_/B1 (sg13g2_o21ai_1)
     1    0.011012    0.045847    0.049299    0.465766 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.045884    0.001056    0.466821 ^ output28/A (sg13g2_buf_1)
     1    0.008633    0.029354    0.058567    0.525388 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.029365    0.000544    0.525932 ^ sine_out[31] (out)
                                              0.525932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.525932   data arrival time
---------------------------------------------------------------------------------------------
                                              1.275932   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016637    0.000705    0.104490 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.006005    0.019139    0.113433    0.217923 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.019139    0.000290    0.218212 v _236_/B (sg13g2_nand3_1)
     2    0.009221    0.032472    0.036774    0.254986 ^ _236_/Y (sg13g2_nand3_1)
                                                         _061_ (net)
                      0.032476    0.000292    0.255278 ^ _237_/B (sg13g2_nand2_1)
     1    0.004905    0.028891    0.040081    0.295360 v _237_/Y (sg13g2_nand2_1)
                                                         _062_ (net)
                      0.028895    0.000321    0.295681 v _238_/C (sg13g2_nand3_1)
     1    0.006020    0.025508    0.035387    0.331068 ^ _238_/Y (sg13g2_nand3_1)
                                                         _063_ (net)
                      0.025551    0.000842    0.331910 ^ _239_/C (sg13g2_and3_1)
     1    0.004031    0.023819    0.080161    0.412072 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.023819    0.000161    0.412233 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008645    0.044544    0.059313    0.471546 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.044558    0.000618    0.472163 v output4/A (sg13g2_buf_1)
     1    0.008148    0.024048    0.056793    0.528956 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.024062    0.000526    0.529482 v sine_out[0] (out)
                                              0.529482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.529482   data arrival time
---------------------------------------------------------------------------------------------
                                              1.279482   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027209    0.002638    0.356694 ^ _168_/A (sg13g2_nor2_1)
     2    0.007938    0.025957    0.032750    0.389444 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.025974    0.000505    0.389949 v _169_/B (sg13g2_nand2_1)
     1    0.003917    0.019590    0.026784    0.416733 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.019591    0.000155    0.416888 ^ _170_/B (sg13g2_nand2_1)
     1    0.011686    0.052956    0.056249    0.473137 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.052979    0.000897    0.474033 v output20/A (sg13g2_buf_1)
     1    0.007532    0.023112    0.058551    0.532585 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.023113    0.000195    0.532780 v sine_out[24] (out)
                                              0.532780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.532780   data arrival time
---------------------------------------------------------------------------------------------
                                              1.282780   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017245    0.001534    0.058097 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020564    0.015925    0.045130    0.103226 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015927    0.000439    0.103666 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.003753    0.017845    0.109951    0.213617 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.017845    0.000265    0.213882 ^ fanout66/A (sg13g2_buf_2)
     4    0.034831    0.052476    0.072682    0.286564 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.052617    0.002225    0.288790 ^ fanout64/A (sg13g2_buf_8)
     8    0.052338    0.026720    0.065266    0.354056 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.027209    0.002638    0.356694 ^ _168_/A (sg13g2_nor2_1)
     2    0.007938    0.025957    0.032750    0.389444 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.025970    0.000446    0.389890 v _171_/B (sg13g2_nand2_1)
     1    0.003699    0.020905    0.026366    0.416255 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.020905    0.000146    0.416401 ^ _172_/B (sg13g2_nand2_1)
     1    0.015362    0.067263    0.066954    0.483356 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.067302    0.001334    0.484690 v output21/A (sg13g2_buf_1)
     1    0.007562    0.023638    0.063059    0.547748 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.023639    0.000196    0.547944 v sine_out[25] (out)
                                              0.547944   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.547944   data arrival time
---------------------------------------------------------------------------------------------
                                              1.297944   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015527    0.046054    0.131888    0.236463 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046090    0.001177    0.237640 ^ fanout72/A (sg13g2_buf_8)
     8    0.040816    0.022707    0.059561    0.297201 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024567    0.004877    0.302079 ^ _142_/B (sg13g2_or2_1)
     7    0.037308    0.100622    0.104929    0.407008 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100760    0.003046    0.410054 ^ _143_/B (sg13g2_nor2_1)
     2    0.007563    0.024447    0.048758    0.458812 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024472    0.000450    0.459262 v _147_/A (sg13g2_nand2_1)
     2    0.008437    0.029411    0.031758    0.491021 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.029451    0.000850    0.491871 ^ _149_/B (sg13g2_nand2_1)
     1    0.005613    0.031173    0.041272    0.533143 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.031203    0.000742    0.533885 v output10/A (sg13g2_buf_1)
     1    0.007567    0.022474    0.051834    0.585719 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.022475    0.000196    0.585916 v sine_out[15] (out)
                                              0.585916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.585916   data arrival time
---------------------------------------------------------------------------------------------
                                              1.335915   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.015625    0.020944    0.009370    0.009370 ^ clk (in)
                                                         clk (net)
                      0.020979    0.000000    0.009370 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024436    0.017184    0.047193    0.056563 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.017248    0.001549    0.058112 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023005    0.016628    0.045673    0.103785 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016640    0.000791    0.104576 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.015527    0.046054    0.131888    0.236463 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.046090    0.001177    0.237640 ^ fanout72/A (sg13g2_buf_8)
     8    0.040816    0.022707    0.059561    0.297201 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024567    0.004877    0.302079 ^ _142_/B (sg13g2_or2_1)
     7    0.037308    0.100622    0.104929    0.407008 ^ _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.100760    0.003046    0.410054 ^ _143_/B (sg13g2_nor2_1)
     2    0.007563    0.024447    0.048758    0.458812 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024472    0.000445    0.459258 v _144_/B (sg13g2_nand2_1)
     2    0.010739    0.035890    0.039177    0.498435 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.035905    0.000599    0.499035 ^ _145_/B (sg13g2_nand2_1)
     1    0.006137    0.033766    0.044595    0.543630 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.033787    0.000382    0.544012 v output9/A (sg13g2_buf_1)
     1    0.007565    0.022554    0.052635    0.596647 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.022556    0.000197    0.596844 v sine_out[14] (out)
                                              0.596844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.596844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.346844   slack (MET)



