m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/simulation/modelsim
vFetch_Adder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1622570172
!i10b 1
!s100 FTT<PinXOL_;`e0d?_W_c3
Iz[VP?LJ`P>3Rb]]zdWFQR0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 Fetch_Adder_sv_unit
S1
R0
w1622568005
8C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv
FC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1622570172.000000
!s107 C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor|C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Adder.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor
Z8 tCvgOpt 0
n@fetch_@adder
vFetch_Stage
R1
Z9 !s110 1622570173
!i10b 1
!s100 Ek`9cAL3SBN4_zdU=8doK2
IQXU<:GNnfSndO06=l263Z2
R3
!s105 Fetch_Stage_sv_unit
S1
R0
w1622350385
8C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv
FC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor|C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Fetch_Stage.sv|
!i113 1
R6
R7
R8
n@fetch_@stage
vInstr_Mem
R1
R9
!i10b 1
!s100 Blod[mLG7WTzhJ9DgVk5X3
IORBL^mc:Kae>bl[gS6Ai^2
R3
!s105 Instr_Mem_sv_unit
S1
R0
w1622570156
8C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv
FC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv
L0 1
R4
r1
!s85 0
31
Z10 !s108 1622570173.000000
!s107 C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor|C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Instr_Mem.sv|
!i113 1
R6
R7
R8
n@instr_@mem
vPC_Register
R1
R2
!i10b 1
!s100 @ef;eG=WILJeXDo<eKO`i2
IZjW51a>]Fmnk_NZX2mjm51
R3
!s105 PC_Register_sv_unit
S1
R0
w1622567750
8C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv
FC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor|C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/PC_Register.sv|
!i113 1
R6
R7
R8
n@p@c_@register
vVectorProcessor
R1
R9
!i10b 1
!s100 V@5ZIdCG6n^N;K@zh5iEV0
IFOlDVoDfgUO?6BfdzAdOM0
R3
!s105 VectorProcessor_sv_unit
S1
R0
w1622568445
8C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv
FC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv
L0 1
R4
r1
!s85 0
31
R10
!s107 C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor|C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/VectorProcessor.sv|
!i113 1
R6
R7
R8
n@vector@processor
vVectorProcessor_tb
R1
R2
!i10b 1
!s100 VPWg`Rf_LofND[T[XiVba0
IM1n>H9YNYNdW2`>nAIHAc2
R3
!s105 VectorProcessor_tb_sv_unit
S1
R0
w1622569118
8C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv
FC:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench|C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench/VectorProcessor_tb.sv|
!i113 1
R6
!s92 -sv -work work +incdir+C:/Users/victo/Desktop/pruebaQuartus/VectorProcessor/Testbench
R8
n@vector@processor_tb
