<stg><name>aes128_add_round_key</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_15_3, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond = icmp eq i5 %i, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %3, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp = zext i5 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %round_key_addr = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="round_key_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
:2  %round_key_load = load i8* %round_key_addr, align 1

]]></Node>
<StgValue><ssdm name="round_key_load"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_addr = getelementptr [16 x i8]* %state, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="5">
<![CDATA[
:7  %tmp_16 = trunc i5 %i to i4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %i_15_s = or i4 %tmp_16, 1

]]></Node>
<StgValue><ssdm name="i_15_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
:9  %tmp_1 = zext i4 %i_15_s to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %round_key_addr_16 = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="round_key_addr_16"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:11  %round_key_load_1 = load i8* %round_key_addr_16, align 1

]]></Node>
<StgValue><ssdm name="round_key_load_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %state_addr_34 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="state_addr_34"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:13  %state_load_1 = load i8* %state_addr_34, align 1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:32  %i_15_3 = add i5 4, %i

]]></Node>
<StgValue><ssdm name="i_15_3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="4">
<![CDATA[
:2  %round_key_load = load i8* %round_key_addr, align 1

]]></Node>
<StgValue><ssdm name="round_key_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="4">
<![CDATA[
:4  %state_load = load i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_s = xor i8 %state_load, %round_key_load

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="4">
<![CDATA[
:11  %round_key_load_1 = load i8* %round_key_addr_16, align 1

]]></Node>
<StgValue><ssdm name="round_key_load_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
:13  %state_load_1 = load i8* %state_addr_34, align 1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14  %tmp_1_4 = xor i8 %state_load_1, %round_key_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_4"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:16  %i_15_1 = or i4 %tmp_16, 2

]]></Node>
<StgValue><ssdm name="i_15_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="4">
<![CDATA[
:17  %tmp_2 = zext i4 %i_15_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %round_key_addr_17 = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="round_key_addr_17"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:19  %round_key_load_2 = load i8* %round_key_addr_17, align 1

]]></Node>
<StgValue><ssdm name="round_key_load_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %state_addr_35 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="state_addr_35"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:21  %state_load_2 = load i8* %state_addr_35, align 1

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:24  %i_15_2 = or i4 %tmp_16, 3

]]></Node>
<StgValue><ssdm name="i_15_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:25  %tmp_3 = zext i4 %i_15_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %round_key_addr_18 = getelementptr [16 x i8]* %round_key, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="round_key_addr_18"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:27  %round_key_load_3 = load i8* %round_key_addr_18, align 1

]]></Node>
<StgValue><ssdm name="round_key_load_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %state_addr_36 = getelementptr [16 x i8]* %state, i64 0, i64 %tmp_3

]]></Node>
<StgValue><ssdm name="state_addr_36"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:29  %state_load_3 = load i8* %state_addr_36, align 1

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %tmp_s, i8* %state_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:15  store i8 %tmp_1_4, i8* %state_addr_34, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="4">
<![CDATA[
:19  %round_key_load_2 = load i8* %round_key_addr_17, align 1

]]></Node>
<StgValue><ssdm name="round_key_load_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4">
<![CDATA[
:21  %state_load_2 = load i8* %state_addr_35, align 1

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:22  %tmp_2_5 = xor i8 %state_load_2, %round_key_load_2

]]></Node>
<StgValue><ssdm name="tmp_2_5"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:27  %round_key_load_3 = load i8* %round_key_addr_18, align 1

]]></Node>
<StgValue><ssdm name="round_key_load_3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4">
<![CDATA[
:29  %state_load_3 = load i8* %state_addr_36, align 1

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:30  %tmp_3_6 = xor i8 %state_load_3, %round_key_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:23  store i8 %tmp_2_5, i8* %state_addr_35, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:31  store i8 %tmp_3_6, i8* %state_addr_36, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="state" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="state"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="round_key" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="round_key"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="64" from="StgValue_6" to="i" fromId="6" toId="7">
</dataflow>
<dataflow id="65" from="i_15_3" to="i" fromId="23" toId="7">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="66" from="StgValue_53" to="i" fromId="53" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="67" toId="8">
</dataflow>
<dataflow id="70" from="StgValue_69" to="empty" fromId="69" toId="8">
</dataflow>
<dataflow id="71" from="StgValue_69" to="empty" fromId="69" toId="8">
</dataflow>
<dataflow id="72" from="StgValue_69" to="empty" fromId="69" toId="8">
</dataflow>
<dataflow id="73" from="i" to="exitcond" fromId="7" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="exitcond" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="exitcond" to="StgValue_10" fromId="9" toId="10">
</dataflow>
<dataflow id="77" from="i" to="tmp" fromId="7" toId="11">
</dataflow>
<dataflow id="78" from="round_key" to="round_key_addr" fromId="61" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="round_key_addr" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="tmp" to="round_key_addr" fromId="11" toId="12">
</dataflow>
<dataflow id="82" from="round_key_addr" to="round_key_load" fromId="12" toId="13">
</dataflow>
<dataflow id="83" from="state" to="state_addr" fromId="60" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_79" to="state_addr" fromId="79" toId="14">
</dataflow>
<dataflow id="85" from="tmp" to="state_addr" fromId="11" toId="14">
</dataflow>
<dataflow id="86" from="state_addr" to="state_load" fromId="14" toId="15">
</dataflow>
<dataflow id="87" from="i" to="tmp_16" fromId="7" toId="16">
</dataflow>
<dataflow id="88" from="tmp_16" to="i_15_s" fromId="16" toId="17">
</dataflow>
<dataflow id="90" from="StgValue_89" to="i_15_s" fromId="89" toId="17">
</dataflow>
<dataflow id="91" from="i_15_s" to="tmp_1" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="round_key" to="round_key_addr_16" fromId="61" toId="19">
</dataflow>
<dataflow id="93" from="StgValue_79" to="round_key_addr_16" fromId="79" toId="19">
</dataflow>
<dataflow id="94" from="tmp_1" to="round_key_addr_16" fromId="18" toId="19">
</dataflow>
<dataflow id="95" from="round_key_addr_16" to="round_key_load_1" fromId="19" toId="20">
</dataflow>
<dataflow id="96" from="state" to="state_addr_34" fromId="60" toId="21">
</dataflow>
<dataflow id="97" from="StgValue_79" to="state_addr_34" fromId="79" toId="21">
</dataflow>
<dataflow id="98" from="tmp_1" to="state_addr_34" fromId="18" toId="21">
</dataflow>
<dataflow id="99" from="state_addr_34" to="state_load_1" fromId="21" toId="22">
</dataflow>
<dataflow id="101" from="StgValue_100" to="i_15_3" fromId="100" toId="23">
</dataflow>
<dataflow id="102" from="i" to="i_15_3" fromId="7" toId="23">
</dataflow>
<dataflow id="103" from="round_key_addr" to="round_key_load" fromId="12" toId="25">
</dataflow>
<dataflow id="104" from="state_addr" to="state_load" fromId="14" toId="26">
</dataflow>
<dataflow id="105" from="state_load" to="tmp_s" fromId="26" toId="27">
</dataflow>
<dataflow id="106" from="round_key_load" to="tmp_s" fromId="25" toId="27">
</dataflow>
<dataflow id="107" from="round_key_addr_16" to="round_key_load_1" fromId="19" toId="28">
</dataflow>
<dataflow id="108" from="state_addr_34" to="state_load_1" fromId="21" toId="29">
</dataflow>
<dataflow id="109" from="state_load_1" to="tmp_1_4" fromId="29" toId="30">
</dataflow>
<dataflow id="110" from="round_key_load_1" to="tmp_1_4" fromId="28" toId="30">
</dataflow>
<dataflow id="111" from="tmp_16" to="i_15_1" fromId="16" toId="31">
</dataflow>
<dataflow id="113" from="StgValue_112" to="i_15_1" fromId="112" toId="31">
</dataflow>
<dataflow id="114" from="i_15_1" to="tmp_2" fromId="31" toId="32">
</dataflow>
<dataflow id="115" from="round_key" to="round_key_addr_17" fromId="61" toId="33">
</dataflow>
<dataflow id="116" from="StgValue_79" to="round_key_addr_17" fromId="79" toId="33">
</dataflow>
<dataflow id="117" from="tmp_2" to="round_key_addr_17" fromId="32" toId="33">
</dataflow>
<dataflow id="118" from="round_key_addr_17" to="round_key_load_2" fromId="33" toId="34">
</dataflow>
<dataflow id="119" from="state" to="state_addr_35" fromId="60" toId="35">
</dataflow>
<dataflow id="120" from="StgValue_79" to="state_addr_35" fromId="79" toId="35">
</dataflow>
<dataflow id="121" from="tmp_2" to="state_addr_35" fromId="32" toId="35">
</dataflow>
<dataflow id="122" from="state_addr_35" to="state_load_2" fromId="35" toId="36">
</dataflow>
<dataflow id="123" from="tmp_16" to="i_15_2" fromId="16" toId="37">
</dataflow>
<dataflow id="125" from="StgValue_124" to="i_15_2" fromId="124" toId="37">
</dataflow>
<dataflow id="126" from="i_15_2" to="tmp_3" fromId="37" toId="38">
</dataflow>
<dataflow id="127" from="round_key" to="round_key_addr_18" fromId="61" toId="39">
</dataflow>
<dataflow id="128" from="StgValue_79" to="round_key_addr_18" fromId="79" toId="39">
</dataflow>
<dataflow id="129" from="tmp_3" to="round_key_addr_18" fromId="38" toId="39">
</dataflow>
<dataflow id="130" from="round_key_addr_18" to="round_key_load_3" fromId="39" toId="40">
</dataflow>
<dataflow id="131" from="state" to="state_addr_36" fromId="60" toId="41">
</dataflow>
<dataflow id="132" from="StgValue_79" to="state_addr_36" fromId="79" toId="41">
</dataflow>
<dataflow id="133" from="tmp_3" to="state_addr_36" fromId="38" toId="41">
</dataflow>
<dataflow id="134" from="state_addr_36" to="state_load_3" fromId="41" toId="42">
</dataflow>
<dataflow id="135" from="tmp_s" to="StgValue_43" fromId="27" toId="43">
</dataflow>
<dataflow id="136" from="state_addr" to="StgValue_43" fromId="14" toId="43">
</dataflow>
<dataflow id="137" from="tmp_1_4" to="StgValue_44" fromId="30" toId="44">
</dataflow>
<dataflow id="138" from="state_addr_34" to="StgValue_44" fromId="21" toId="44">
</dataflow>
<dataflow id="139" from="round_key_addr_17" to="round_key_load_2" fromId="33" toId="45">
</dataflow>
<dataflow id="140" from="state_addr_35" to="state_load_2" fromId="35" toId="46">
</dataflow>
<dataflow id="141" from="state_load_2" to="tmp_2_5" fromId="46" toId="47">
</dataflow>
<dataflow id="142" from="round_key_load_2" to="tmp_2_5" fromId="45" toId="47">
</dataflow>
<dataflow id="143" from="round_key_addr_18" to="round_key_load_3" fromId="39" toId="48">
</dataflow>
<dataflow id="144" from="state_addr_36" to="state_load_3" fromId="41" toId="49">
</dataflow>
<dataflow id="145" from="state_load_3" to="tmp_3_6" fromId="49" toId="50">
</dataflow>
<dataflow id="146" from="round_key_load_3" to="tmp_3_6" fromId="48" toId="50">
</dataflow>
<dataflow id="147" from="tmp_2_5" to="StgValue_51" fromId="47" toId="51">
</dataflow>
<dataflow id="148" from="state_addr_35" to="StgValue_51" fromId="35" toId="51">
</dataflow>
<dataflow id="149" from="tmp_3_6" to="StgValue_52" fromId="50" toId="52">
</dataflow>
<dataflow id="150" from="state_addr_36" to="StgValue_52" fromId="41" toId="52">
</dataflow>
<dataflow id="151" from="exitcond" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
