// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/14/2019 18:16:02"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module relogio (
	LEDG,
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	SW,
	KEY,
	DADO,
	RAM_DADO,
	ENDERECO,
	WENABLE);
output 	[7:0] LEDG;
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
input 	[3:0] SW;
input 	[3:0] KEY;
output 	[3:0] DADO;
output 	[3:0] RAM_DADO;
output 	[7:0] ENDERECO;
output 	WENABLE;

// Design Ports Information
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DADO[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DADO[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DADO[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DADO[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_DADO[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_DADO[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_DADO[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RAM_DADO[3]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[0]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[1]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[3]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[4]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[6]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENDERECO[7]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WENABLE	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RELOGIO_MK1_v.sdo");
// synopsys translate_on

wire \SW[3]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \DADO[0]~output_o ;
wire \DADO[1]~output_o ;
wire \DADO[2]~output_o ;
wire \DADO[3]~output_o ;
wire \RAM_DADO[0]~output_o ;
wire \RAM_DADO[1]~output_o ;
wire \RAM_DADO[2]~output_o ;
wire \RAM_DADO[3]~output_o ;
wire \ENDERECO[0]~output_o ;
wire \ENDERECO[1]~output_o ;
wire \ENDERECO[2]~output_o ;
wire \ENDERECO[3]~output_o ;
wire \ENDERECO[4]~output_o ;
wire \ENDERECO[5]~output_o ;
wire \ENDERECO[6]~output_o ;
wire \ENDERECO[7]~output_o ;
wire \WENABLE~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \CPU|PC|DOUT[0]~8_combout ;
wire \CPU|PC|DOUT[0]~9 ;
wire \CPU|PC|DOUT[1]~10_combout ;
wire \CPU|PC|DOUT[5]~19 ;
wire \CPU|PC|DOUT[6]~20_combout ;
wire \CPU|PC|DOUT[6]~21 ;
wire \CPU|PC|DOUT[7]~22_combout ;
wire \CPU|ROM|memROM~60_combout ;
wire \CPU|ROM|memROM~64_combout ;
wire \CPU|ROM|memROM~63_combout ;
wire \CPU|ROM|memROM~186_combout ;
wire \CPU|ROM|memROM~65_combout ;
wire \KEY[0]~input_o ;
wire \CPU|ROM|memROM~14_combout ;
wire \CPU|ROM|memROM~13_combout ;
wire \CPU|ROM|memROM~203_combout ;
wire \CPU|ROM|memROM~204_combout ;
wire \CPU|ROM|memROM~15_combout ;
wire \CPU|ROM|memROM~20_combout ;
wire \CPU|ROM|memROM~16_combout ;
wire \CPU|ROM|memROM~17_combout ;
wire \CPU|ROM|memROM~18_combout ;
wire \CPU|ROM|memROM~202_combout ;
wire \CPU|ROM|memROM~19_combout ;
wire \CPU|ROM|memROM~22_combout ;
wire \CPU|ROM|memROM~21_combout ;
wire \CPU|ROM|memROM~23_combout ;
wire \CPU|ROM|memROM~184_combout ;
wire \CPU|ROM|memROM~24_combout ;
wire \CPU|ROM|memROM~185_combout ;
wire \CPU|ROM|memROM~42_combout ;
wire \CPU|ROM|memROM~43_combout ;
wire \CPU|ROM|memROM~39_combout ;
wire \CPU|ROM|memROM~40_combout ;
wire \CPU|ROM|memROM~41_combout ;
wire \CPU|ROM|memROM~44_combout ;
wire \DECODER|Equal1~0_combout ;
wire \CPU|ROM|memROM~118_combout ;
wire \CPU|ROM|memROM~120_combout ;
wire \CPU|ROM|memROM~119_combout ;
wire \CPU|ROM|memROM~121_combout ;
wire \CPU|ROM|memROM~122_combout ;
wire \CPU|ROM|memROM~123_combout ;
wire \CPU|ROM|memROM~114_combout ;
wire \CPU|ROM|memROM~188_combout ;
wire \CPU|ROM|memROM~115_combout ;
wire \CPU|ROM|memROM~116_combout ;
wire \CPU|ROM|memROM~112_combout ;
wire \CPU|ROM|memROM~113_combout ;
wire \CPU|ROM|memROM~117_combout ;
wire \CPU|ROM|memROM~124_combout ;
wire \CPU|ROM|memROM~109_combout ;
wire \CPU|ROM|memROM~108_combout ;
wire \CPU|ROM|memROM~110_combout ;
wire \CPU|ROM|memROM~102_combout ;
wire \CPU|ROM|memROM~104_combout ;
wire \CPU|ROM|memROM~103_combout ;
wire \CPU|ROM|memROM~105_combout ;
wire \CPU|ROM|memROM~106_combout ;
wire \CPU|ROM|memROM~107_combout ;
wire \CPU|ROM|memROM~111_combout ;
wire \CPU|ROM|memROM~100_combout ;
wire \CPU|ROM|memROM~96_combout ;
wire \CPU|ROM|memROM~98_combout ;
wire \CPU|ROM|memROM~97_combout ;
wire \CPU|ROM|memROM~99_combout ;
wire \CPU|ROM|memROM~101_combout ;
wire \CPU|ROM|memROM~187_combout ;
wire \DECODER|SAIDA_DE_DADOS~0_combout ;
wire \CPU|ROM|memROM~148_combout ;
wire \CPU|ROM|memROM~146_combout ;
wire \CPU|ROM|memROM~145_combout ;
wire \CPU|ROM|memROM~147_combout ;
wire \CPU|ROM|memROM~149_combout ;
wire \CPU|ROM|memROM~150_combout ;
wire \CPU|ROM|memROM~154_combout ;
wire \CPU|ROM|memROM~152_combout ;
wire \CPU|ROM|memROM~151_combout ;
wire \CPU|ROM|memROM~153_combout ;
wire \CPU|ROM|memROM~155_combout ;
wire \CPU|ROM|memROM~156_combout ;
wire \CPU|ROM|memROM~157_combout ;
wire \CPU|ROM|memROM~158_combout ;
wire \CPU|ROM|memROM~143_combout ;
wire \CPU|ROM|memROM~144_combout ;
wire \CPU|ROM|memROM~159_combout ;
wire \CPU|ACU|DOUT[3]~0_combout ;
wire \CPU|ROM|memROM~161_combout ;
wire \CPU|ROM|memROM~160_combout ;
wire \CPU|ROM|memROM~162_combout ;
wire \CPU|ROM|memROM~163_combout ;
wire \CPU|ROM|memROM~164_combout ;
wire \CPU|ROM|memROM~166_combout ;
wire \CPU|ROM|memROM~165_combout ;
wire \CPU|ROM|memROM~167_combout ;
wire \CPU|ROM|memROM~189_combout ;
wire \CPU|ROM|memROM~168_combout ;
wire \CPU|ULA|Add0~0_combout ;
wire \CPU|MUX|saida_MUX[0]~0_combout ;
wire \DECODER|HabRAM_write~0_combout ;
wire \RAM_USAVEL|ram~1741_combout ;
wire \CPU|ROM|memROM~45_combout ;
wire \CPU|ROM|memROM~46_combout ;
wire \CPU|ROM|memROM~47_combout ;
wire \CPU|ROM|memROM~50_combout ;
wire \CPU|ROM|memROM~51_combout ;
wire \CPU|ROM|memROM~52_combout ;
wire \CPU|ROM|memROM~48_combout ;
wire \CPU|ROM|memROM~49_combout ;
wire \CPU|ROM|memROM~53_combout ;
wire \CPU|ROM|memROM~57_combout ;
wire \CPU|ROM|memROM~54_combout ;
wire \CPU|ROM|memROM~55_combout ;
wire \CPU|ROM|memROM~56_combout ;
wire \CPU|ROM|memROM~58_combout ;
wire \CPU|ROM|memROM~200_combout ;
wire \CPU|ROM|memROM~201_combout ;
wire \CPU|ROM|memROM~30_combout ;
wire \CPU|ROM|memROM~29_combout ;
wire \CPU|ROM|memROM~28_combout ;
wire \CPU|ROM|memROM~31_combout ;
wire \CPU|ROM|memROM~32_combout ;
wire \CPU|ROM|memROM~36_combout ;
wire \CPU|ROM|memROM~33_combout ;
wire \CPU|ROM|memROM~34_combout ;
wire \CPU|ROM|memROM~35_combout ;
wire \CPU|ROM|memROM~37_combout ;
wire \CPU|ROM|memROM~26_combout ;
wire \CPU|ROM|memROM~27_combout ;
wire \CPU|ROM|memROM~38_combout ;
wire \RAM_USAVEL|ram~1869_combout ;
wire \RAM_USAVEL|ram~1883_combout ;
wire \RAM_USAVEL|ram~637_q ;
wire \RAM_USAVEL|ram~1786_combout ;
wire \RAM_USAVEL|ram~1886_combout ;
wire \RAM_USAVEL|ram~893_q ;
wire \RAM_USAVEL|ram~1871_combout ;
wire \RAM_USAVEL|ram~1884_combout ;
wire \RAM_USAVEL|ram~877_q ;
wire \RAM_USAVEL|ram~1885_combout ;
wire \RAM_USAVEL|ram~621_q ;
wire \RAM_USAVEL|ram~1128_combout ;
wire \RAM_USAVEL|ram~1129_combout ;
wire \RAM_USAVEL|ram~1751_combout ;
wire \RAM_USAVEL|ram~1875_combout ;
wire \RAM_USAVEL|ram~573_q ;
wire \RAM_USAVEL|ram~829feeder_combout ;
wire \RAM_USAVEL|ram~1791_combout ;
wire \RAM_USAVEL|ram~1878_combout ;
wire \RAM_USAVEL|ram~829_q ;
wire \RAM_USAVEL|ram~1877_combout ;
wire \RAM_USAVEL|ram~557_q ;
wire \RAM_USAVEL|ram~813feeder_combout ;
wire \RAM_USAVEL|ram~1876_combout ;
wire \RAM_USAVEL|ram~813_q ;
wire \RAM_USAVEL|ram~1123_combout ;
wire \RAM_USAVEL|ram~1124_combout ;
wire \RAM_USAVEL|ram~1771_combout ;
wire \RAM_USAVEL|ram~1879_combout ;
wire \RAM_USAVEL|ram~61_q ;
wire \RAM_USAVEL|ram~1728_combout ;
wire \RAM_USAVEL|ram~1882_combout ;
wire \RAM_USAVEL|ram~317_q ;
wire \RAM_USAVEL|ram~1880_combout ;
wire \RAM_USAVEL|ram~301_q ;
wire \RAM_USAVEL|ram~1881_combout ;
wire \RAM_USAVEL|ram~45_q ;
wire \RAM_USAVEL|ram~1125_combout ;
wire \RAM_USAVEL|ram~1126_combout ;
wire \RAM_USAVEL|ram~1127_combout ;
wire \RAM_USAVEL|ram~1725_combout ;
wire \RAM_USAVEL|ram~1874_combout ;
wire \RAM_USAVEL|ram~381_q ;
wire \RAM_USAVEL|ram~1761_combout ;
wire \RAM_USAVEL|ram~1870_combout ;
wire \RAM_USAVEL|ram~125_q ;
wire \RAM_USAVEL|ram~365feeder_combout ;
wire \RAM_USAVEL|ram~1872_combout ;
wire \RAM_USAVEL|ram~365_q ;
wire \RAM_USAVEL|ram~1873_combout ;
wire \RAM_USAVEL|ram~109_q ;
wire \RAM_USAVEL|ram~1121_combout ;
wire \RAM_USAVEL|ram~1122_combout ;
wire \RAM_USAVEL|ram~1130_combout ;
wire \RAM_USAVEL|ram~1781_combout ;
wire \RAM_USAVEL|ram~1887_combout ;
wire \RAM_USAVEL|ram~1901_combout ;
wire \RAM_USAVEL|ram~925_q ;
wire \RAM_USAVEL|ram~1796_combout ;
wire \RAM_USAVEL|ram~1904_combout ;
wire \RAM_USAVEL|ram~989_q ;
wire \RAM_USAVEL|ram~1889_combout ;
wire \RAM_USAVEL|ram~1902_combout ;
wire \RAM_USAVEL|ram~973_q ;
wire \RAM_USAVEL|ram~1903_combout ;
wire \RAM_USAVEL|ram~909_q ;
wire \RAM_USAVEL|ram~1138_combout ;
wire \RAM_USAVEL|ram~1139_combout ;
wire \RAM_USAVEL|ram~1756_combout ;
wire \RAM_USAVEL|ram~1892_combout ;
wire \RAM_USAVEL|ram~733_q ;
wire \RAM_USAVEL|ram~1746_combout ;
wire \RAM_USAVEL|ram~1888_combout ;
wire \RAM_USAVEL|ram~669_q ;
wire \RAM_USAVEL|ram~1890_combout ;
wire \RAM_USAVEL|ram~717_q ;
wire \RAM_USAVEL|ram~1891_combout ;
wire \RAM_USAVEL|ram~653_q ;
wire \RAM_USAVEL|ram~1131_combout ;
wire \RAM_USAVEL|ram~1132_combout ;
wire \RAM_USAVEL|ram~413feeder_combout ;
wire \RAM_USAVEL|ram~1720_combout ;
wire \RAM_USAVEL|ram~1893_combout ;
wire \RAM_USAVEL|ram~413_q ;
wire \RAM_USAVEL|ram~1717_combout ;
wire \RAM_USAVEL|ram~1896_combout ;
wire \RAM_USAVEL|ram~477_q ;
wire \RAM_USAVEL|ram~1894_combout ;
wire \RAM_USAVEL|ram~461_q ;
wire \RAM_USAVEL|ram~1895_combout ;
wire \RAM_USAVEL|ram~397_q ;
wire \RAM_USAVEL|ram~1133_combout ;
wire \RAM_USAVEL|ram~1134_combout ;
wire \RAM_USAVEL|ram~1766_combout ;
wire \RAM_USAVEL|ram~1897_combout ;
wire \RAM_USAVEL|ram~157_q ;
wire \RAM_USAVEL|ram~1776_combout ;
wire \RAM_USAVEL|ram~1900_combout ;
wire \RAM_USAVEL|ram~221_q ;
wire \RAM_USAVEL|ram~1898_combout ;
wire \RAM_USAVEL|ram~205_q ;
wire \RAM_USAVEL|ram~1899_combout ;
wire \RAM_USAVEL|ram~141_q ;
wire \RAM_USAVEL|ram~1135_combout ;
wire \RAM_USAVEL|ram~1136_combout ;
wire \RAM_USAVEL|ram~1137_combout ;
wire \RAM_USAVEL|ram~1140_combout ;
wire \RAM_USAVEL|ram~1917_combout ;
wire \RAM_USAVEL|ram~349_q ;
wire \RAM_USAVEL|ram~1920_combout ;
wire \RAM_USAVEL|ram~861_q ;
wire \RAM_USAVEL|ram~845feeder_combout ;
wire \RAM_USAVEL|ram~1918_combout ;
wire \RAM_USAVEL|ram~845_q ;
wire \RAM_USAVEL|ram~1919_combout ;
wire \RAM_USAVEL|ram~333_q ;
wire \RAM_USAVEL|ram~1148_combout ;
wire \RAM_USAVEL|ram~1149_combout ;
wire \RAM_USAVEL|ram~1905_combout ;
wire \RAM_USAVEL|ram~285_q ;
wire \RAM_USAVEL|ram~1908_combout ;
wire \RAM_USAVEL|ram~797_q ;
wire \RAM_USAVEL|ram~1907_combout ;
wire \RAM_USAVEL|ram~269_q ;
wire \RAM_USAVEL|ram~1906_combout ;
wire \RAM_USAVEL|ram~781_q ;
wire \RAM_USAVEL|ram~1141_combout ;
wire \RAM_USAVEL|ram~1142_combout ;
wire \RAM_USAVEL|ram~1909_combout ;
wire \RAM_USAVEL|ram~93_q ;
wire \RAM_USAVEL|ram~1912_combout ;
wire \RAM_USAVEL|ram~605_q ;
wire \RAM_USAVEL|ram~1910_combout ;
wire \RAM_USAVEL|ram~589_q ;
wire \RAM_USAVEL|ram~1911_combout ;
wire \RAM_USAVEL|ram~77_q ;
wire \RAM_USAVEL|ram~1143_combout ;
wire \RAM_USAVEL|ram~1144_combout ;
wire \RAM_USAVEL|ram~1913_combout ;
wire \RAM_USAVEL|ram~29_q ;
wire \RAM_USAVEL|ram~1916_combout ;
wire \RAM_USAVEL|ram~541_q ;
wire \RAM_USAVEL|ram~1914_combout ;
wire \RAM_USAVEL|ram~525_q ;
wire \RAM_USAVEL|ram~1915_combout ;
wire \RAM_USAVEL|ram~13_q ;
wire \RAM_USAVEL|ram~1145_combout ;
wire \RAM_USAVEL|ram~1146_combout ;
wire \RAM_USAVEL|ram~1147_combout ;
wire \RAM_USAVEL|ram~1150_combout ;
wire \RAM_USAVEL|ram~1151_combout ;
wire \RAM_USAVEL|ram~1924_combout ;
wire \RAM_USAVEL|ram~957_q ;
wire \RAM_USAVEL|ram~1921_combout ;
wire \RAM_USAVEL|ram~445_q ;
wire \RAM_USAVEL|ram~1922_combout ;
wire \RAM_USAVEL|ram~941_q ;
wire \RAM_USAVEL|ram~1923_combout ;
wire \RAM_USAVEL|ram~429_q ;
wire \RAM_USAVEL|ram~1152_combout ;
wire \RAM_USAVEL|ram~1153_combout ;
wire \RAM_USAVEL|ram~1936_combout ;
wire \RAM_USAVEL|ram~1021_q ;
wire \RAM_USAVEL|ram~1933_combout ;
wire \RAM_USAVEL|ram~509_q ;
wire \RAM_USAVEL|ram~1934_combout ;
wire \RAM_USAVEL|ram~1005_q ;
wire \RAM_USAVEL|ram~1935_combout ;
wire \RAM_USAVEL|ram~493_q ;
wire \RAM_USAVEL|ram~1159_combout ;
wire \RAM_USAVEL|ram~1160_combout ;
wire \RAM_USAVEL|ram~1929_combout ;
wire \RAM_USAVEL|ram~189_q ;
wire \RAM_USAVEL|ram~1932_combout ;
wire \RAM_USAVEL|ram~701_q ;
wire \RAM_USAVEL|ram~1930_combout ;
wire \RAM_USAVEL|ram~685_q ;
wire \RAM_USAVEL|ram~1931_combout ;
wire \RAM_USAVEL|ram~173_q ;
wire \RAM_USAVEL|ram~1156_combout ;
wire \RAM_USAVEL|ram~1157_combout ;
wire \RAM_USAVEL|ram~1925_combout ;
wire \RAM_USAVEL|ram~253_q ;
wire \RAM_USAVEL|ram~1928_combout ;
wire \RAM_USAVEL|ram~765_q ;
wire \RAM_USAVEL|ram~1926_combout ;
wire \RAM_USAVEL|ram~749_q ;
wire \RAM_USAVEL|ram~1927_combout ;
wire \RAM_USAVEL|ram~237_q ;
wire \RAM_USAVEL|ram~1154_combout ;
wire \RAM_USAVEL|ram~1155_combout ;
wire \RAM_USAVEL|ram~1158_combout ;
wire \RAM_USAVEL|ram~1161_combout ;
wire \RAM_USAVEL|ram~1162_combout ;
wire \RAM_USAVEL|ram~1801_combout ;
wire \RAM_USAVEL|ram~1853_combout ;
wire \RAM_USAVEL|ram~257_q ;
wire \RAM_USAVEL|ram~1856_combout ;
wire \RAM_USAVEL|ram~513_q ;
wire \RAM_USAVEL|ram~1803_combout ;
wire \RAM_USAVEL|ram~1854_combout ;
wire \RAM_USAVEL|ram~481_q ;
wire \RAM_USAVEL|ram~1855_combout ;
wire \RAM_USAVEL|ram~225_q ;
wire \RAM_USAVEL|ram~1110_combout ;
wire \RAM_USAVEL|ram~1111_combout ;
wire \RAM_USAVEL|ram~1025feeder_combout ;
wire \RAM_USAVEL|ram~1868_combout ;
wire \RAM_USAVEL|ram~1025_q ;
wire \RAM_USAVEL|ram~1865_combout ;
wire \RAM_USAVEL|ram~769_q ;
wire \RAM_USAVEL|ram~1866_combout ;
wire \RAM_USAVEL|ram~993_q ;
wire \RAM_USAVEL|ram~1867_combout ;
wire \RAM_USAVEL|ram~737_q ;
wire \RAM_USAVEL|ram~1117_combout ;
wire \RAM_USAVEL|ram~1118_combout ;
wire \RAM_USAVEL|ram~129feeder_combout ;
wire \RAM_USAVEL|ram~1861_combout ;
wire \RAM_USAVEL|ram~129_q ;
wire \RAM_USAVEL|ram~1864_combout ;
wire \RAM_USAVEL|ram~385_q ;
wire \RAM_USAVEL|ram~1862_combout ;
wire \RAM_USAVEL|ram~353_q ;
wire \RAM_USAVEL|ram~1863_combout ;
wire \RAM_USAVEL|ram~97_q ;
wire \RAM_USAVEL|ram~1114_combout ;
wire \RAM_USAVEL|ram~1115_combout ;
wire \RAM_USAVEL|ram~897feeder_combout ;
wire \RAM_USAVEL|ram~1860_combout ;
wire \RAM_USAVEL|ram~897_q ;
wire \RAM_USAVEL|ram~1857_combout ;
wire \RAM_USAVEL|ram~641_q ;
wire \RAM_USAVEL|ram~865feeder_combout ;
wire \RAM_USAVEL|ram~1858_combout ;
wire \RAM_USAVEL|ram~865_q ;
wire \RAM_USAVEL|ram~1859_combout ;
wire \RAM_USAVEL|ram~609_q ;
wire \RAM_USAVEL|ram~1112_combout ;
wire \RAM_USAVEL|ram~1113_combout ;
wire \RAM_USAVEL|ram~1116_combout ;
wire \RAM_USAVEL|ram~1119_combout ;
wire \RAM_USAVEL|ram~449feeder_combout ;
wire \RAM_USAVEL|ram~1806_combout ;
wire \RAM_USAVEL|ram~449_q ;
wire \RAM_USAVEL|ram~1802_combout ;
wire \RAM_USAVEL|ram~321_q ;
wire \RAM_USAVEL|ram~289feeder_combout ;
wire \RAM_USAVEL|ram~1805_combout ;
wire \RAM_USAVEL|ram~289_q ;
wire \RAM_USAVEL|ram~417feeder_combout ;
wire \RAM_USAVEL|ram~1804_combout ;
wire \RAM_USAVEL|ram~417_q ;
wire \RAM_USAVEL|ram~1079_combout ;
wire \RAM_USAVEL|ram~1080_combout ;
wire \RAM_USAVEL|ram~1811_combout ;
wire \RAM_USAVEL|ram~65_q ;
wire \RAM_USAVEL|ram~1814_combout ;
wire \RAM_USAVEL|ram~193_q ;
wire \RAM_USAVEL|ram~1812_combout ;
wire \RAM_USAVEL|ram~161_q ;
wire \RAM_USAVEL|ram~1813_combout ;
wire \RAM_USAVEL|ram~33_q ;
wire \RAM_USAVEL|ram~1083_combout ;
wire \RAM_USAVEL|ram~1084_combout ;
wire \RAM_USAVEL|ram~577feeder_combout ;
wire \RAM_USAVEL|ram~1807_combout ;
wire \RAM_USAVEL|ram~577_q ;
wire \RAM_USAVEL|ram~1810_combout ;
wire \RAM_USAVEL|ram~705_q ;
wire \RAM_USAVEL|ram~1808_combout ;
wire \RAM_USAVEL|ram~673_q ;
wire \RAM_USAVEL|ram~1809_combout ;
wire \RAM_USAVEL|ram~545_q ;
wire \RAM_USAVEL|ram~1081_combout ;
wire \RAM_USAVEL|ram~1082_combout ;
wire \RAM_USAVEL|ram~1085_combout ;
wire \RAM_USAVEL|ram~1818_combout ;
wire \RAM_USAVEL|ram~961_q ;
wire \RAM_USAVEL|ram~1815_combout ;
wire \RAM_USAVEL|ram~833_q ;
wire \RAM_USAVEL|ram~1816_combout ;
wire \RAM_USAVEL|ram~929_q ;
wire \RAM_USAVEL|ram~1817_combout ;
wire \RAM_USAVEL|ram~801_q ;
wire \RAM_USAVEL|ram~1086_combout ;
wire \RAM_USAVEL|ram~1087_combout ;
wire \RAM_USAVEL|ram~1088_combout ;
wire \RAM_USAVEL|ram~1819_combout ;
wire \RAM_USAVEL|ram~1837_combout ;
wire \RAM_USAVEL|ram~305_q ;
wire \RAM_USAVEL|ram~1840_combout ;
wire \RAM_USAVEL|ram~433_q ;
wire \RAM_USAVEL|ram~1821_combout ;
wire \RAM_USAVEL|ram~1839_combout ;
wire \RAM_USAVEL|ram~273_q ;
wire \RAM_USAVEL|ram~1838_combout ;
wire \RAM_USAVEL|ram~401_q ;
wire \RAM_USAVEL|ram~1099_combout ;
wire \RAM_USAVEL|ram~1100_combout ;
wire \RAM_USAVEL|ram~817feeder_combout ;
wire \RAM_USAVEL|ram~1849_combout ;
wire \RAM_USAVEL|ram~817_q ;
wire \RAM_USAVEL|ram~1852_combout ;
wire \RAM_USAVEL|ram~945_q ;
wire \RAM_USAVEL|ram~1850_combout ;
wire \RAM_USAVEL|ram~913_q ;
wire \RAM_USAVEL|ram~1851_combout ;
wire \RAM_USAVEL|ram~785_q ;
wire \RAM_USAVEL|ram~1106_combout ;
wire \RAM_USAVEL|ram~1107_combout ;
wire \RAM_USAVEL|ram~1841_combout ;
wire \RAM_USAVEL|ram~561_q ;
wire \RAM_USAVEL|ram~1844_combout ;
wire \RAM_USAVEL|ram~689_q ;
wire \RAM_USAVEL|ram~1842_combout ;
wire \RAM_USAVEL|ram~657_q ;
wire \RAM_USAVEL|ram~1843_combout ;
wire \RAM_USAVEL|ram~529_q ;
wire \RAM_USAVEL|ram~1101_combout ;
wire \RAM_USAVEL|ram~1102_combout ;
wire \RAM_USAVEL|ram~1845_combout ;
wire \RAM_USAVEL|ram~49_q ;
wire \RAM_USAVEL|ram~1848_combout ;
wire \RAM_USAVEL|ram~177_q ;
wire \RAM_USAVEL|ram~1847_combout ;
wire \RAM_USAVEL|ram~17_q ;
wire \RAM_USAVEL|ram~1846_combout ;
wire \RAM_USAVEL|ram~145_q ;
wire \RAM_USAVEL|ram~1103_combout ;
wire \RAM_USAVEL|ram~1104_combout ;
wire \RAM_USAVEL|ram~1105_combout ;
wire \RAM_USAVEL|ram~1108_combout ;
wire \RAM_USAVEL|ram~369feeder_combout ;
wire \RAM_USAVEL|ram~1820_combout ;
wire \RAM_USAVEL|ram~369_q ;
wire \RAM_USAVEL|ram~1824_combout ;
wire \RAM_USAVEL|ram~497_q ;
wire \RAM_USAVEL|ram~1822_combout ;
wire \RAM_USAVEL|ram~465_q ;
wire \RAM_USAVEL|ram~1823_combout ;
wire \RAM_USAVEL|ram~337_q ;
wire \RAM_USAVEL|ram~1089_combout ;
wire \RAM_USAVEL|ram~1090_combout ;
wire \RAM_USAVEL|ram~881feeder_combout ;
wire \RAM_USAVEL|ram~1833_combout ;
wire \RAM_USAVEL|ram~881_q ;
wire \RAM_USAVEL|ram~1836_combout ;
wire \RAM_USAVEL|ram~1009_q ;
wire \RAM_USAVEL|ram~1834_combout ;
wire \RAM_USAVEL|ram~977_q ;
wire \RAM_USAVEL|ram~1835_combout ;
wire \RAM_USAVEL|ram~849_q ;
wire \RAM_USAVEL|ram~1096_combout ;
wire \RAM_USAVEL|ram~1097_combout ;
wire \RAM_USAVEL|ram~1828_combout ;
wire \RAM_USAVEL|ram~753_q ;
wire \RAM_USAVEL|ram~625feeder_combout ;
wire \RAM_USAVEL|ram~1825_combout ;
wire \RAM_USAVEL|ram~625_q ;
wire \RAM_USAVEL|ram~721feeder_combout ;
wire \RAM_USAVEL|ram~1826_combout ;
wire \RAM_USAVEL|ram~721_q ;
wire \RAM_USAVEL|ram~1827_combout ;
wire \RAM_USAVEL|ram~593_q ;
wire \RAM_USAVEL|ram~1091_combout ;
wire \RAM_USAVEL|ram~1092_combout ;
wire \RAM_USAVEL|ram~1829_combout ;
wire \RAM_USAVEL|ram~113_q ;
wire \RAM_USAVEL|ram~1832_combout ;
wire \RAM_USAVEL|ram~241_q ;
wire \RAM_USAVEL|ram~209feeder_combout ;
wire \RAM_USAVEL|ram~1830_combout ;
wire \RAM_USAVEL|ram~209_q ;
wire \RAM_USAVEL|ram~1831_combout ;
wire \RAM_USAVEL|ram~81_q ;
wire \RAM_USAVEL|ram~1093_combout ;
wire \RAM_USAVEL|ram~1094_combout ;
wire \RAM_USAVEL|ram~1095_combout ;
wire \RAM_USAVEL|ram~1098_combout ;
wire \RAM_USAVEL|ram~1109_combout ;
wire \RAM_USAVEL|ram~1120_combout ;
wire \RAM_USAVEL|ram~1163_combout ;
wire \RAM_USAVEL|ram~1726_combout ;
wire \RAM_USAVEL|ram~1737_combout ;
wire \RAM_USAVEL|ram~485_q ;
wire \RAM_USAVEL|ram~1729_combout ;
wire \RAM_USAVEL|ram~1740_combout ;
wire \RAM_USAVEL|ram~517_q ;
wire \RAM_USAVEL|ram~1738_combout ;
wire \RAM_USAVEL|ram~453_q ;
wire \RAM_USAVEL|ram~1739_combout ;
wire \RAM_USAVEL|ram~421_q ;
wire \RAM_USAVEL|ram~1044_combout ;
wire \RAM_USAVEL|ram~1045_combout ;
wire \RAM_USAVEL|ram~1718_combout ;
wire \RAM_USAVEL|ram~1733_combout ;
wire \RAM_USAVEL|ram~341_q ;
wire \RAM_USAVEL|ram~1721_combout ;
wire \RAM_USAVEL|ram~1736_combout ;
wire \RAM_USAVEL|ram~373_q ;
wire \RAM_USAVEL|ram~309feeder_combout ;
wire \RAM_USAVEL|ram~1734_combout ;
wire \RAM_USAVEL|ram~309_q ;
wire \RAM_USAVEL|ram~1735_combout ;
wire \RAM_USAVEL|ram~277_q ;
wire \RAM_USAVEL|ram~1041_combout ;
wire \RAM_USAVEL|ram~1042_combout ;
wire \RAM_USAVEL|ram~1727_combout ;
wire \RAM_USAVEL|ram~357_q ;
wire \RAM_USAVEL|ram~1732_combout ;
wire \RAM_USAVEL|ram~389_q ;
wire \RAM_USAVEL|ram~325feeder_combout ;
wire \RAM_USAVEL|ram~1730_combout ;
wire \RAM_USAVEL|ram~325_q ;
wire \RAM_USAVEL|ram~1731_combout ;
wire \RAM_USAVEL|ram~293_q ;
wire \RAM_USAVEL|ram~1039_combout ;
wire \RAM_USAVEL|ram~1040_combout ;
wire \RAM_USAVEL|ram~1043_combout ;
wire \RAM_USAVEL|ram~1724_combout ;
wire \RAM_USAVEL|ram~501_q ;
wire \RAM_USAVEL|ram~1719_combout ;
wire \RAM_USAVEL|ram~469_q ;
wire \RAM_USAVEL|ram~1722_combout ;
wire \RAM_USAVEL|ram~437_q ;
wire \RAM_USAVEL|ram~1723_combout ;
wire \RAM_USAVEL|ram~405_q ;
wire \RAM_USAVEL|ram~1037_combout ;
wire \RAM_USAVEL|ram~1038_combout ;
wire \RAM_USAVEL|ram~1046_combout ;
wire \RAM_USAVEL|ram~1782_combout ;
wire \RAM_USAVEL|ram~933_q ;
wire \RAM_USAVEL|ram~1785_combout ;
wire \RAM_USAVEL|ram~965_q ;
wire \RAM_USAVEL|ram~949feeder_combout ;
wire \RAM_USAVEL|ram~1783_combout ;
wire \RAM_USAVEL|ram~949_q ;
wire \RAM_USAVEL|ram~1784_combout ;
wire \RAM_USAVEL|ram~917_q ;
wire \RAM_USAVEL|ram~1068_combout ;
wire \RAM_USAVEL|ram~1069_combout ;
wire \RAM_USAVEL|ram~1797_combout ;
wire \RAM_USAVEL|ram~1013_q ;
wire \RAM_USAVEL|ram~1800_combout ;
wire \RAM_USAVEL|ram~1029_q ;
wire \RAM_USAVEL|ram~1798_combout ;
wire \RAM_USAVEL|ram~997_q ;
wire \RAM_USAVEL|ram~981feeder_combout ;
wire \RAM_USAVEL|ram~1799_combout ;
wire \RAM_USAVEL|ram~981_q ;
wire \RAM_USAVEL|ram~1075_combout ;
wire \RAM_USAVEL|ram~1076_combout ;
wire \RAM_USAVEL|ram~1787_combout ;
wire \RAM_USAVEL|ram~869_q ;
wire \RAM_USAVEL|ram~901feeder_combout ;
wire \RAM_USAVEL|ram~1790_combout ;
wire \RAM_USAVEL|ram~901_q ;
wire \RAM_USAVEL|ram~1788_combout ;
wire \RAM_USAVEL|ram~885_q ;
wire \RAM_USAVEL|ram~1789_combout ;
wire \RAM_USAVEL|ram~853_q ;
wire \RAM_USAVEL|ram~1070_combout ;
wire \RAM_USAVEL|ram~1071_combout ;
wire \RAM_USAVEL|ram~1792_combout ;
wire \RAM_USAVEL|ram~805_q ;
wire \RAM_USAVEL|ram~1795_combout ;
wire \RAM_USAVEL|ram~837_q ;
wire \RAM_USAVEL|ram~1793_combout ;
wire \RAM_USAVEL|ram~821_q ;
wire \RAM_USAVEL|ram~1794_combout ;
wire \RAM_USAVEL|ram~789_q ;
wire \RAM_USAVEL|ram~1072_combout ;
wire \RAM_USAVEL|ram~1073_combout ;
wire \RAM_USAVEL|ram~1074_combout ;
wire \RAM_USAVEL|ram~1077_combout ;
wire \RAM_USAVEL|ram~1762_combout ;
wire \RAM_USAVEL|ram~101_q ;
wire \RAM_USAVEL|ram~1765_combout ;
wire \RAM_USAVEL|ram~133_q ;
wire \RAM_USAVEL|ram~1764_combout ;
wire \RAM_USAVEL|ram~85_q ;
wire \RAM_USAVEL|ram~1763_combout ;
wire \RAM_USAVEL|ram~117_q ;
wire \RAM_USAVEL|ram~1057_combout ;
wire \RAM_USAVEL|ram~1058_combout ;
wire \RAM_USAVEL|ram~1780_combout ;
wire \RAM_USAVEL|ram~261_q ;
wire \RAM_USAVEL|ram~1777_combout ;
wire \RAM_USAVEL|ram~229_q ;
wire \RAM_USAVEL|ram~1778_combout ;
wire \RAM_USAVEL|ram~245_q ;
wire \RAM_USAVEL|ram~1779_combout ;
wire \RAM_USAVEL|ram~213_q ;
wire \RAM_USAVEL|ram~1064_combout ;
wire \RAM_USAVEL|ram~1065_combout ;
wire \RAM_USAVEL|ram~69feeder_combout ;
wire \RAM_USAVEL|ram~1775_combout ;
wire \RAM_USAVEL|ram~69_q ;
wire \RAM_USAVEL|ram~1772_combout ;
wire \RAM_USAVEL|ram~37_q ;
wire \RAM_USAVEL|ram~1773_combout ;
wire \RAM_USAVEL|ram~53_q ;
wire \RAM_USAVEL|ram~21feeder_combout ;
wire \RAM_USAVEL|ram~1774_combout ;
wire \RAM_USAVEL|ram~21_q ;
wire \RAM_USAVEL|ram~1061_combout ;
wire \RAM_USAVEL|ram~1062_combout ;
wire \RAM_USAVEL|ram~1767_combout ;
wire \RAM_USAVEL|ram~181_q ;
wire \RAM_USAVEL|ram~1770_combout ;
wire \RAM_USAVEL|ram~197_q ;
wire \RAM_USAVEL|ram~1768_combout ;
wire \RAM_USAVEL|ram~165_q ;
wire \RAM_USAVEL|ram~1769_combout ;
wire \RAM_USAVEL|ram~149_q ;
wire \RAM_USAVEL|ram~1059_combout ;
wire \RAM_USAVEL|ram~1060_combout ;
wire \RAM_USAVEL|ram~1063_combout ;
wire \RAM_USAVEL|ram~1066_combout ;
wire \RAM_USAVEL|ram~1742_combout ;
wire \RAM_USAVEL|ram~613_q ;
wire \RAM_USAVEL|ram~1745_combout ;
wire \RAM_USAVEL|ram~645_q ;
wire \RAM_USAVEL|ram~1743_combout ;
wire \RAM_USAVEL|ram~629_q ;
wire \RAM_USAVEL|ram~1744_combout ;
wire \RAM_USAVEL|ram~597_q ;
wire \RAM_USAVEL|ram~1047_combout ;
wire \RAM_USAVEL|ram~1048_combout ;
wire \RAM_USAVEL|ram~565feeder_combout ;
wire \RAM_USAVEL|ram~1752_combout ;
wire \RAM_USAVEL|ram~565_q ;
wire \RAM_USAVEL|ram~1755_combout ;
wire \RAM_USAVEL|ram~581_q ;
wire \RAM_USAVEL|ram~549feeder_combout ;
wire \RAM_USAVEL|ram~1753_combout ;
wire \RAM_USAVEL|ram~549_q ;
wire \RAM_USAVEL|ram~1754_combout ;
wire \RAM_USAVEL|ram~533_q ;
wire \RAM_USAVEL|ram~1051_combout ;
wire \RAM_USAVEL|ram~1052_combout ;
wire \RAM_USAVEL|ram~1750_combout ;
wire \RAM_USAVEL|ram~709_q ;
wire \RAM_USAVEL|ram~1747_combout ;
wire \RAM_USAVEL|ram~693_q ;
wire \RAM_USAVEL|ram~677feeder_combout ;
wire \RAM_USAVEL|ram~1748_combout ;
wire \RAM_USAVEL|ram~677_q ;
wire \RAM_USAVEL|ram~1749_combout ;
wire \RAM_USAVEL|ram~661_q ;
wire \RAM_USAVEL|ram~1049_combout ;
wire \RAM_USAVEL|ram~1050_combout ;
wire \RAM_USAVEL|ram~1053_combout ;
wire \RAM_USAVEL|ram~1757_combout ;
wire \RAM_USAVEL|ram~741_q ;
wire \RAM_USAVEL|ram~1760_combout ;
wire \RAM_USAVEL|ram~773_q ;
wire \RAM_USAVEL|ram~757feeder_combout ;
wire \RAM_USAVEL|ram~1758_combout ;
wire \RAM_USAVEL|ram~757_q ;
wire \RAM_USAVEL|ram~1759_combout ;
wire \RAM_USAVEL|ram~725_q ;
wire \RAM_USAVEL|ram~1054_combout ;
wire \RAM_USAVEL|ram~1055_combout ;
wire \RAM_USAVEL|ram~1056_combout ;
wire \RAM_USAVEL|ram~1067_combout ;
wire \RAM_USAVEL|ram~1078_combout ;
wire \RAM_USAVEL|ram~1017feeder_combout ;
wire \RAM_USAVEL|ram~1937_combout ;
wire \RAM_USAVEL|ram~2001_combout ;
wire \RAM_USAVEL|ram~1017_q ;
wire \RAM_USAVEL|ram~1939_combout ;
wire \RAM_USAVEL|ram~2004_combout ;
wire \RAM_USAVEL|ram~1033_q ;
wire \RAM_USAVEL|ram~969feeder_combout ;
wire \RAM_USAVEL|ram~2002_combout ;
wire \RAM_USAVEL|ram~969_q ;
wire \RAM_USAVEL|ram~953feeder_combout ;
wire \RAM_USAVEL|ram~2003_combout ;
wire \RAM_USAVEL|ram~953_q ;
wire \RAM_USAVEL|ram~1202_combout ;
wire \RAM_USAVEL|ram~1203_combout ;
wire \RAM_USAVEL|ram~761feeder_combout ;
wire \RAM_USAVEL|ram~1989_combout ;
wire \RAM_USAVEL|ram~761_q ;
wire \RAM_USAVEL|ram~1992_combout ;
wire \RAM_USAVEL|ram~777_q ;
wire \RAM_USAVEL|ram~697feeder_combout ;
wire \RAM_USAVEL|ram~1991_combout ;
wire \RAM_USAVEL|ram~697_q ;
wire \RAM_USAVEL|ram~713feeder_combout ;
wire \RAM_USAVEL|ram~1990_combout ;
wire \RAM_USAVEL|ram~713_q ;
wire \RAM_USAVEL|ram~1195_combout ;
wire \RAM_USAVEL|ram~1196_combout ;
wire \RAM_USAVEL|ram~1997_combout ;
wire \RAM_USAVEL|ram~249_q ;
wire \RAM_USAVEL|ram~2000_combout ;
wire \RAM_USAVEL|ram~265_q ;
wire \RAM_USAVEL|ram~201feeder_combout ;
wire \RAM_USAVEL|ram~1998_combout ;
wire \RAM_USAVEL|ram~201_q ;
wire \RAM_USAVEL|ram~1999_combout ;
wire \RAM_USAVEL|ram~185_q ;
wire \RAM_USAVEL|ram~1199_combout ;
wire \RAM_USAVEL|ram~1200_combout ;
wire \RAM_USAVEL|ram~1993_combout ;
wire \RAM_USAVEL|ram~505_q ;
wire \RAM_USAVEL|ram~1996_combout ;
wire \RAM_USAVEL|ram~521_q ;
wire \RAM_USAVEL|ram~1995_combout ;
wire \RAM_USAVEL|ram~441_q ;
wire \RAM_USAVEL|ram~457feeder_combout ;
wire \RAM_USAVEL|ram~1994_combout ;
wire \RAM_USAVEL|ram~457_q ;
wire \RAM_USAVEL|ram~1197_combout ;
wire \RAM_USAVEL|ram~1198_combout ;
wire \RAM_USAVEL|ram~1201_combout ;
wire \RAM_USAVEL|ram~1204_combout ;
wire \RAM_USAVEL|ram~857feeder_combout ;
wire \RAM_USAVEL|ram~1955_combout ;
wire \RAM_USAVEL|ram~1976_combout ;
wire \RAM_USAVEL|ram~857_q ;
wire \RAM_USAVEL|ram~1973_combout ;
wire \RAM_USAVEL|ram~601_q ;
wire \RAM_USAVEL|ram~1974_combout ;
wire \RAM_USAVEL|ram~345_q ;
wire \RAM_USAVEL|ram~1975_combout ;
wire \RAM_USAVEL|ram~89_q ;
wire \RAM_USAVEL|ram~1184_combout ;
wire \RAM_USAVEL|ram~1185_combout ;
wire \RAM_USAVEL|ram~873feeder_combout ;
wire \RAM_USAVEL|ram~1960_combout ;
wire \RAM_USAVEL|ram~1988_combout ;
wire \RAM_USAVEL|ram~873_q ;
wire \RAM_USAVEL|ram~1985_combout ;
wire \RAM_USAVEL|ram~617_q ;
wire \RAM_USAVEL|ram~1986_combout ;
wire \RAM_USAVEL|ram~361_q ;
wire \RAM_USAVEL|ram~1987_combout ;
wire \RAM_USAVEL|ram~105_q ;
wire \RAM_USAVEL|ram~1191_combout ;
wire \RAM_USAVEL|ram~1192_combout ;
wire \RAM_USAVEL|ram~1981_combout ;
wire \RAM_USAVEL|ram~537_q ;
wire \RAM_USAVEL|ram~1984_combout ;
wire \RAM_USAVEL|ram~793_q ;
wire \RAM_USAVEL|ram~1982_combout ;
wire \RAM_USAVEL|ram~281_q ;
wire \RAM_USAVEL|ram~1983_combout ;
wire \RAM_USAVEL|ram~25_q ;
wire \RAM_USAVEL|ram~1188_combout ;
wire \RAM_USAVEL|ram~1189_combout ;
wire \RAM_USAVEL|ram~553feeder_combout ;
wire \RAM_USAVEL|ram~1977_combout ;
wire \RAM_USAVEL|ram~553_q ;
wire \RAM_USAVEL|ram~809feeder_combout ;
wire \RAM_USAVEL|ram~1980_combout ;
wire \RAM_USAVEL|ram~809_q ;
wire \RAM_USAVEL|ram~1978_combout ;
wire \RAM_USAVEL|ram~297_q ;
wire \RAM_USAVEL|ram~1979_combout ;
wire \RAM_USAVEL|ram~41_q ;
wire \RAM_USAVEL|ram~1186_combout ;
wire \RAM_USAVEL|ram~1187_combout ;
wire \RAM_USAVEL|ram~1190_combout ;
wire \RAM_USAVEL|ram~1193_combout ;
wire \RAM_USAVEL|ram~1969_combout ;
wire \RAM_USAVEL|ram~489_q ;
wire \RAM_USAVEL|ram~1972_combout ;
wire \RAM_USAVEL|ram~1001_q ;
wire \RAM_USAVEL|ram~1971_combout ;
wire \RAM_USAVEL|ram~233_q ;
wire \RAM_USAVEL|ram~1970_combout ;
wire \RAM_USAVEL|ram~745_q ;
wire \RAM_USAVEL|ram~1181_combout ;
wire \RAM_USAVEL|ram~1182_combout ;
wire \RAM_USAVEL|ram~1956_combout ;
wire \RAM_USAVEL|ram~473_q ;
wire \RAM_USAVEL|ram~1959_combout ;
wire \RAM_USAVEL|ram~985_q ;
wire \RAM_USAVEL|ram~1957_combout ;
wire \RAM_USAVEL|ram~729_q ;
wire \RAM_USAVEL|ram~1958_combout ;
wire \RAM_USAVEL|ram~217_q ;
wire \RAM_USAVEL|ram~1174_combout ;
wire \RAM_USAVEL|ram~1175_combout ;
wire \RAM_USAVEL|ram~681feeder_combout ;
wire \RAM_USAVEL|ram~1961_combout ;
wire \RAM_USAVEL|ram~681_q ;
wire \RAM_USAVEL|ram~1964_combout ;
wire \RAM_USAVEL|ram~937_q ;
wire \RAM_USAVEL|ram~425feeder_combout ;
wire \RAM_USAVEL|ram~1962_combout ;
wire \RAM_USAVEL|ram~425_q ;
wire \RAM_USAVEL|ram~1963_combout ;
wire \RAM_USAVEL|ram~169_q ;
wire \RAM_USAVEL|ram~1176_combout ;
wire \RAM_USAVEL|ram~1177_combout ;
wire \RAM_USAVEL|ram~1965_combout ;
wire \RAM_USAVEL|ram~665_q ;
wire \RAM_USAVEL|ram~1968_combout ;
wire \RAM_USAVEL|ram~921_q ;
wire \RAM_USAVEL|ram~1966_combout ;
wire \RAM_USAVEL|ram~409_q ;
wire \RAM_USAVEL|ram~1967_combout ;
wire \RAM_USAVEL|ram~153_q ;
wire \RAM_USAVEL|ram~1178_combout ;
wire \RAM_USAVEL|ram~1179_combout ;
wire \RAM_USAVEL|ram~1180_combout ;
wire \RAM_USAVEL|ram~1183_combout ;
wire \RAM_USAVEL|ram~1194_combout ;
wire \RAM_USAVEL|ram~1951_combout ;
wire \RAM_USAVEL|ram~889_q ;
wire \RAM_USAVEL|ram~1954_combout ;
wire \RAM_USAVEL|ram~905_q ;
wire \RAM_USAVEL|ram~1952_combout ;
wire \RAM_USAVEL|ram~841_q ;
wire \RAM_USAVEL|ram~1953_combout ;
wire \RAM_USAVEL|ram~825_q ;
wire \RAM_USAVEL|ram~1171_combout ;
wire \RAM_USAVEL|ram~1172_combout ;
wire \RAM_USAVEL|ram~1938_combout ;
wire \RAM_USAVEL|ram~377_q ;
wire \RAM_USAVEL|ram~1942_combout ;
wire \RAM_USAVEL|ram~393_q ;
wire \RAM_USAVEL|ram~329feeder_combout ;
wire \RAM_USAVEL|ram~1940_combout ;
wire \RAM_USAVEL|ram~329_q ;
wire \RAM_USAVEL|ram~1941_combout ;
wire \RAM_USAVEL|ram~313_q ;
wire \RAM_USAVEL|ram~1164_combout ;
wire \RAM_USAVEL|ram~1165_combout ;
wire \RAM_USAVEL|ram~1947_combout ;
wire \RAM_USAVEL|ram~121_q ;
wire \RAM_USAVEL|ram~1950_combout ;
wire \RAM_USAVEL|ram~137_q ;
wire \RAM_USAVEL|ram~73feeder_combout ;
wire \RAM_USAVEL|ram~1948_combout ;
wire \RAM_USAVEL|ram~73_q ;
wire \RAM_USAVEL|ram~1949_combout ;
wire \RAM_USAVEL|ram~57_q ;
wire \RAM_USAVEL|ram~1168_combout ;
wire \RAM_USAVEL|ram~1169_combout ;
wire \RAM_USAVEL|ram~1943_combout ;
wire \RAM_USAVEL|ram~633_q ;
wire \RAM_USAVEL|ram~1946_combout ;
wire \RAM_USAVEL|ram~649_q ;
wire \RAM_USAVEL|ram~585feeder_combout ;
wire \RAM_USAVEL|ram~1944_combout ;
wire \RAM_USAVEL|ram~585_q ;
wire \RAM_USAVEL|ram~569feeder_combout ;
wire \RAM_USAVEL|ram~1945_combout ;
wire \RAM_USAVEL|ram~569_q ;
wire \RAM_USAVEL|ram~1166_combout ;
wire \RAM_USAVEL|ram~1167_combout ;
wire \RAM_USAVEL|ram~1170_combout ;
wire \RAM_USAVEL|ram~1173_combout ;
wire \RAM_USAVEL|ram~1205_combout ;
wire \RAM_USAVEL|ram~1206_combout ;
wire \CPU|MUX|saida_MUX[0]~1_combout ;
wire \CPU|ROM|memROM~176_combout ;
wire \CPU|ROM|memROM~177_combout ;
wire \CPU|ROM|memROM~178_combout ;
wire \CPU|ROM|memROM~179_combout ;
wire \CPU|ROM|memROM~180_combout ;
wire \CPU|ROM|memROM~181_combout ;
wire \CPU|ROM|memROM~174_combout ;
wire \CPU|ROM|memROM~171_combout ;
wire \CPU|ROM|memROM~172_combout ;
wire \CPU|ROM|memROM~173_combout ;
wire \CPU|ROM|memROM~170_combout ;
wire \CPU|ROM|memROM~175_combout ;
wire \CPU|ROM|memROM~182_combout ;
wire \CPU|ROM|memROM~183_combout ;
wire \CPU|ROM|memROM~169_combout ;
wire \CPU|ROM|memROM~190_combout ;
wire \CPU|ROM|memROM~191_combout ;
wire \CPU|ULA|Add0~1 ;
wire \CPU|ULA|Add0~2_combout ;
wire \CPU|MUX|saida_MUX[1]~2_combout ;
wire \RAM_USAVEL|ram~938_q ;
wire \RAM_USAVEL|ram~930_q ;
wire \RAM_USAVEL|ram~934feeder_combout ;
wire \RAM_USAVEL|ram~934_q ;
wire \RAM_USAVEL|ram~926_q ;
wire \RAM_USAVEL|ram~1238_combout ;
wire \RAM_USAVEL|ram~1239_combout ;
wire \RAM_USAVEL|ram~422feeder_combout ;
wire \RAM_USAVEL|ram~422_q ;
wire \RAM_USAVEL|ram~426_q ;
wire \RAM_USAVEL|ram~418feeder_combout ;
wire \RAM_USAVEL|ram~418_q ;
wire \RAM_USAVEL|ram~414_q ;
wire \RAM_USAVEL|ram~1242_combout ;
wire \RAM_USAVEL|ram~1243_combout ;
wire \RAM_USAVEL|ram~490feeder_combout ;
wire \RAM_USAVEL|ram~490_q ;
wire \RAM_USAVEL|ram~486feeder_combout ;
wire \RAM_USAVEL|ram~486_q ;
wire \RAM_USAVEL|ram~482feeder_combout ;
wire \RAM_USAVEL|ram~482_q ;
wire \RAM_USAVEL|ram~478_q ;
wire \RAM_USAVEL|ram~1240_combout ;
wire \RAM_USAVEL|ram~1241_combout ;
wire \RAM_USAVEL|ram~1244_combout ;
wire \RAM_USAVEL|ram~994feeder_combout ;
wire \RAM_USAVEL|ram~994_q ;
wire \RAM_USAVEL|ram~1002feeder_combout ;
wire \RAM_USAVEL|ram~1002_q ;
wire \RAM_USAVEL|ram~990_q ;
wire \RAM_USAVEL|ram~998feeder_combout ;
wire \RAM_USAVEL|ram~998_q ;
wire \RAM_USAVEL|ram~1245_combout ;
wire \RAM_USAVEL|ram~1246_combout ;
wire \RAM_USAVEL|ram~1247_combout ;
wire \RAM_USAVEL|ram~618feeder_combout ;
wire \RAM_USAVEL|ram~618_q ;
wire \RAM_USAVEL|ram~610_q ;
wire \RAM_USAVEL|ram~614_q ;
wire \RAM_USAVEL|ram~606_q ;
wire \RAM_USAVEL|ram~1234_combout ;
wire \RAM_USAVEL|ram~1235_combout ;
wire \RAM_USAVEL|ram~102feeder_combout ;
wire \RAM_USAVEL|ram~102_q ;
wire \RAM_USAVEL|ram~106_q ;
wire \RAM_USAVEL|ram~98feeder_combout ;
wire \RAM_USAVEL|ram~98_q ;
wire \RAM_USAVEL|ram~94_q ;
wire \RAM_USAVEL|ram~1229_combout ;
wire \RAM_USAVEL|ram~1230_combout ;
wire \RAM_USAVEL|ram~38_q ;
wire \RAM_USAVEL|ram~42_q ;
wire \RAM_USAVEL|ram~34feeder_combout ;
wire \RAM_USAVEL|ram~34_q ;
wire \RAM_USAVEL|ram~30_q ;
wire \RAM_USAVEL|ram~1231_combout ;
wire \RAM_USAVEL|ram~1232_combout ;
wire \RAM_USAVEL|ram~1233_combout ;
wire \RAM_USAVEL|ram~554_q ;
wire \RAM_USAVEL|ram~546_q ;
wire \RAM_USAVEL|ram~550_q ;
wire \RAM_USAVEL|ram~542_q ;
wire \RAM_USAVEL|ram~1227_combout ;
wire \RAM_USAVEL|ram~1228_combout ;
wire \RAM_USAVEL|ram~1236_combout ;
wire \RAM_USAVEL|ram~682_q ;
wire \RAM_USAVEL|ram~674_q ;
wire \RAM_USAVEL|ram~678_q ;
wire \RAM_USAVEL|ram~670_q ;
wire \RAM_USAVEL|ram~1217_combout ;
wire \RAM_USAVEL|ram~1218_combout ;
wire \RAM_USAVEL|ram~230_q ;
wire \RAM_USAVEL|ram~226feeder_combout ;
wire \RAM_USAVEL|ram~226_q ;
wire \RAM_USAVEL|ram~222_q ;
wire \RAM_USAVEL|ram~1219_combout ;
wire \RAM_USAVEL|ram~234_q ;
wire \RAM_USAVEL|ram~1220_combout ;
wire \RAM_USAVEL|ram~166_q ;
wire \RAM_USAVEL|ram~170_q ;
wire \RAM_USAVEL|ram~162feeder_combout ;
wire \RAM_USAVEL|ram~162_q ;
wire \RAM_USAVEL|ram~158_q ;
wire \RAM_USAVEL|ram~1221_combout ;
wire \RAM_USAVEL|ram~1222_combout ;
wire \RAM_USAVEL|ram~1223_combout ;
wire \RAM_USAVEL|ram~738feeder_combout ;
wire \RAM_USAVEL|ram~738_q ;
wire \RAM_USAVEL|ram~746_q ;
wire \RAM_USAVEL|ram~742feeder_combout ;
wire \RAM_USAVEL|ram~742_q ;
wire \RAM_USAVEL|ram~734_q ;
wire \RAM_USAVEL|ram~1224_combout ;
wire \RAM_USAVEL|ram~1225_combout ;
wire \RAM_USAVEL|ram~1226_combout ;
wire \RAM_USAVEL|ram~1237_combout ;
wire \RAM_USAVEL|ram~810_q ;
wire \RAM_USAVEL|ram~802feeder_combout ;
wire \RAM_USAVEL|ram~802_q ;
wire \RAM_USAVEL|ram~806_q ;
wire \RAM_USAVEL|ram~798_q ;
wire \RAM_USAVEL|ram~1207_combout ;
wire \RAM_USAVEL|ram~1208_combout ;
wire \RAM_USAVEL|ram~874feeder_combout ;
wire \RAM_USAVEL|ram~874_q ;
wire \RAM_USAVEL|ram~866feeder_combout ;
wire \RAM_USAVEL|ram~866_q ;
wire \RAM_USAVEL|ram~870_q ;
wire \RAM_USAVEL|ram~862_q ;
wire \RAM_USAVEL|ram~1214_combout ;
wire \RAM_USAVEL|ram~1215_combout ;
wire \RAM_USAVEL|ram~294_q ;
wire \RAM_USAVEL|ram~298_q ;
wire \RAM_USAVEL|ram~286feeder_combout ;
wire \RAM_USAVEL|ram~286_q ;
wire \RAM_USAVEL|ram~290feeder_combout ;
wire \RAM_USAVEL|ram~290_q ;
wire \RAM_USAVEL|ram~1211_combout ;
wire \RAM_USAVEL|ram~1212_combout ;
wire \RAM_USAVEL|ram~362feeder_combout ;
wire \RAM_USAVEL|ram~362_q ;
wire \RAM_USAVEL|ram~358feeder_combout ;
wire \RAM_USAVEL|ram~358_q ;
wire \RAM_USAVEL|ram~354_q ;
wire \RAM_USAVEL|ram~350feeder_combout ;
wire \RAM_USAVEL|ram~350_q ;
wire \RAM_USAVEL|ram~1209_combout ;
wire \RAM_USAVEL|ram~1210_combout ;
wire \RAM_USAVEL|ram~1213_combout ;
wire \RAM_USAVEL|ram~1216_combout ;
wire \RAM_USAVEL|ram~1248_combout ;
wire \RAM_USAVEL|ram~902_q ;
wire \RAM_USAVEL|ram~838_q ;
wire \RAM_USAVEL|ram~326feeder_combout ;
wire \RAM_USAVEL|ram~326_q ;
wire \RAM_USAVEL|ram~1334_combout ;
wire \RAM_USAVEL|ram~390_q ;
wire \RAM_USAVEL|ram~1335_combout ;
wire \RAM_USAVEL|ram~906_q ;
wire \RAM_USAVEL|ram~842_q ;
wire \RAM_USAVEL|ram~330_q ;
wire \RAM_USAVEL|ram~394feeder_combout ;
wire \RAM_USAVEL|ram~394_q ;
wire \RAM_USAVEL|ram~1341_combout ;
wire \RAM_USAVEL|ram~1342_combout ;
wire \RAM_USAVEL|ram~830_q ;
wire \RAM_USAVEL|ram~894_q ;
wire \RAM_USAVEL|ram~382_q ;
wire \RAM_USAVEL|ram~318_q ;
wire \RAM_USAVEL|ram~1338_combout ;
wire \RAM_USAVEL|ram~1339_combout ;
wire \RAM_USAVEL|ram~898feeder_combout ;
wire \RAM_USAVEL|ram~898_q ;
wire \RAM_USAVEL|ram~834feeder_combout ;
wire \RAM_USAVEL|ram~834_q ;
wire \RAM_USAVEL|ram~386feeder_combout ;
wire \RAM_USAVEL|ram~386_q ;
wire \RAM_USAVEL|ram~322_q ;
wire \RAM_USAVEL|ram~1336_combout ;
wire \RAM_USAVEL|ram~1337_combout ;
wire \RAM_USAVEL|ram~1340_combout ;
wire \RAM_USAVEL|ram~1343_combout ;
wire \RAM_USAVEL|ram~1026_q ;
wire \RAM_USAVEL|ram~514_q ;
wire \RAM_USAVEL|ram~962_q ;
wire \RAM_USAVEL|ram~450feeder_combout ;
wire \RAM_USAVEL|ram~450_q ;
wire \RAM_USAVEL|ram~1365_combout ;
wire \RAM_USAVEL|ram~1366_combout ;
wire \RAM_USAVEL|ram~522_q ;
wire \RAM_USAVEL|ram~1034_q ;
wire \RAM_USAVEL|ram~458_q ;
wire \RAM_USAVEL|ram~970_q ;
wire \RAM_USAVEL|ram~1372_combout ;
wire \RAM_USAVEL|ram~1373_combout ;
wire \RAM_USAVEL|ram~1022feeder_combout ;
wire \RAM_USAVEL|ram~1022_q ;
wire \RAM_USAVEL|ram~958feeder_combout ;
wire \RAM_USAVEL|ram~958_q ;
wire \RAM_USAVEL|ram~510_q ;
wire \RAM_USAVEL|ram~446_q ;
wire \RAM_USAVEL|ram~1369_combout ;
wire \RAM_USAVEL|ram~1370_combout ;
wire \RAM_USAVEL|ram~966_q ;
wire \RAM_USAVEL|ram~1030_q ;
wire \RAM_USAVEL|ram~518_q ;
wire \RAM_USAVEL|ram~454_q ;
wire \RAM_USAVEL|ram~1367_combout ;
wire \RAM_USAVEL|ram~1368_combout ;
wire \RAM_USAVEL|ram~1371_combout ;
wire \RAM_USAVEL|ram~1374_combout ;
wire \RAM_USAVEL|ram~578feeder_combout ;
wire \RAM_USAVEL|ram~578_q ;
wire \RAM_USAVEL|ram~642_q ;
wire \RAM_USAVEL|ram~66_q ;
wire \RAM_USAVEL|ram~130feeder_combout ;
wire \RAM_USAVEL|ram~130_q ;
wire \RAM_USAVEL|ram~1354_combout ;
wire \RAM_USAVEL|ram~1355_combout ;
wire \RAM_USAVEL|ram~638_q ;
wire \RAM_USAVEL|ram~126_q ;
wire \RAM_USAVEL|ram~62feeder_combout ;
wire \RAM_USAVEL|ram~62_q ;
wire \RAM_USAVEL|ram~1358_combout ;
wire \RAM_USAVEL|ram~574_q ;
wire \RAM_USAVEL|ram~1359_combout ;
wire \RAM_USAVEL|ram~582_q ;
wire \RAM_USAVEL|ram~646_q ;
wire \RAM_USAVEL|ram~134feeder_combout ;
wire \RAM_USAVEL|ram~134_q ;
wire \RAM_USAVEL|ram~70feeder_combout ;
wire \RAM_USAVEL|ram~70_q ;
wire \RAM_USAVEL|ram~1356_combout ;
wire \RAM_USAVEL|ram~1357_combout ;
wire \RAM_USAVEL|ram~1360_combout ;
wire \RAM_USAVEL|ram~586feeder_combout ;
wire \RAM_USAVEL|ram~586_q ;
wire \RAM_USAVEL|ram~650_q ;
wire \RAM_USAVEL|ram~138feeder_combout ;
wire \RAM_USAVEL|ram~138_q ;
wire \RAM_USAVEL|ram~74_q ;
wire \RAM_USAVEL|ram~1361_combout ;
wire \RAM_USAVEL|ram~1362_combout ;
wire \RAM_USAVEL|ram~1363_combout ;
wire \RAM_USAVEL|ram~774_q ;
wire \RAM_USAVEL|ram~778_q ;
wire \RAM_USAVEL|ram~770feeder_combout ;
wire \RAM_USAVEL|ram~770_q ;
wire \RAM_USAVEL|ram~766_q ;
wire \RAM_USAVEL|ram~1351_combout ;
wire \RAM_USAVEL|ram~1352_combout ;
wire \RAM_USAVEL|ram~258feeder_combout ;
wire \RAM_USAVEL|ram~258_q ;
wire \RAM_USAVEL|ram~266_q ;
wire \RAM_USAVEL|ram~262feeder_combout ;
wire \RAM_USAVEL|ram~262_q ;
wire \RAM_USAVEL|ram~254_q ;
wire \RAM_USAVEL|ram~1344_combout ;
wire \RAM_USAVEL|ram~1345_combout ;
wire \RAM_USAVEL|ram~710feeder_combout ;
wire \RAM_USAVEL|ram~710_q ;
wire \RAM_USAVEL|ram~714_q ;
wire \RAM_USAVEL|ram~706_q ;
wire \RAM_USAVEL|ram~702_q ;
wire \RAM_USAVEL|ram~1346_combout ;
wire \RAM_USAVEL|ram~1347_combout ;
wire \RAM_USAVEL|ram~202_q ;
wire \RAM_USAVEL|ram~194_q ;
wire \RAM_USAVEL|ram~198feeder_combout ;
wire \RAM_USAVEL|ram~198_q ;
wire \RAM_USAVEL|ram~190_q ;
wire \RAM_USAVEL|ram~1348_combout ;
wire \RAM_USAVEL|ram~1349_combout ;
wire \RAM_USAVEL|ram~1350_combout ;
wire \RAM_USAVEL|ram~1353_combout ;
wire \RAM_USAVEL|ram~1364_combout ;
wire \RAM_USAVEL|ram~1375_combout ;
wire \RAM_USAVEL|ram~662_q ;
wire \RAM_USAVEL|ram~654_q ;
wire \RAM_USAVEL|ram~1291_combout ;
wire \RAM_USAVEL|ram~666_q ;
wire \RAM_USAVEL|ram~658_q ;
wire \RAM_USAVEL|ram~1292_combout ;
wire \RAM_USAVEL|ram~526feeder_combout ;
wire \RAM_USAVEL|ram~526_q ;
wire \RAM_USAVEL|ram~530_q ;
wire \RAM_USAVEL|ram~1295_combout ;
wire \RAM_USAVEL|ram~534_q ;
wire \RAM_USAVEL|ram~538feeder_combout ;
wire \RAM_USAVEL|ram~538_q ;
wire \RAM_USAVEL|ram~1296_combout ;
wire \RAM_USAVEL|ram~790_q ;
wire \RAM_USAVEL|ram~794_q ;
wire \RAM_USAVEL|ram~786_q ;
wire \RAM_USAVEL|ram~782_q ;
wire \RAM_USAVEL|ram~1293_combout ;
wire \RAM_USAVEL|ram~1294_combout ;
wire \RAM_USAVEL|ram~1297_combout ;
wire \RAM_USAVEL|ram~914_q ;
wire \RAM_USAVEL|ram~922_q ;
wire \RAM_USAVEL|ram~918feeder_combout ;
wire \RAM_USAVEL|ram~918_q ;
wire \RAM_USAVEL|ram~910_q ;
wire \RAM_USAVEL|ram~1298_combout ;
wire \RAM_USAVEL|ram~1299_combout ;
wire \RAM_USAVEL|ram~1300_combout ;
wire \RAM_USAVEL|ram~210feeder_combout ;
wire \RAM_USAVEL|ram~210_q ;
wire \RAM_USAVEL|ram~218_q ;
wire \RAM_USAVEL|ram~214_q ;
wire \RAM_USAVEL|ram~206_q ;
wire \RAM_USAVEL|ram~1301_combout ;
wire \RAM_USAVEL|ram~1302_combout ;
wire \RAM_USAVEL|ram~466_q ;
wire \RAM_USAVEL|ram~474_q ;
wire \RAM_USAVEL|ram~470_q ;
wire \RAM_USAVEL|ram~462_q ;
wire \RAM_USAVEL|ram~1308_combout ;
wire \RAM_USAVEL|ram~1309_combout ;
wire \RAM_USAVEL|ram~86_q ;
wire \RAM_USAVEL|ram~90_q ;
wire \RAM_USAVEL|ram~82feeder_combout ;
wire \RAM_USAVEL|ram~82_q ;
wire \RAM_USAVEL|ram~78_q ;
wire \RAM_USAVEL|ram~1305_combout ;
wire \RAM_USAVEL|ram~1306_combout ;
wire \RAM_USAVEL|ram~342_q ;
wire \RAM_USAVEL|ram~346_q ;
wire \RAM_USAVEL|ram~338feeder_combout ;
wire \RAM_USAVEL|ram~338_q ;
wire \RAM_USAVEL|ram~334_q ;
wire \RAM_USAVEL|ram~1303_combout ;
wire \RAM_USAVEL|ram~1304_combout ;
wire \RAM_USAVEL|ram~1307_combout ;
wire \RAM_USAVEL|ram~1310_combout ;
wire \RAM_USAVEL|ram~402_q ;
wire \RAM_USAVEL|ram~410_q ;
wire \RAM_USAVEL|ram~406_q ;
wire \RAM_USAVEL|ram~398_q ;
wire \RAM_USAVEL|ram~1318_combout ;
wire \RAM_USAVEL|ram~1319_combout ;
wire \RAM_USAVEL|ram~278_q ;
wire \RAM_USAVEL|ram~274feeder_combout ;
wire \RAM_USAVEL|ram~274_q ;
wire \RAM_USAVEL|ram~270_q ;
wire \RAM_USAVEL|ram~1313_combout ;
wire \RAM_USAVEL|ram~282_q ;
wire \RAM_USAVEL|ram~1314_combout ;
wire \RAM_USAVEL|ram~22_q ;
wire \RAM_USAVEL|ram~26_q ;
wire \RAM_USAVEL|ram~18_q ;
wire \RAM_USAVEL|ram~14_q ;
wire \RAM_USAVEL|ram~1315_combout ;
wire \RAM_USAVEL|ram~1316_combout ;
wire \RAM_USAVEL|ram~1317_combout ;
wire \RAM_USAVEL|ram~146_q ;
wire \RAM_USAVEL|ram~154_q ;
wire \RAM_USAVEL|ram~150feeder_combout ;
wire \RAM_USAVEL|ram~150_q ;
wire \RAM_USAVEL|ram~142_q ;
wire \RAM_USAVEL|ram~1311_combout ;
wire \RAM_USAVEL|ram~1312_combout ;
wire \RAM_USAVEL|ram~1320_combout ;
wire \RAM_USAVEL|ram~1321_combout ;
wire \RAM_USAVEL|ram~722feeder_combout ;
wire \RAM_USAVEL|ram~722_q ;
wire \RAM_USAVEL|ram~730_q ;
wire \RAM_USAVEL|ram~718_q ;
wire \RAM_USAVEL|ram~726_q ;
wire \RAM_USAVEL|ram~1322_combout ;
wire \RAM_USAVEL|ram~1323_combout ;
wire \RAM_USAVEL|ram~978_q ;
wire \RAM_USAVEL|ram~986_q ;
wire \RAM_USAVEL|ram~982feeder_combout ;
wire \RAM_USAVEL|ram~982_q ;
wire \RAM_USAVEL|ram~974_q ;
wire \RAM_USAVEL|ram~1329_combout ;
wire \RAM_USAVEL|ram~1330_combout ;
wire \RAM_USAVEL|ram~598_q ;
wire \RAM_USAVEL|ram~602_q ;
wire \RAM_USAVEL|ram~594_q ;
wire \RAM_USAVEL|ram~590_q ;
wire \RAM_USAVEL|ram~1326_combout ;
wire \RAM_USAVEL|ram~1327_combout ;
wire \RAM_USAVEL|ram~854_q ;
wire \RAM_USAVEL|ram~858_q ;
wire \RAM_USAVEL|ram~850feeder_combout ;
wire \RAM_USAVEL|ram~850_q ;
wire \RAM_USAVEL|ram~846_q ;
wire \RAM_USAVEL|ram~1324_combout ;
wire \RAM_USAVEL|ram~1325_combout ;
wire \RAM_USAVEL|ram~1328_combout ;
wire \RAM_USAVEL|ram~1331_combout ;
wire \RAM_USAVEL|ram~1332_combout ;
wire \RAM_USAVEL|ram~886_q ;
wire \RAM_USAVEL|ram~1014_q ;
wire \RAM_USAVEL|ram~630_q ;
wire \RAM_USAVEL|ram~758feeder_combout ;
wire \RAM_USAVEL|ram~758_q ;
wire \RAM_USAVEL|ram~1280_combout ;
wire \RAM_USAVEL|ram~1281_combout ;
wire \RAM_USAVEL|ram~890_q ;
wire \RAM_USAVEL|ram~1018_q ;
wire \RAM_USAVEL|ram~762feeder_combout ;
wire \RAM_USAVEL|ram~762_q ;
wire \RAM_USAVEL|ram~634feeder_combout ;
wire \RAM_USAVEL|ram~634_q ;
wire \RAM_USAVEL|ram~1287_combout ;
wire \RAM_USAVEL|ram~1288_combout ;
wire \RAM_USAVEL|ram~1006feeder_combout ;
wire \RAM_USAVEL|ram~1006_q ;
wire \RAM_USAVEL|ram~878_q ;
wire \RAM_USAVEL|ram~750feeder_combout ;
wire \RAM_USAVEL|ram~750_q ;
wire \RAM_USAVEL|ram~622feeder_combout ;
wire \RAM_USAVEL|ram~622_q ;
wire \RAM_USAVEL|ram~1284_combout ;
wire \RAM_USAVEL|ram~1285_combout ;
wire \RAM_USAVEL|ram~1010feeder_combout ;
wire \RAM_USAVEL|ram~1010_q ;
wire \RAM_USAVEL|ram~882feeder_combout ;
wire \RAM_USAVEL|ram~882_q ;
wire \RAM_USAVEL|ram~754_q ;
wire \RAM_USAVEL|ram~626_q ;
wire \RAM_USAVEL|ram~1282_combout ;
wire \RAM_USAVEL|ram~1283_combout ;
wire \RAM_USAVEL|ram~1286_combout ;
wire \RAM_USAVEL|ram~1289_combout ;
wire \RAM_USAVEL|ram~954_q ;
wire \RAM_USAVEL|ram~950_q ;
wire \RAM_USAVEL|ram~826feeder_combout ;
wire \RAM_USAVEL|ram~826_q ;
wire \RAM_USAVEL|ram~822_q ;
wire \RAM_USAVEL|ram~1256_combout ;
wire \RAM_USAVEL|ram~1257_combout ;
wire \RAM_USAVEL|ram~694feeder_combout ;
wire \RAM_USAVEL|ram~694_q ;
wire \RAM_USAVEL|ram~698_q ;
wire \RAM_USAVEL|ram~570feeder_combout ;
wire \RAM_USAVEL|ram~570_q ;
wire \RAM_USAVEL|ram~566_q ;
wire \RAM_USAVEL|ram~1251_combout ;
wire \RAM_USAVEL|ram~1252_combout ;
wire \RAM_USAVEL|ram~686_q ;
wire \RAM_USAVEL|ram~690_q ;
wire \RAM_USAVEL|ram~562_q ;
wire \RAM_USAVEL|ram~558_q ;
wire \RAM_USAVEL|ram~1253_combout ;
wire \RAM_USAVEL|ram~1254_combout ;
wire \RAM_USAVEL|ram~1255_combout ;
wire \RAM_USAVEL|ram~946_q ;
wire \RAM_USAVEL|ram~942_q ;
wire \RAM_USAVEL|ram~818_q ;
wire \RAM_USAVEL|ram~814_q ;
wire \RAM_USAVEL|ram~1249_combout ;
wire \RAM_USAVEL|ram~1250_combout ;
wire \RAM_USAVEL|ram~1258_combout ;
wire \RAM_USAVEL|ram~374_q ;
wire \RAM_USAVEL|ram~378_q ;
wire \RAM_USAVEL|ram~370feeder_combout ;
wire \RAM_USAVEL|ram~370_q ;
wire \RAM_USAVEL|ram~366_q ;
wire \RAM_USAVEL|ram~1259_combout ;
wire \RAM_USAVEL|ram~1260_combout ;
wire \RAM_USAVEL|ram~506feeder_combout ;
wire \RAM_USAVEL|ram~506_q ;
wire \RAM_USAVEL|ram~498_q ;
wire \RAM_USAVEL|ram~502feeder_combout ;
wire \RAM_USAVEL|ram~502_q ;
wire \RAM_USAVEL|ram~494_q ;
wire \RAM_USAVEL|ram~1266_combout ;
wire \RAM_USAVEL|ram~1267_combout ;
wire \RAM_USAVEL|ram~242_q ;
wire \RAM_USAVEL|ram~250_q ;
wire \RAM_USAVEL|ram~246feeder_combout ;
wire \RAM_USAVEL|ram~246_q ;
wire \RAM_USAVEL|ram~238_q ;
wire \RAM_USAVEL|ram~1261_combout ;
wire \RAM_USAVEL|ram~1262_combout ;
wire \RAM_USAVEL|ram~118feeder_combout ;
wire \RAM_USAVEL|ram~118_q ;
wire \RAM_USAVEL|ram~122_q ;
wire \RAM_USAVEL|ram~114_q ;
wire \RAM_USAVEL|ram~110_q ;
wire \RAM_USAVEL|ram~1263_combout ;
wire \RAM_USAVEL|ram~1264_combout ;
wire \RAM_USAVEL|ram~1265_combout ;
wire \RAM_USAVEL|ram~1268_combout ;
wire \RAM_USAVEL|ram~434feeder_combout ;
wire \RAM_USAVEL|ram~434_q ;
wire \RAM_USAVEL|ram~442_q ;
wire \RAM_USAVEL|ram~314feeder_combout ;
wire \RAM_USAVEL|ram~314_q ;
wire \RAM_USAVEL|ram~306_q ;
wire \RAM_USAVEL|ram~1276_combout ;
wire \RAM_USAVEL|ram~1277_combout ;
wire \RAM_USAVEL|ram~430_q ;
wire \RAM_USAVEL|ram~438_q ;
wire \RAM_USAVEL|ram~310feeder_combout ;
wire \RAM_USAVEL|ram~310_q ;
wire \RAM_USAVEL|ram~302_q ;
wire \RAM_USAVEL|ram~1269_combout ;
wire \RAM_USAVEL|ram~1270_combout ;
wire \RAM_USAVEL|ram~174_q ;
wire \RAM_USAVEL|ram~182_q ;
wire \RAM_USAVEL|ram~54_q ;
wire \RAM_USAVEL|ram~46_q ;
wire \RAM_USAVEL|ram~1273_combout ;
wire \RAM_USAVEL|ram~1274_combout ;
wire \RAM_USAVEL|ram~178feeder_combout ;
wire \RAM_USAVEL|ram~178_q ;
wire \RAM_USAVEL|ram~186_q ;
wire \RAM_USAVEL|ram~58feeder_combout ;
wire \RAM_USAVEL|ram~58_q ;
wire \RAM_USAVEL|ram~50_q ;
wire \RAM_USAVEL|ram~1271_combout ;
wire \RAM_USAVEL|ram~1272_combout ;
wire \RAM_USAVEL|ram~1275_combout ;
wire \RAM_USAVEL|ram~1278_combout ;
wire \RAM_USAVEL|ram~1279_combout ;
wire \RAM_USAVEL|ram~1290_combout ;
wire \RAM_USAVEL|ram~1333_combout ;
wire \CPU|MUX|saida_MUX[1]~3_combout ;
wire \CPU|MUX|saida_MUX[1]~4_combout ;
wire \CPU|ACU|DOUT[3]~1_combout ;
wire \SW[2]~input_o ;
wire \DECODER|SAIDA_DE_DADOS~5_combout ;
wire \CPU|MUX|saida_MUX[3]~8_combout ;
wire \RAM_USAVEL|ram~967feeder_combout ;
wire \RAM_USAVEL|ram~967_q ;
wire \RAM_USAVEL|ram~839feeder_combout ;
wire \RAM_USAVEL|ram~839_q ;
wire \RAM_USAVEL|ram~711feeder_combout ;
wire \RAM_USAVEL|ram~711_q ;
wire \RAM_USAVEL|ram~583_q ;
wire \RAM_USAVEL|ram~1426_combout ;
wire \RAM_USAVEL|ram~1427_combout ;
wire \RAM_USAVEL|ram~935feeder_combout ;
wire \RAM_USAVEL|ram~935_q ;
wire \RAM_USAVEL|ram~679_q ;
wire \RAM_USAVEL|ram~807feeder_combout ;
wire \RAM_USAVEL|ram~807_q ;
wire \RAM_USAVEL|ram~551_q ;
wire \RAM_USAVEL|ram~1419_combout ;
wire \RAM_USAVEL|ram~1420_combout ;
wire \RAM_USAVEL|ram~919feeder_combout ;
wire \RAM_USAVEL|ram~919_q ;
wire \RAM_USAVEL|ram~791feeder_combout ;
wire \RAM_USAVEL|ram~791_q ;
wire \RAM_USAVEL|ram~663feeder_combout ;
wire \RAM_USAVEL|ram~663_q ;
wire \RAM_USAVEL|ram~535_q ;
wire \RAM_USAVEL|ram~1423_combout ;
wire \RAM_USAVEL|ram~1424_combout ;
wire \RAM_USAVEL|ram~823feeder_combout ;
wire \RAM_USAVEL|ram~823_q ;
wire \RAM_USAVEL|ram~951_q ;
wire \RAM_USAVEL|ram~695feeder_combout ;
wire \RAM_USAVEL|ram~695_q ;
wire \RAM_USAVEL|ram~567_q ;
wire \RAM_USAVEL|ram~1421_combout ;
wire \RAM_USAVEL|ram~1422_combout ;
wire \RAM_USAVEL|ram~1425_combout ;
wire \RAM_USAVEL|ram~1428_combout ;
wire \RAM_USAVEL|ram~135feeder_combout ;
wire \RAM_USAVEL|ram~135_q ;
wire \RAM_USAVEL|ram~263_q ;
wire \RAM_USAVEL|ram~1436_combout ;
wire \RAM_USAVEL|ram~391_q ;
wire \RAM_USAVEL|ram~519_q ;
wire \RAM_USAVEL|ram~1437_combout ;
wire \RAM_USAVEL|ram~231feeder_combout ;
wire \RAM_USAVEL|ram~231_q ;
wire \RAM_USAVEL|ram~487_q ;
wire \RAM_USAVEL|ram~359_q ;
wire \RAM_USAVEL|ram~103_q ;
wire \RAM_USAVEL|ram~1429_combout ;
wire \RAM_USAVEL|ram~1430_combout ;
wire \RAM_USAVEL|ram~375feeder_combout ;
wire \RAM_USAVEL|ram~375_q ;
wire \RAM_USAVEL|ram~503feeder_combout ;
wire \RAM_USAVEL|ram~503_q ;
wire \RAM_USAVEL|ram~119feeder_combout ;
wire \RAM_USAVEL|ram~119_q ;
wire \RAM_USAVEL|ram~247_q ;
wire \RAM_USAVEL|ram~1431_combout ;
wire \RAM_USAVEL|ram~1432_combout ;
wire \RAM_USAVEL|ram~215feeder_combout ;
wire \RAM_USAVEL|ram~215_q ;
wire \RAM_USAVEL|ram~471_q ;
wire \RAM_USAVEL|ram~343feeder_combout ;
wire \RAM_USAVEL|ram~343_q ;
wire \RAM_USAVEL|ram~87_q ;
wire \RAM_USAVEL|ram~1433_combout ;
wire \RAM_USAVEL|ram~1434_combout ;
wire \RAM_USAVEL|ram~1435_combout ;
wire \RAM_USAVEL|ram~1438_combout ;
wire \RAM_USAVEL|ram~295_q ;
wire \RAM_USAVEL|ram~423feeder_combout ;
wire \RAM_USAVEL|ram~423_q ;
wire \RAM_USAVEL|ram~39feeder_combout ;
wire \RAM_USAVEL|ram~39_q ;
wire \RAM_USAVEL|ram~167feeder_combout ;
wire \RAM_USAVEL|ram~167_q ;
wire \RAM_USAVEL|ram~1439_combout ;
wire \RAM_USAVEL|ram~1440_combout ;
wire \RAM_USAVEL|ram~327feeder_combout ;
wire \RAM_USAVEL|ram~327_q ;
wire \RAM_USAVEL|ram~455feeder_combout ;
wire \RAM_USAVEL|ram~455_q ;
wire \RAM_USAVEL|ram~71_q ;
wire \RAM_USAVEL|ram~199feeder_combout ;
wire \RAM_USAVEL|ram~199_q ;
wire \RAM_USAVEL|ram~1446_combout ;
wire \RAM_USAVEL|ram~1447_combout ;
wire \RAM_USAVEL|ram~311feeder_combout ;
wire \RAM_USAVEL|ram~311_q ;
wire \RAM_USAVEL|ram~439_q ;
wire \RAM_USAVEL|ram~183_q ;
wire \RAM_USAVEL|ram~55_q ;
wire \RAM_USAVEL|ram~1441_combout ;
wire \RAM_USAVEL|ram~1442_combout ;
wire \RAM_USAVEL|ram~279feeder_combout ;
wire \RAM_USAVEL|ram~279_q ;
wire \RAM_USAVEL|ram~407_q ;
wire \RAM_USAVEL|ram~151feeder_combout ;
wire \RAM_USAVEL|ram~151_q ;
wire \RAM_USAVEL|ram~23_q ;
wire \RAM_USAVEL|ram~1443_combout ;
wire \RAM_USAVEL|ram~1444_combout ;
wire \RAM_USAVEL|ram~1445_combout ;
wire \RAM_USAVEL|ram~1448_combout ;
wire \RAM_USAVEL|ram~1449_combout ;
wire \RAM_USAVEL|ram~743_q ;
wire \RAM_USAVEL|ram~775_q ;
wire \RAM_USAVEL|ram~1457_combout ;
wire \RAM_USAVEL|ram~1031_q ;
wire \RAM_USAVEL|ram~999feeder_combout ;
wire \RAM_USAVEL|ram~999_q ;
wire \RAM_USAVEL|ram~1458_combout ;
wire \RAM_USAVEL|ram~983feeder_combout ;
wire \RAM_USAVEL|ram~983_q ;
wire \RAM_USAVEL|ram~1015_q ;
wire \RAM_USAVEL|ram~759feeder_combout ;
wire \RAM_USAVEL|ram~759_q ;
wire \RAM_USAVEL|ram~727_q ;
wire \RAM_USAVEL|ram~1450_combout ;
wire \RAM_USAVEL|ram~1451_combout ;
wire \RAM_USAVEL|ram~855feeder_combout ;
wire \RAM_USAVEL|ram~855_q ;
wire \RAM_USAVEL|ram~887_q ;
wire \RAM_USAVEL|ram~631feeder_combout ;
wire \RAM_USAVEL|ram~631_q ;
wire \RAM_USAVEL|ram~599_q ;
wire \RAM_USAVEL|ram~1454_combout ;
wire \RAM_USAVEL|ram~1455_combout ;
wire \RAM_USAVEL|ram~871feeder_combout ;
wire \RAM_USAVEL|ram~871_q ;
wire \RAM_USAVEL|ram~903_q ;
wire \RAM_USAVEL|ram~647_q ;
wire \RAM_USAVEL|ram~615_q ;
wire \RAM_USAVEL|ram~1452_combout ;
wire \RAM_USAVEL|ram~1453_combout ;
wire \RAM_USAVEL|ram~1456_combout ;
wire \RAM_USAVEL|ram~1459_combout ;
wire \RAM_USAVEL|ram~1460_combout ;
wire \RAM_USAVEL|ram~719feeder_combout ;
wire \RAM_USAVEL|ram~719_q ;
wire \RAM_USAVEL|ram~751_q ;
wire \RAM_USAVEL|ram~623_q ;
wire \RAM_USAVEL|ram~591_q ;
wire \RAM_USAVEL|ram~1496_combout ;
wire \RAM_USAVEL|ram~1497_combout ;
wire \RAM_USAVEL|ram~735feeder_combout ;
wire \RAM_USAVEL|ram~735_q ;
wire \RAM_USAVEL|ram~767_q ;
wire \RAM_USAVEL|ram~639feeder_combout ;
wire \RAM_USAVEL|ram~639_q ;
wire \RAM_USAVEL|ram~607_q ;
wire \RAM_USAVEL|ram~1494_combout ;
wire \RAM_USAVEL|ram~1495_combout ;
wire \RAM_USAVEL|ram~1498_combout ;
wire \RAM_USAVEL|ram~1007_q ;
wire \RAM_USAVEL|ram~879_q ;
wire \RAM_USAVEL|ram~975feeder_combout ;
wire \RAM_USAVEL|ram~975_q ;
wire \RAM_USAVEL|ram~847_q ;
wire \RAM_USAVEL|ram~1492_combout ;
wire \RAM_USAVEL|ram~1493_combout ;
wire \RAM_USAVEL|ram~1023_q ;
wire \RAM_USAVEL|ram~991feeder_combout ;
wire \RAM_USAVEL|ram~991_q ;
wire \RAM_USAVEL|ram~895feeder_combout ;
wire \RAM_USAVEL|ram~895_q ;
wire \RAM_USAVEL|ram~863_q ;
wire \RAM_USAVEL|ram~1499_combout ;
wire \RAM_USAVEL|ram~1500_combout ;
wire \RAM_USAVEL|ram~1501_combout ;
wire \RAM_USAVEL|ram~447feeder_combout ;
wire \RAM_USAVEL|ram~447_q ;
wire \RAM_USAVEL|ram~431feeder_combout ;
wire \RAM_USAVEL|ram~431_q ;
wire \RAM_USAVEL|ram~415feeder_combout ;
wire \RAM_USAVEL|ram~415_q ;
wire \RAM_USAVEL|ram~399_q ;
wire \RAM_USAVEL|ram~1488_combout ;
wire \RAM_USAVEL|ram~1489_combout ;
wire \RAM_USAVEL|ram~175_q ;
wire \RAM_USAVEL|ram~191_q ;
wire \RAM_USAVEL|ram~159feeder_combout ;
wire \RAM_USAVEL|ram~159_q ;
wire \RAM_USAVEL|ram~143_q ;
wire \RAM_USAVEL|ram~1483_combout ;
wire \RAM_USAVEL|ram~1484_combout ;
wire \RAM_USAVEL|ram~47_q ;
wire \RAM_USAVEL|ram~63_q ;
wire \RAM_USAVEL|ram~31_q ;
wire \RAM_USAVEL|ram~15_q ;
wire \RAM_USAVEL|ram~1485_combout ;
wire \RAM_USAVEL|ram~1486_combout ;
wire \RAM_USAVEL|ram~1487_combout ;
wire \RAM_USAVEL|ram~303_q ;
wire \RAM_USAVEL|ram~319_q ;
wire \RAM_USAVEL|ram~271_q ;
wire \RAM_USAVEL|ram~287feeder_combout ;
wire \RAM_USAVEL|ram~287_q ;
wire \RAM_USAVEL|ram~1481_combout ;
wire \RAM_USAVEL|ram~1482_combout ;
wire \RAM_USAVEL|ram~1490_combout ;
wire \RAM_USAVEL|ram~495_q ;
wire \RAM_USAVEL|ram~511_q ;
wire \RAM_USAVEL|ram~463_q ;
wire \RAM_USAVEL|ram~479_q ;
wire \RAM_USAVEL|ram~1478_combout ;
wire \RAM_USAVEL|ram~1479_combout ;
wire \RAM_USAVEL|ram~239_q ;
wire \RAM_USAVEL|ram~255_q ;
wire \RAM_USAVEL|ram~223_q ;
wire \RAM_USAVEL|ram~207_q ;
wire \RAM_USAVEL|ram~1471_combout ;
wire \RAM_USAVEL|ram~1472_combout ;
wire \RAM_USAVEL|ram~351feeder_combout ;
wire \RAM_USAVEL|ram~351_q ;
wire \RAM_USAVEL|ram~383feeder_combout ;
wire \RAM_USAVEL|ram~383_q ;
wire \RAM_USAVEL|ram~335_q ;
wire \RAM_USAVEL|ram~367feeder_combout ;
wire \RAM_USAVEL|ram~367_q ;
wire \RAM_USAVEL|ram~1473_combout ;
wire \RAM_USAVEL|ram~1474_combout ;
wire \RAM_USAVEL|ram~111_q ;
wire \RAM_USAVEL|ram~127_q ;
wire \RAM_USAVEL|ram~95feeder_combout ;
wire \RAM_USAVEL|ram~95_q ;
wire \RAM_USAVEL|ram~79_q ;
wire \RAM_USAVEL|ram~1475_combout ;
wire \RAM_USAVEL|ram~1476_combout ;
wire \RAM_USAVEL|ram~1477_combout ;
wire \RAM_USAVEL|ram~1480_combout ;
wire \RAM_USAVEL|ram~1491_combout ;
wire \RAM_USAVEL|ram~815_q ;
wire \RAM_USAVEL|ram~783_q ;
wire \RAM_USAVEL|ram~799_q ;
wire \RAM_USAVEL|ram~1461_combout ;
wire \RAM_USAVEL|ram~831_q ;
wire \RAM_USAVEL|ram~1462_combout ;
wire \RAM_USAVEL|ram~559_q ;
wire \RAM_USAVEL|ram~575_q ;
wire \RAM_USAVEL|ram~543feeder_combout ;
wire \RAM_USAVEL|ram~543_q ;
wire \RAM_USAVEL|ram~527_q ;
wire \RAM_USAVEL|ram~1465_combout ;
wire \RAM_USAVEL|ram~1466_combout ;
wire \RAM_USAVEL|ram~687_q ;
wire \RAM_USAVEL|ram~703_q ;
wire \RAM_USAVEL|ram~671feeder_combout ;
wire \RAM_USAVEL|ram~671_q ;
wire \RAM_USAVEL|ram~655_q ;
wire \RAM_USAVEL|ram~1463_combout ;
wire \RAM_USAVEL|ram~1464_combout ;
wire \RAM_USAVEL|ram~1467_combout ;
wire \RAM_USAVEL|ram~959feeder_combout ;
wire \RAM_USAVEL|ram~959_q ;
wire \RAM_USAVEL|ram~943feeder_combout ;
wire \RAM_USAVEL|ram~943_q ;
wire \RAM_USAVEL|ram~927feeder_combout ;
wire \RAM_USAVEL|ram~927_q ;
wire \RAM_USAVEL|ram~911_q ;
wire \RAM_USAVEL|ram~1468_combout ;
wire \RAM_USAVEL|ram~1469_combout ;
wire \RAM_USAVEL|ram~1470_combout ;
wire \RAM_USAVEL|ram~1502_combout ;
wire \RAM_USAVEL|ram~1503_combout ;
wire \RAM_USAVEL|ram~803_q ;
wire \RAM_USAVEL|ram~835feeder_combout ;
wire \RAM_USAVEL|ram~835_q ;
wire \RAM_USAVEL|ram~291feeder_combout ;
wire \RAM_USAVEL|ram~291_q ;
wire \RAM_USAVEL|ram~323feeder_combout ;
wire \RAM_USAVEL|ram~323_q ;
wire \RAM_USAVEL|ram~1379_combout ;
wire \RAM_USAVEL|ram~1380_combout ;
wire \RAM_USAVEL|ram~787feeder_combout ;
wire \RAM_USAVEL|ram~787_q ;
wire \RAM_USAVEL|ram~819_q ;
wire \RAM_USAVEL|ram~275feeder_combout ;
wire \RAM_USAVEL|ram~275_q ;
wire \RAM_USAVEL|ram~307_q ;
wire \RAM_USAVEL|ram~1381_combout ;
wire \RAM_USAVEL|ram~1382_combout ;
wire \RAM_USAVEL|ram~1383_combout ;
wire \RAM_USAVEL|ram~883feeder_combout ;
wire \RAM_USAVEL|ram~883_q ;
wire \RAM_USAVEL|ram~851feeder_combout ;
wire \RAM_USAVEL|ram~851_q ;
wire \RAM_USAVEL|ram~339_q ;
wire \RAM_USAVEL|ram~1377_combout ;
wire \RAM_USAVEL|ram~371_q ;
wire \RAM_USAVEL|ram~1378_combout ;
wire \RAM_USAVEL|ram~899_q ;
wire \RAM_USAVEL|ram~867feeder_combout ;
wire \RAM_USAVEL|ram~867_q ;
wire \RAM_USAVEL|ram~387feeder_combout ;
wire \RAM_USAVEL|ram~387_q ;
wire \RAM_USAVEL|ram~355_q ;
wire \RAM_USAVEL|ram~1384_combout ;
wire \RAM_USAVEL|ram~1385_combout ;
wire \RAM_USAVEL|ram~1386_combout ;
wire \RAM_USAVEL|ram~1011_q ;
wire \RAM_USAVEL|ram~979_q ;
wire \RAM_USAVEL|ram~947feeder_combout ;
wire \RAM_USAVEL|ram~947_q ;
wire \RAM_USAVEL|ram~915_q ;
wire \RAM_USAVEL|ram~1408_combout ;
wire \RAM_USAVEL|ram~1409_combout ;
wire \RAM_USAVEL|ram~499feeder_combout ;
wire \RAM_USAVEL|ram~499_q ;
wire \RAM_USAVEL|ram~467feeder_combout ;
wire \RAM_USAVEL|ram~467_q ;
wire \RAM_USAVEL|ram~435feeder_combout ;
wire \RAM_USAVEL|ram~435_q ;
wire \RAM_USAVEL|ram~403_q ;
wire \RAM_USAVEL|ram~1412_combout ;
wire \RAM_USAVEL|ram~1413_combout ;
wire \RAM_USAVEL|ram~515feeder_combout ;
wire \RAM_USAVEL|ram~515_q ;
wire \RAM_USAVEL|ram~483feeder_combout ;
wire \RAM_USAVEL|ram~483_q ;
wire \RAM_USAVEL|ram~451feeder_combout ;
wire \RAM_USAVEL|ram~451_q ;
wire \RAM_USAVEL|ram~419feeder_combout ;
wire \RAM_USAVEL|ram~419_q ;
wire \RAM_USAVEL|ram~1410_combout ;
wire \RAM_USAVEL|ram~1411_combout ;
wire \RAM_USAVEL|ram~1414_combout ;
wire \RAM_USAVEL|ram~1027feeder_combout ;
wire \RAM_USAVEL|ram~1027_q ;
wire \RAM_USAVEL|ram~995feeder_combout ;
wire \RAM_USAVEL|ram~995_q ;
wire \RAM_USAVEL|ram~963feeder_combout ;
wire \RAM_USAVEL|ram~963_q ;
wire \RAM_USAVEL|ram~931_q ;
wire \RAM_USAVEL|ram~1415_combout ;
wire \RAM_USAVEL|ram~1416_combout ;
wire \RAM_USAVEL|ram~1417_combout ;
wire \RAM_USAVEL|ram~195_q ;
wire \RAM_USAVEL|ram~163feeder_combout ;
wire \RAM_USAVEL|ram~163_q ;
wire \RAM_USAVEL|ram~147_q ;
wire \RAM_USAVEL|ram~179feeder_combout ;
wire \RAM_USAVEL|ram~179_q ;
wire \RAM_USAVEL|ram~1391_combout ;
wire \RAM_USAVEL|ram~1392_combout ;
wire \RAM_USAVEL|ram~675_q ;
wire \RAM_USAVEL|ram~707_q ;
wire \RAM_USAVEL|ram~691feeder_combout ;
wire \RAM_USAVEL|ram~691_q ;
wire \RAM_USAVEL|ram~659feeder_combout ;
wire \RAM_USAVEL|ram~659_q ;
wire \RAM_USAVEL|ram~1389_combout ;
wire \RAM_USAVEL|ram~1390_combout ;
wire \RAM_USAVEL|ram~1393_combout ;
wire \RAM_USAVEL|ram~739_q ;
wire \RAM_USAVEL|ram~771feeder_combout ;
wire \RAM_USAVEL|ram~771_q ;
wire \RAM_USAVEL|ram~755feeder_combout ;
wire \RAM_USAVEL|ram~755_q ;
wire \RAM_USAVEL|ram~723feeder_combout ;
wire \RAM_USAVEL|ram~723_q ;
wire \RAM_USAVEL|ram~1394_combout ;
wire \RAM_USAVEL|ram~1395_combout ;
wire \RAM_USAVEL|ram~227feeder_combout ;
wire \RAM_USAVEL|ram~227_q ;
wire \RAM_USAVEL|ram~259_q ;
wire \RAM_USAVEL|ram~243_q ;
wire \RAM_USAVEL|ram~211_q ;
wire \RAM_USAVEL|ram~1387_combout ;
wire \RAM_USAVEL|ram~1388_combout ;
wire \RAM_USAVEL|ram~1396_combout ;
wire \RAM_USAVEL|ram~611feeder_combout ;
wire \RAM_USAVEL|ram~611_q ;
wire \RAM_USAVEL|ram~643_q ;
wire \RAM_USAVEL|ram~627feeder_combout ;
wire \RAM_USAVEL|ram~627_q ;
wire \RAM_USAVEL|ram~595feeder_combout ;
wire \RAM_USAVEL|ram~595_q ;
wire \RAM_USAVEL|ram~1404_combout ;
wire \RAM_USAVEL|ram~1405_combout ;
wire \RAM_USAVEL|ram~35feeder_combout ;
wire \RAM_USAVEL|ram~35_q ;
wire \RAM_USAVEL|ram~67_q ;
wire \RAM_USAVEL|ram~51_q ;
wire \RAM_USAVEL|ram~19_q ;
wire \RAM_USAVEL|ram~1401_combout ;
wire \RAM_USAVEL|ram~1402_combout ;
wire \RAM_USAVEL|ram~99feeder_combout ;
wire \RAM_USAVEL|ram~99_q ;
wire \RAM_USAVEL|ram~131_q ;
wire \RAM_USAVEL|ram~115_q ;
wire \RAM_USAVEL|ram~83_q ;
wire \RAM_USAVEL|ram~1399_combout ;
wire \RAM_USAVEL|ram~1400_combout ;
wire \RAM_USAVEL|ram~1403_combout ;
wire \RAM_USAVEL|ram~547_q ;
wire \RAM_USAVEL|ram~579_q ;
wire \RAM_USAVEL|ram~563_q ;
wire \RAM_USAVEL|ram~531_q ;
wire \RAM_USAVEL|ram~1397_combout ;
wire \RAM_USAVEL|ram~1398_combout ;
wire \RAM_USAVEL|ram~1406_combout ;
wire \RAM_USAVEL|ram~1407_combout ;
wire \RAM_USAVEL|ram~1418_combout ;
wire \RAM_USAVEL|ram~1003_q ;
wire \RAM_USAVEL|ram~1035_q ;
wire \RAM_USAVEL|ram~971feeder_combout ;
wire \RAM_USAVEL|ram~971_q ;
wire \RAM_USAVEL|ram~939_q ;
wire \RAM_USAVEL|ram~1542_combout ;
wire \RAM_USAVEL|ram~1543_combout ;
wire \RAM_USAVEL|ram~955_q ;
wire \RAM_USAVEL|ram~1019feeder_combout ;
wire \RAM_USAVEL|ram~1019_q ;
wire \RAM_USAVEL|ram~987feeder_combout ;
wire \RAM_USAVEL|ram~987_q ;
wire \RAM_USAVEL|ram~923_q ;
wire \RAM_USAVEL|ram~1535_combout ;
wire \RAM_USAVEL|ram~1536_combout ;
wire \RAM_USAVEL|ram~443_q ;
wire \RAM_USAVEL|ram~507feeder_combout ;
wire \RAM_USAVEL|ram~507_q ;
wire \RAM_USAVEL|ram~475feeder_combout ;
wire \RAM_USAVEL|ram~475_q ;
wire \RAM_USAVEL|ram~411_q ;
wire \RAM_USAVEL|ram~1539_combout ;
wire \RAM_USAVEL|ram~1540_combout ;
wire \RAM_USAVEL|ram~523_q ;
wire \RAM_USAVEL|ram~491_q ;
wire \RAM_USAVEL|ram~459feeder_combout ;
wire \RAM_USAVEL|ram~459_q ;
wire \RAM_USAVEL|ram~427_q ;
wire \RAM_USAVEL|ram~1537_combout ;
wire \RAM_USAVEL|ram~1538_combout ;
wire \RAM_USAVEL|ram~1541_combout ;
wire \RAM_USAVEL|ram~1544_combout ;
wire \RAM_USAVEL|ram~875_q ;
wire \RAM_USAVEL|ram~811_q ;
wire \RAM_USAVEL|ram~363_q ;
wire \RAM_USAVEL|ram~299feeder_combout ;
wire \RAM_USAVEL|ram~299_q ;
wire \RAM_USAVEL|ram~1504_combout ;
wire \RAM_USAVEL|ram~1505_combout ;
wire \RAM_USAVEL|ram~843_q ;
wire \RAM_USAVEL|ram~907_q ;
wire \RAM_USAVEL|ram~395feeder_combout ;
wire \RAM_USAVEL|ram~395_q ;
wire \RAM_USAVEL|ram~331_q ;
wire \RAM_USAVEL|ram~1511_combout ;
wire \RAM_USAVEL|ram~1512_combout ;
wire \RAM_USAVEL|ram~379feeder_combout ;
wire \RAM_USAVEL|ram~379_q ;
wire \RAM_USAVEL|ram~891_q ;
wire \RAM_USAVEL|ram~315feeder_combout ;
wire \RAM_USAVEL|ram~315_q ;
wire \RAM_USAVEL|ram~827feeder_combout ;
wire \RAM_USAVEL|ram~827_q ;
wire \RAM_USAVEL|ram~1506_combout ;
wire \RAM_USAVEL|ram~1507_combout ;
wire \RAM_USAVEL|ram~347_q ;
wire \RAM_USAVEL|ram~859_q ;
wire \RAM_USAVEL|ram~795_q ;
wire \RAM_USAVEL|ram~283_q ;
wire \RAM_USAVEL|ram~1508_combout ;
wire \RAM_USAVEL|ram~1509_combout ;
wire \RAM_USAVEL|ram~1510_combout ;
wire \RAM_USAVEL|ram~1513_combout ;
wire \RAM_USAVEL|ram~587feeder_combout ;
wire \RAM_USAVEL|ram~587_q ;
wire \RAM_USAVEL|ram~651_q ;
wire \RAM_USAVEL|ram~139feeder_combout ;
wire \RAM_USAVEL|ram~139_q ;
wire \RAM_USAVEL|ram~75_q ;
wire \RAM_USAVEL|ram~1531_combout ;
wire \RAM_USAVEL|ram~1532_combout ;
wire \RAM_USAVEL|ram~27feeder_combout ;
wire \RAM_USAVEL|ram~27_q ;
wire \RAM_USAVEL|ram~91_q ;
wire \RAM_USAVEL|ram~1528_combout ;
wire \RAM_USAVEL|ram~539feeder_combout ;
wire \RAM_USAVEL|ram~539_q ;
wire \RAM_USAVEL|ram~603_q ;
wire \RAM_USAVEL|ram~1529_combout ;
wire \RAM_USAVEL|ram~123_q ;
wire \RAM_USAVEL|ram~635_q ;
wire \RAM_USAVEL|ram~59feeder_combout ;
wire \RAM_USAVEL|ram~59_q ;
wire \RAM_USAVEL|ram~571feeder_combout ;
wire \RAM_USAVEL|ram~571_q ;
wire \RAM_USAVEL|ram~1526_combout ;
wire \RAM_USAVEL|ram~1527_combout ;
wire \RAM_USAVEL|ram~1530_combout ;
wire \RAM_USAVEL|ram~555feeder_combout ;
wire \RAM_USAVEL|ram~555_q ;
wire \RAM_USAVEL|ram~619feeder_combout ;
wire \RAM_USAVEL|ram~619_q ;
wire \RAM_USAVEL|ram~43feeder_combout ;
wire \RAM_USAVEL|ram~43_q ;
wire \RAM_USAVEL|ram~107_q ;
wire \RAM_USAVEL|ram~1524_combout ;
wire \RAM_USAVEL|ram~1525_combout ;
wire \RAM_USAVEL|ram~1533_combout ;
wire \RAM_USAVEL|ram~267_q ;
wire \RAM_USAVEL|ram~779_q ;
wire \RAM_USAVEL|ram~251_q ;
wire \RAM_USAVEL|ram~763feeder_combout ;
wire \RAM_USAVEL|ram~763_q ;
wire \RAM_USAVEL|ram~1521_combout ;
wire \RAM_USAVEL|ram~1522_combout ;
wire \RAM_USAVEL|ram~731_q ;
wire \RAM_USAVEL|ram~747_q ;
wire \RAM_USAVEL|ram~235feeder_combout ;
wire \RAM_USAVEL|ram~235_q ;
wire \RAM_USAVEL|ram~219_q ;
wire \RAM_USAVEL|ram~1514_combout ;
wire \RAM_USAVEL|ram~1515_combout ;
wire \RAM_USAVEL|ram~171feeder_combout ;
wire \RAM_USAVEL|ram~171_q ;
wire \RAM_USAVEL|ram~683_q ;
wire \RAM_USAVEL|ram~667feeder_combout ;
wire \RAM_USAVEL|ram~667_q ;
wire \RAM_USAVEL|ram~155_q ;
wire \RAM_USAVEL|ram~1518_combout ;
wire \RAM_USAVEL|ram~1519_combout ;
wire \RAM_USAVEL|ram~203feeder_combout ;
wire \RAM_USAVEL|ram~203_q ;
wire \RAM_USAVEL|ram~715_q ;
wire \RAM_USAVEL|ram~699feeder_combout ;
wire \RAM_USAVEL|ram~699_q ;
wire \RAM_USAVEL|ram~187_q ;
wire \RAM_USAVEL|ram~1516_combout ;
wire \RAM_USAVEL|ram~1517_combout ;
wire \RAM_USAVEL|ram~1520_combout ;
wire \RAM_USAVEL|ram~1523_combout ;
wire \RAM_USAVEL|ram~1534_combout ;
wire \RAM_USAVEL|ram~1545_combout ;
wire \RAM_USAVEL|ram~1546_combout ;
wire \CPU|ULA|Add0~3 ;
wire \CPU|ULA|Add0~4_combout ;
wire \DECODER|SAIDA_DE_DADOS~1_combout ;
wire \DECODER|Equal1~1_combout ;
wire \SW[1]~input_o ;
wire \BASE_DE_TEMPO_2|Add0~0_combout ;
wire \BASE_DE_TEMPO_2|contador~0_combout ;
wire \BASE_DE_TEMPO_2|Add0~1 ;
wire \BASE_DE_TEMPO_2|Add0~2_combout ;
wire \BASE_DE_TEMPO_2|Add0~3 ;
wire \BASE_DE_TEMPO_2|Add0~4_combout ;
wire \BASE_DE_TEMPO_2|Add0~5 ;
wire \BASE_DE_TEMPO_2|Add0~6_combout ;
wire \BASE_DE_TEMPO_2|Add0~7 ;
wire \BASE_DE_TEMPO_2|Add0~8_combout ;
wire \BASE_DE_TEMPO_2|contador~1_combout ;
wire \BASE_DE_TEMPO_2|Add0~9 ;
wire \BASE_DE_TEMPO_2|Add0~10_combout ;
wire \BASE_DE_TEMPO_2|Add0~11 ;
wire \BASE_DE_TEMPO_2|Add0~12_combout ;
wire \BASE_DE_TEMPO_2|Add0~13 ;
wire \BASE_DE_TEMPO_2|Add0~14_combout ;
wire \BASE_DE_TEMPO_2|Add0~15 ;
wire \BASE_DE_TEMPO_2|Add0~16_combout ;
wire \BASE_DE_TEMPO_2|contador~2_combout ;
wire \BASE_DE_TEMPO_2|Add0~17 ;
wire \BASE_DE_TEMPO_2|Add0~18_combout ;
wire \BASE_DE_TEMPO_2|contador~3_combout ;
wire \BASE_DE_TEMPO_2|Add0~19 ;
wire \BASE_DE_TEMPO_2|Add0~20_combout ;
wire \BASE_DE_TEMPO_2|contador~4_combout ;
wire \BASE_DE_TEMPO_2|Add0~21 ;
wire \BASE_DE_TEMPO_2|Add0~22_combout ;
wire \BASE_DE_TEMPO_2|Equal0~2_combout ;
wire \BASE_DE_TEMPO_2|Equal0~0_combout ;
wire \BASE_DE_TEMPO_2|Add0~23 ;
wire \BASE_DE_TEMPO_2|Add0~24_combout ;
wire \BASE_DE_TEMPO_2|Add0~25 ;
wire \BASE_DE_TEMPO_2|Add0~26_combout ;
wire \BASE_DE_TEMPO_2|contador~5_combout ;
wire \BASE_DE_TEMPO_2|Equal0~3_combout ;
wire \BASE_DE_TEMPO_2|Equal0~1_combout ;
wire \BASE_DE_TEMPO_2|Equal0~4_combout ;
wire \BASE_DE_TEMPO_2|tick~0_combout ;
wire \BASE_DE_TEMPO_2|tick~q ;
wire \BASE_DE_TEMPO_3|Add0~0_combout ;
wire \BASE_DE_TEMPO_3|contador~3_combout ;
wire \BASE_DE_TEMPO_3|Add0~1 ;
wire \BASE_DE_TEMPO_3|Add0~2_combout ;
wire \BASE_DE_TEMPO_3|Add0~3 ;
wire \BASE_DE_TEMPO_3|Add0~4_combout ;
wire \BASE_DE_TEMPO_3|Add0~5 ;
wire \BASE_DE_TEMPO_3|Add0~6_combout ;
wire \BASE_DE_TEMPO_3|Add0~7 ;
wire \BASE_DE_TEMPO_3|Add0~8_combout ;
wire \BASE_DE_TEMPO_3|Add0~9 ;
wire \BASE_DE_TEMPO_3|Add0~10_combout ;
wire \BASE_DE_TEMPO_3|contador~4_combout ;
wire \BASE_DE_TEMPO_3|Add0~11 ;
wire \BASE_DE_TEMPO_3|Add0~12_combout ;
wire \BASE_DE_TEMPO_3|Add0~13 ;
wire \BASE_DE_TEMPO_3|Add0~14_combout ;
wire \BASE_DE_TEMPO_3|Add0~15 ;
wire \BASE_DE_TEMPO_3|Add0~16_combout ;
wire \BASE_DE_TEMPO_3|contador~5_combout ;
wire \BASE_DE_TEMPO_3|Add0~17 ;
wire \BASE_DE_TEMPO_3|Add0~18_combout ;
wire \BASE_DE_TEMPO_3|Add0~19 ;
wire \BASE_DE_TEMPO_3|Add0~20_combout ;
wire \BASE_DE_TEMPO_3|Add0~21 ;
wire \BASE_DE_TEMPO_3|Add0~22_combout ;
wire \BASE_DE_TEMPO_3|Add0~23 ;
wire \BASE_DE_TEMPO_3|Add0~24_combout ;
wire \BASE_DE_TEMPO_3|Add0~25 ;
wire \BASE_DE_TEMPO_3|Add0~26_combout ;
wire \BASE_DE_TEMPO_3|contador~6_combout ;
wire \BASE_DE_TEMPO_3|Add0~27 ;
wire \BASE_DE_TEMPO_3|Add0~28_combout ;
wire \BASE_DE_TEMPO_3|Add0~29 ;
wire \BASE_DE_TEMPO_3|Add0~30_combout ;
wire \BASE_DE_TEMPO_3|contador~7_combout ;
wire \BASE_DE_TEMPO_3|Add0~31 ;
wire \BASE_DE_TEMPO_3|Add0~32_combout ;
wire \BASE_DE_TEMPO_3|contador~0_combout ;
wire \BASE_DE_TEMPO_3|Add0~33 ;
wire \BASE_DE_TEMPO_3|Add0~34_combout ;
wire \BASE_DE_TEMPO_3|contador~1_combout ;
wire \BASE_DE_TEMPO_3|Add0~35 ;
wire \BASE_DE_TEMPO_3|Add0~36_combout ;
wire \BASE_DE_TEMPO_3|contador~2_combout ;
wire \BASE_DE_TEMPO_3|Equal0~1_combout ;
wire \BASE_DE_TEMPO_3|Equal0~0_combout ;
wire \BASE_DE_TEMPO_3|Equal0~3_combout ;
wire \BASE_DE_TEMPO_3|Equal0~2_combout ;
wire \BASE_DE_TEMPO_3|Equal0~4_combout ;
wire \BASE_DE_TEMPO_3|Equal0~5_combout ;
wire \BASE_DE_TEMPO_3|tick~0_combout ;
wire \BASE_DE_TEMPO_3|tick~q ;
wire \MUX_BASE_TEMPO_TESTE|saida_MUX~combout ;
wire \BASE_DE_TEMPO_1|Add0~0_combout ;
wire \BASE_DE_TEMPO_1|contador~1_combout ;
wire \BASE_DE_TEMPO_1|Add0~1 ;
wire \BASE_DE_TEMPO_1|Add0~2_combout ;
wire \BASE_DE_TEMPO_1|Add0~3 ;
wire \BASE_DE_TEMPO_1|Add0~4_combout ;
wire \BASE_DE_TEMPO_1|Add0~5 ;
wire \BASE_DE_TEMPO_1|Add0~6_combout ;
wire \BASE_DE_TEMPO_1|Add0~7 ;
wire \BASE_DE_TEMPO_1|Add0~8_combout ;
wire \BASE_DE_TEMPO_1|Add0~9 ;
wire \BASE_DE_TEMPO_1|Add0~10_combout ;
wire \BASE_DE_TEMPO_1|Add0~11 ;
wire \BASE_DE_TEMPO_1|Add0~12_combout ;
wire \BASE_DE_TEMPO_1|contador~0_combout ;
wire \BASE_DE_TEMPO_1|Add0~13 ;
wire \BASE_DE_TEMPO_1|Add0~14_combout ;
wire \BASE_DE_TEMPO_1|Add0~15 ;
wire \BASE_DE_TEMPO_1|Add0~16_combout ;
wire \BASE_DE_TEMPO_1|Add0~17 ;
wire \BASE_DE_TEMPO_1|Add0~18_combout ;
wire \BASE_DE_TEMPO_1|Add0~19 ;
wire \BASE_DE_TEMPO_1|Add0~20_combout ;
wire \BASE_DE_TEMPO_1|Add0~21 ;
wire \BASE_DE_TEMPO_1|Add0~22_combout ;
wire \BASE_DE_TEMPO_1|contador~2_combout ;
wire \BASE_DE_TEMPO_1|Add0~23 ;
wire \BASE_DE_TEMPO_1|Add0~24_combout ;
wire \BASE_DE_TEMPO_1|contador~3_combout ;
wire \BASE_DE_TEMPO_1|Add0~25 ;
wire \BASE_DE_TEMPO_1|Add0~26_combout ;
wire \BASE_DE_TEMPO_1|contador~4_combout ;
wire \BASE_DE_TEMPO_1|Add0~27 ;
wire \BASE_DE_TEMPO_1|Add0~28_combout ;
wire \BASE_DE_TEMPO_1|contador~5_combout ;
wire \BASE_DE_TEMPO_1|Add0~29 ;
wire \BASE_DE_TEMPO_1|Add0~30_combout ;
wire \BASE_DE_TEMPO_1|Add0~31 ;
wire \BASE_DE_TEMPO_1|Add0~32_combout ;
wire \BASE_DE_TEMPO_1|contador~6_combout ;
wire \BASE_DE_TEMPO_1|Add0~33 ;
wire \BASE_DE_TEMPO_1|Add0~34_combout ;
wire \BASE_DE_TEMPO_1|Add0~35 ;
wire \BASE_DE_TEMPO_1|Add0~36_combout ;
wire \BASE_DE_TEMPO_1|contador~7_combout ;
wire \BASE_DE_TEMPO_1|Add0~37 ;
wire \BASE_DE_TEMPO_1|Add0~38_combout ;
wire \BASE_DE_TEMPO_1|contador~8_combout ;
wire \BASE_DE_TEMPO_1|Equal0~5_combout ;
wire \BASE_DE_TEMPO_1|Add0~39 ;
wire \BASE_DE_TEMPO_1|Add0~40_combout ;
wire \BASE_DE_TEMPO_1|contador~10_combout ;
wire \BASE_DE_TEMPO_1|Add0~41 ;
wire \BASE_DE_TEMPO_1|Add0~42_combout ;
wire \BASE_DE_TEMPO_1|contador~11_combout ;
wire \BASE_DE_TEMPO_1|Add0~43 ;
wire \BASE_DE_TEMPO_1|Add0~44_combout ;
wire \BASE_DE_TEMPO_1|contador~12_combout ;
wire \BASE_DE_TEMPO_1|Add0~45 ;
wire \BASE_DE_TEMPO_1|Add0~46_combout ;
wire \BASE_DE_TEMPO_1|Equal0~6_combout ;
wire \BASE_DE_TEMPO_1|Add0~47 ;
wire \BASE_DE_TEMPO_1|Add0~48_combout ;
wire \BASE_DE_TEMPO_1|contador~9_combout ;
wire \BASE_DE_TEMPO_1|Equal0~0_combout ;
wire \BASE_DE_TEMPO_1|Equal0~3_combout ;
wire \BASE_DE_TEMPO_1|Equal0~2_combout ;
wire \BASE_DE_TEMPO_1|Equal0~1_combout ;
wire \BASE_DE_TEMPO_1|Equal0~4_combout ;
wire \BASE_DE_TEMPO_1|Equal0~7_combout ;
wire \BASE_DE_TEMPO_1|tick~0_combout ;
wire \BASE_DE_TEMPO_1|tick~q ;
wire \SW[0]~input_o ;
wire \MUX_BASE_TEMPO|saida_MUX~combout ;
wire \TIMER|DOUT[2]~feeder_combout ;
wire \DECODER|Habtimer_write~6_combout ;
wire \DECODER|Habtimer_write~3_combout ;
wire \DECODER|Habtimer_write~combout ;
wire \DECODER|SAIDA_DE_DADOS~2_combout ;
wire \DECODER|SAIDA_DE_DADOS~3_combout ;
wire \CPU|MUX|saida_MUX[2]~5_combout ;
wire \CPU|MUX|saida_MUX[2]~6_combout ;
wire \CPU|ULA|Add0~5 ;
wire \CPU|ULA|Add0~6_combout ;
wire \CPU|MUX|saida_MUX[3]~7_combout ;
wire \DECODER|SAIDA_DE_DADOS~4_combout ;
wire \CPU|MUX|saida_MUX[3]~9_combout ;
wire \RAM_USAVEL|ram~996_q ;
wire \RAM_USAVEL|ram~992_q ;
wire \RAM_USAVEL|ram~868feeder_combout ;
wire \RAM_USAVEL|ram~868_q ;
wire \RAM_USAVEL|ram~864_q ;
wire \RAM_USAVEL|ram~1578_combout ;
wire \RAM_USAVEL|ram~1579_combout ;
wire \RAM_USAVEL|ram~1004_q ;
wire \RAM_USAVEL|ram~1000_q ;
wire \RAM_USAVEL|ram~872feeder_combout ;
wire \RAM_USAVEL|ram~872_q ;
wire \RAM_USAVEL|ram~876feeder_combout ;
wire \RAM_USAVEL|ram~876_q ;
wire \RAM_USAVEL|ram~1585_combout ;
wire \RAM_USAVEL|ram~1586_combout ;
wire \RAM_USAVEL|ram~932feeder_combout ;
wire \RAM_USAVEL|ram~932_q ;
wire \RAM_USAVEL|ram~928feeder_combout ;
wire \RAM_USAVEL|ram~928_q ;
wire \RAM_USAVEL|ram~804feeder_combout ;
wire \RAM_USAVEL|ram~804_q ;
wire \RAM_USAVEL|ram~800_q ;
wire \RAM_USAVEL|ram~1582_combout ;
wire \RAM_USAVEL|ram~1583_combout ;
wire \RAM_USAVEL|ram~936_q ;
wire \RAM_USAVEL|ram~940_q ;
wire \RAM_USAVEL|ram~812_q ;
wire \RAM_USAVEL|ram~808_q ;
wire \RAM_USAVEL|ram~1580_combout ;
wire \RAM_USAVEL|ram~1581_combout ;
wire \RAM_USAVEL|ram~1584_combout ;
wire \RAM_USAVEL|ram~1587_combout ;
wire \RAM_USAVEL|ram~232_q ;
wire \RAM_USAVEL|ram~236_q ;
wire \RAM_USAVEL|ram~108_q ;
wire \RAM_USAVEL|ram~104_q ;
wire \RAM_USAVEL|ram~1574_combout ;
wire \RAM_USAVEL|ram~1575_combout ;
wire \RAM_USAVEL|ram~168feeder_combout ;
wire \RAM_USAVEL|ram~168_q ;
wire \RAM_USAVEL|ram~172_q ;
wire \RAM_USAVEL|ram~44_q ;
wire \RAM_USAVEL|ram~40_q ;
wire \RAM_USAVEL|ram~1567_combout ;
wire \RAM_USAVEL|ram~1568_combout ;
wire \RAM_USAVEL|ram~228feeder_combout ;
wire \RAM_USAVEL|ram~228_q ;
wire \RAM_USAVEL|ram~224feeder_combout ;
wire \RAM_USAVEL|ram~224_q ;
wire \RAM_USAVEL|ram~100feeder_combout ;
wire \RAM_USAVEL|ram~100_q ;
wire \RAM_USAVEL|ram~96_q ;
wire \RAM_USAVEL|ram~1569_combout ;
wire \RAM_USAVEL|ram~1570_combout ;
wire \RAM_USAVEL|ram~164feeder_combout ;
wire \RAM_USAVEL|ram~164_q ;
wire \RAM_USAVEL|ram~36feeder_combout ;
wire \RAM_USAVEL|ram~36_q ;
wire \RAM_USAVEL|ram~32_q ;
wire \RAM_USAVEL|ram~1571_combout ;
wire \RAM_USAVEL|ram~160feeder_combout ;
wire \RAM_USAVEL|ram~160_q ;
wire \RAM_USAVEL|ram~1572_combout ;
wire \RAM_USAVEL|ram~1573_combout ;
wire \RAM_USAVEL|ram~1576_combout ;
wire \RAM_USAVEL|ram~420_q ;
wire \RAM_USAVEL|ram~428_q ;
wire \RAM_USAVEL|ram~300_q ;
wire \RAM_USAVEL|ram~292feeder_combout ;
wire \RAM_USAVEL|ram~292_q ;
wire \RAM_USAVEL|ram~1557_combout ;
wire \RAM_USAVEL|ram~1558_combout ;
wire \RAM_USAVEL|ram~484feeder_combout ;
wire \RAM_USAVEL|ram~484_q ;
wire \RAM_USAVEL|ram~492_q ;
wire \RAM_USAVEL|ram~364feeder_combout ;
wire \RAM_USAVEL|ram~364_q ;
wire \RAM_USAVEL|ram~356_q ;
wire \RAM_USAVEL|ram~1564_combout ;
wire \RAM_USAVEL|ram~1565_combout ;
wire \RAM_USAVEL|ram~416feeder_combout ;
wire \RAM_USAVEL|ram~416_q ;
wire \RAM_USAVEL|ram~424_q ;
wire \RAM_USAVEL|ram~296_q ;
wire \RAM_USAVEL|ram~288_q ;
wire \RAM_USAVEL|ram~1561_combout ;
wire \RAM_USAVEL|ram~1562_combout ;
wire \RAM_USAVEL|ram~488_q ;
wire \RAM_USAVEL|ram~480feeder_combout ;
wire \RAM_USAVEL|ram~480_q ;
wire \RAM_USAVEL|ram~360feeder_combout ;
wire \RAM_USAVEL|ram~360_q ;
wire \RAM_USAVEL|ram~352_q ;
wire \RAM_USAVEL|ram~1559_combout ;
wire \RAM_USAVEL|ram~1560_combout ;
wire \RAM_USAVEL|ram~1563_combout ;
wire \RAM_USAVEL|ram~1566_combout ;
wire \RAM_USAVEL|ram~1577_combout ;
wire \RAM_USAVEL|ram~612_q ;
wire \RAM_USAVEL|ram~620_q ;
wire \RAM_USAVEL|ram~616_q ;
wire \RAM_USAVEL|ram~608_q ;
wire \RAM_USAVEL|ram~1549_combout ;
wire \RAM_USAVEL|ram~1550_combout ;
wire \RAM_USAVEL|ram~556feeder_combout ;
wire \RAM_USAVEL|ram~556_q ;
wire \RAM_USAVEL|ram~548feeder_combout ;
wire \RAM_USAVEL|ram~548_q ;
wire \RAM_USAVEL|ram~544_q ;
wire \RAM_USAVEL|ram~552_q ;
wire \RAM_USAVEL|ram~1551_combout ;
wire \RAM_USAVEL|ram~1552_combout ;
wire \RAM_USAVEL|ram~1553_combout ;
wire \RAM_USAVEL|ram~680_q ;
wire \RAM_USAVEL|ram~684feeder_combout ;
wire \RAM_USAVEL|ram~684_q ;
wire \RAM_USAVEL|ram~676feeder_combout ;
wire \RAM_USAVEL|ram~676_q ;
wire \RAM_USAVEL|ram~672_q ;
wire \RAM_USAVEL|ram~1547_combout ;
wire \RAM_USAVEL|ram~1548_combout ;
wire \RAM_USAVEL|ram~744feeder_combout ;
wire \RAM_USAVEL|ram~744_q ;
wire \RAM_USAVEL|ram~748_q ;
wire \RAM_USAVEL|ram~740_q ;
wire \RAM_USAVEL|ram~736_q ;
wire \RAM_USAVEL|ram~1554_combout ;
wire \RAM_USAVEL|ram~1555_combout ;
wire \RAM_USAVEL|ram~1556_combout ;
wire \RAM_USAVEL|ram~1588_combout ;
wire \RAM_USAVEL|ram~252_q ;
wire \RAM_USAVEL|ram~508_q ;
wire \RAM_USAVEL|ram~504feeder_combout ;
wire \RAM_USAVEL|ram~504_q ;
wire \RAM_USAVEL|ram~248_q ;
wire \RAM_USAVEL|ram~1620_combout ;
wire \RAM_USAVEL|ram~1621_combout ;
wire \RAM_USAVEL|ram~764feeder_combout ;
wire \RAM_USAVEL|ram~764_q ;
wire \RAM_USAVEL|ram~1020_q ;
wire \RAM_USAVEL|ram~1016feeder_combout ;
wire \RAM_USAVEL|ram~1016_q ;
wire \RAM_USAVEL|ram~760_q ;
wire \RAM_USAVEL|ram~1627_combout ;
wire \RAM_USAVEL|ram~1628_combout ;
wire \RAM_USAVEL|ram~756feeder_combout ;
wire \RAM_USAVEL|ram~756_q ;
wire \RAM_USAVEL|ram~1012_q ;
wire \RAM_USAVEL|ram~1008feeder_combout ;
wire \RAM_USAVEL|ram~1008_q ;
wire \RAM_USAVEL|ram~752_q ;
wire \RAM_USAVEL|ram~1622_combout ;
wire \RAM_USAVEL|ram~1623_combout ;
wire \RAM_USAVEL|ram~244_q ;
wire \RAM_USAVEL|ram~500_q ;
wire \RAM_USAVEL|ram~496_q ;
wire \RAM_USAVEL|ram~240_q ;
wire \RAM_USAVEL|ram~1624_combout ;
wire \RAM_USAVEL|ram~1625_combout ;
wire \RAM_USAVEL|ram~1626_combout ;
wire \RAM_USAVEL|ram~1629_combout ;
wire \RAM_USAVEL|ram~952_q ;
wire \RAM_USAVEL|ram~944_q ;
wire \RAM_USAVEL|ram~688_q ;
wire \RAM_USAVEL|ram~696feeder_combout ;
wire \RAM_USAVEL|ram~696_q ;
wire \RAM_USAVEL|ram~1589_combout ;
wire \RAM_USAVEL|ram~1590_combout ;
wire \RAM_USAVEL|ram~948feeder_combout ;
wire \RAM_USAVEL|ram~948_q ;
wire \RAM_USAVEL|ram~956_q ;
wire \RAM_USAVEL|ram~700_q ;
wire \RAM_USAVEL|ram~692_q ;
wire \RAM_USAVEL|ram~1596_combout ;
wire \RAM_USAVEL|ram~1597_combout ;
wire \RAM_USAVEL|ram~432_q ;
wire \RAM_USAVEL|ram~440_q ;
wire \RAM_USAVEL|ram~176_q ;
wire \RAM_USAVEL|ram~184_q ;
wire \RAM_USAVEL|ram~1593_combout ;
wire \RAM_USAVEL|ram~1594_combout ;
wire \RAM_USAVEL|ram~436feeder_combout ;
wire \RAM_USAVEL|ram~436_q ;
wire \RAM_USAVEL|ram~444_q ;
wire \RAM_USAVEL|ram~188_q ;
wire \RAM_USAVEL|ram~180_q ;
wire \RAM_USAVEL|ram~1591_combout ;
wire \RAM_USAVEL|ram~1592_combout ;
wire \RAM_USAVEL|ram~1595_combout ;
wire \RAM_USAVEL|ram~1598_combout ;
wire \RAM_USAVEL|ram~316feeder_combout ;
wire \RAM_USAVEL|ram~316_q ;
wire \RAM_USAVEL|ram~828_q ;
wire \RAM_USAVEL|ram~60feeder_combout ;
wire \RAM_USAVEL|ram~60_q ;
wire \RAM_USAVEL|ram~572feeder_combout ;
wire \RAM_USAVEL|ram~572_q ;
wire \RAM_USAVEL|ram~1616_combout ;
wire \RAM_USAVEL|ram~1617_combout ;
wire \RAM_USAVEL|ram~312feeder_combout ;
wire \RAM_USAVEL|ram~312_q ;
wire \RAM_USAVEL|ram~824_q ;
wire \RAM_USAVEL|ram~56_q ;
wire \RAM_USAVEL|ram~568feeder_combout ;
wire \RAM_USAVEL|ram~568_q ;
wire \RAM_USAVEL|ram~1609_combout ;
wire \RAM_USAVEL|ram~1610_combout ;
wire \RAM_USAVEL|ram~304_q ;
wire \RAM_USAVEL|ram~816_q ;
wire \RAM_USAVEL|ram~48_q ;
wire \RAM_USAVEL|ram~560_q ;
wire \RAM_USAVEL|ram~1613_combout ;
wire \RAM_USAVEL|ram~1614_combout ;
wire \RAM_USAVEL|ram~308_q ;
wire \RAM_USAVEL|ram~820_q ;
wire \RAM_USAVEL|ram~564_q ;
wire \RAM_USAVEL|ram~52_q ;
wire \RAM_USAVEL|ram~1611_combout ;
wire \RAM_USAVEL|ram~1612_combout ;
wire \RAM_USAVEL|ram~1615_combout ;
wire \RAM_USAVEL|ram~1618_combout ;
wire \RAM_USAVEL|ram~628feeder_combout ;
wire \RAM_USAVEL|ram~628_q ;
wire \RAM_USAVEL|ram~884feeder_combout ;
wire \RAM_USAVEL|ram~884_q ;
wire \RAM_USAVEL|ram~372feeder_combout ;
wire \RAM_USAVEL|ram~372_q ;
wire \RAM_USAVEL|ram~116_q ;
wire \RAM_USAVEL|ram~1599_combout ;
wire \RAM_USAVEL|ram~1600_combout ;
wire \RAM_USAVEL|ram~892feeder_combout ;
wire \RAM_USAVEL|ram~892_q ;
wire \RAM_USAVEL|ram~636feeder_combout ;
wire \RAM_USAVEL|ram~636_q ;
wire \RAM_USAVEL|ram~380feeder_combout ;
wire \RAM_USAVEL|ram~380_q ;
wire \RAM_USAVEL|ram~124_q ;
wire \RAM_USAVEL|ram~1606_combout ;
wire \RAM_USAVEL|ram~1607_combout ;
wire \RAM_USAVEL|ram~632feeder_combout ;
wire \RAM_USAVEL|ram~632_q ;
wire \RAM_USAVEL|ram~888_q ;
wire \RAM_USAVEL|ram~376feeder_combout ;
wire \RAM_USAVEL|ram~376_q ;
wire \RAM_USAVEL|ram~120feeder_combout ;
wire \RAM_USAVEL|ram~120_q ;
wire \RAM_USAVEL|ram~1601_combout ;
wire \RAM_USAVEL|ram~1602_combout ;
wire \RAM_USAVEL|ram~624_q ;
wire \RAM_USAVEL|ram~880_q ;
wire \RAM_USAVEL|ram~368feeder_combout ;
wire \RAM_USAVEL|ram~368_q ;
wire \RAM_USAVEL|ram~112_q ;
wire \RAM_USAVEL|ram~1603_combout ;
wire \RAM_USAVEL|ram~1604_combout ;
wire \RAM_USAVEL|ram~1605_combout ;
wire \RAM_USAVEL|ram~1608_combout ;
wire \RAM_USAVEL|ram~1619_combout ;
wire \RAM_USAVEL|ram~1630_combout ;
wire \RAM_USAVEL|ram~920feeder_combout ;
wire \RAM_USAVEL|ram~920_q ;
wire \RAM_USAVEL|ram~924_q ;
wire \RAM_USAVEL|ram~916_q ;
wire \RAM_USAVEL|ram~912_q ;
wire \RAM_USAVEL|ram~1638_combout ;
wire \RAM_USAVEL|ram~1639_combout ;
wire \RAM_USAVEL|ram~412_q ;
wire \RAM_USAVEL|ram~404_q ;
wire \RAM_USAVEL|ram~400_q ;
wire \RAM_USAVEL|ram~1631_combout ;
wire \RAM_USAVEL|ram~408feeder_combout ;
wire \RAM_USAVEL|ram~408_q ;
wire \RAM_USAVEL|ram~1632_combout ;
wire \RAM_USAVEL|ram~660feeder_combout ;
wire \RAM_USAVEL|ram~660_q ;
wire \RAM_USAVEL|ram~668feeder_combout ;
wire \RAM_USAVEL|ram~668_q ;
wire \RAM_USAVEL|ram~664feeder_combout ;
wire \RAM_USAVEL|ram~664_q ;
wire \RAM_USAVEL|ram~656_q ;
wire \RAM_USAVEL|ram~1633_combout ;
wire \RAM_USAVEL|ram~1634_combout ;
wire \RAM_USAVEL|ram~148_q ;
wire \RAM_USAVEL|ram~156_q ;
wire \RAM_USAVEL|ram~152feeder_combout ;
wire \RAM_USAVEL|ram~152_q ;
wire \RAM_USAVEL|ram~144_q ;
wire \RAM_USAVEL|ram~1635_combout ;
wire \RAM_USAVEL|ram~1636_combout ;
wire \RAM_USAVEL|ram~1637_combout ;
wire \RAM_USAVEL|ram~1640_combout ;
wire \RAM_USAVEL|ram~476feeder_combout ;
wire \RAM_USAVEL|ram~476_q ;
wire \RAM_USAVEL|ram~472_q ;
wire \RAM_USAVEL|ram~468feeder_combout ;
wire \RAM_USAVEL|ram~468_q ;
wire \RAM_USAVEL|ram~464_q ;
wire \RAM_USAVEL|ram~1662_combout ;
wire \RAM_USAVEL|ram~1663_combout ;
wire \RAM_USAVEL|ram~984feeder_combout ;
wire \RAM_USAVEL|ram~984_q ;
wire \RAM_USAVEL|ram~988_q ;
wire \RAM_USAVEL|ram~980_q ;
wire \RAM_USAVEL|ram~976_q ;
wire \RAM_USAVEL|ram~1669_combout ;
wire \RAM_USAVEL|ram~1670_combout ;
wire \RAM_USAVEL|ram~212feeder_combout ;
wire \RAM_USAVEL|ram~212_q ;
wire \RAM_USAVEL|ram~220_q ;
wire \RAM_USAVEL|ram~216_q ;
wire \RAM_USAVEL|ram~208_q ;
wire \RAM_USAVEL|ram~1666_combout ;
wire \RAM_USAVEL|ram~1667_combout ;
wire \RAM_USAVEL|ram~724feeder_combout ;
wire \RAM_USAVEL|ram~724_q ;
wire \RAM_USAVEL|ram~732_q ;
wire \RAM_USAVEL|ram~728_q ;
wire \RAM_USAVEL|ram~720_q ;
wire \RAM_USAVEL|ram~1664_combout ;
wire \RAM_USAVEL|ram~1665_combout ;
wire \RAM_USAVEL|ram~1668_combout ;
wire \RAM_USAVEL|ram~1671_combout ;
wire \RAM_USAVEL|ram~792feeder_combout ;
wire \RAM_USAVEL|ram~792_q ;
wire \RAM_USAVEL|ram~796_q ;
wire \RAM_USAVEL|ram~788_q ;
wire \RAM_USAVEL|ram~784_q ;
wire \RAM_USAVEL|ram~1658_combout ;
wire \RAM_USAVEL|ram~1659_combout ;
wire \RAM_USAVEL|ram~276feeder_combout ;
wire \RAM_USAVEL|ram~276_q ;
wire \RAM_USAVEL|ram~272_q ;
wire \RAM_USAVEL|ram~1651_combout ;
wire \RAM_USAVEL|ram~284_q ;
wire \RAM_USAVEL|ram~280feeder_combout ;
wire \RAM_USAVEL|ram~280_q ;
wire \RAM_USAVEL|ram~1652_combout ;
wire \RAM_USAVEL|ram~532feeder_combout ;
wire \RAM_USAVEL|ram~532_q ;
wire \RAM_USAVEL|ram~540_q ;
wire \RAM_USAVEL|ram~536_q ;
wire \RAM_USAVEL|ram~528_q ;
wire \RAM_USAVEL|ram~1653_combout ;
wire \RAM_USAVEL|ram~1654_combout ;
wire \RAM_USAVEL|ram~20_q ;
wire \RAM_USAVEL|ram~28_q ;
wire \RAM_USAVEL|ram~24_q ;
wire \RAM_USAVEL|ram~16_q ;
wire \RAM_USAVEL|ram~1655_combout ;
wire \RAM_USAVEL|ram~1656_combout ;
wire \RAM_USAVEL|ram~1657_combout ;
wire \RAM_USAVEL|ram~1660_combout ;
wire \RAM_USAVEL|ram~856feeder_combout ;
wire \RAM_USAVEL|ram~856_q ;
wire \RAM_USAVEL|ram~860_q ;
wire \RAM_USAVEL|ram~852_q ;
wire \RAM_USAVEL|ram~848_q ;
wire \RAM_USAVEL|ram~1648_combout ;
wire \RAM_USAVEL|ram~1649_combout ;
wire \RAM_USAVEL|ram~344feeder_combout ;
wire \RAM_USAVEL|ram~344_q ;
wire \RAM_USAVEL|ram~348_q ;
wire \RAM_USAVEL|ram~340feeder_combout ;
wire \RAM_USAVEL|ram~340_q ;
wire \RAM_USAVEL|ram~336_q ;
wire \RAM_USAVEL|ram~1641_combout ;
wire \RAM_USAVEL|ram~1642_combout ;
wire \RAM_USAVEL|ram~596feeder_combout ;
wire \RAM_USAVEL|ram~596_q ;
wire \RAM_USAVEL|ram~604_q ;
wire \RAM_USAVEL|ram~600_q ;
wire \RAM_USAVEL|ram~592_q ;
wire \RAM_USAVEL|ram~1643_combout ;
wire \RAM_USAVEL|ram~1644_combout ;
wire \RAM_USAVEL|ram~84feeder_combout ;
wire \RAM_USAVEL|ram~84_q ;
wire \RAM_USAVEL|ram~80_q ;
wire \RAM_USAVEL|ram~92_q ;
wire \RAM_USAVEL|ram~88_q ;
wire \RAM_USAVEL|ram~1645_combout ;
wire \RAM_USAVEL|ram~1646_combout ;
wire \RAM_USAVEL|ram~1647_combout ;
wire \RAM_USAVEL|ram~1650_combout ;
wire \RAM_USAVEL|ram~1661_combout ;
wire \RAM_USAVEL|ram~1672_combout ;
wire \RAM_USAVEL|ram~1673_combout ;
wire \RAM_USAVEL|ram~652_q ;
wire \RAM_USAVEL|ram~780_q ;
wire \RAM_USAVEL|ram~716feeder_combout ;
wire \RAM_USAVEL|ram~716_q ;
wire \RAM_USAVEL|ram~588feeder_combout ;
wire \RAM_USAVEL|ram~588_q ;
wire \RAM_USAVEL|ram~1681_combout ;
wire \RAM_USAVEL|ram~1682_combout ;
wire \RAM_USAVEL|ram~648_q ;
wire \RAM_USAVEL|ram~776_q ;
wire \RAM_USAVEL|ram~712feeder_combout ;
wire \RAM_USAVEL|ram~712_q ;
wire \RAM_USAVEL|ram~584_q ;
wire \RAM_USAVEL|ram~1674_combout ;
wire \RAM_USAVEL|ram~1675_combout ;
wire \RAM_USAVEL|ram~708_q ;
wire \RAM_USAVEL|ram~772_q ;
wire \RAM_USAVEL|ram~644_q ;
wire \RAM_USAVEL|ram~580_q ;
wire \RAM_USAVEL|ram~1676_combout ;
wire \RAM_USAVEL|ram~1677_combout ;
wire \RAM_USAVEL|ram~704_q ;
wire \RAM_USAVEL|ram~768_q ;
wire \RAM_USAVEL|ram~640feeder_combout ;
wire \RAM_USAVEL|ram~640_q ;
wire \RAM_USAVEL|ram~576_q ;
wire \RAM_USAVEL|ram~1678_combout ;
wire \RAM_USAVEL|ram~1679_combout ;
wire \RAM_USAVEL|ram~1680_combout ;
wire \RAM_USAVEL|ram~1683_combout ;
wire \RAM_USAVEL|ram~136_q ;
wire \RAM_USAVEL|ram~264_q ;
wire \RAM_USAVEL|ram~200feeder_combout ;
wire \RAM_USAVEL|ram~200_q ;
wire \RAM_USAVEL|ram~72_q ;
wire \RAM_USAVEL|ram~1694_combout ;
wire \RAM_USAVEL|ram~1695_combout ;
wire \RAM_USAVEL|ram~132feeder_combout ;
wire \RAM_USAVEL|ram~132_q ;
wire \RAM_USAVEL|ram~260feeder_combout ;
wire \RAM_USAVEL|ram~260_q ;
wire \RAM_USAVEL|ram~196_q ;
wire \RAM_USAVEL|ram~68_q ;
wire \RAM_USAVEL|ram~1696_combout ;
wire \RAM_USAVEL|ram~1697_combout ;
wire \RAM_USAVEL|ram~256_q ;
wire \RAM_USAVEL|ram~128_q ;
wire \RAM_USAVEL|ram~192_q ;
wire \RAM_USAVEL|ram~64_q ;
wire \RAM_USAVEL|ram~1698_combout ;
wire \RAM_USAVEL|ram~1699_combout ;
wire \RAM_USAVEL|ram~1700_combout ;
wire \RAM_USAVEL|ram~140feeder_combout ;
wire \RAM_USAVEL|ram~140_q ;
wire \RAM_USAVEL|ram~268_q ;
wire \RAM_USAVEL|ram~204feeder_combout ;
wire \RAM_USAVEL|ram~204_q ;
wire \RAM_USAVEL|ram~76feeder_combout ;
wire \RAM_USAVEL|ram~76_q ;
wire \RAM_USAVEL|ram~1701_combout ;
wire \RAM_USAVEL|ram~1702_combout ;
wire \RAM_USAVEL|ram~1703_combout ;
wire \RAM_USAVEL|ram~520feeder_combout ;
wire \RAM_USAVEL|ram~520_q ;
wire \RAM_USAVEL|ram~392feeder_combout ;
wire \RAM_USAVEL|ram~392_q ;
wire \RAM_USAVEL|ram~328feeder_combout ;
wire \RAM_USAVEL|ram~328_q ;
wire \RAM_USAVEL|ram~456feeder_combout ;
wire \RAM_USAVEL|ram~456_q ;
wire \RAM_USAVEL|ram~1684_combout ;
wire \RAM_USAVEL|ram~1685_combout ;
wire \RAM_USAVEL|ram~396feeder_combout ;
wire \RAM_USAVEL|ram~396_q ;
wire \RAM_USAVEL|ram~524_q ;
wire \RAM_USAVEL|ram~460feeder_combout ;
wire \RAM_USAVEL|ram~460_q ;
wire \RAM_USAVEL|ram~332_q ;
wire \RAM_USAVEL|ram~1691_combout ;
wire \RAM_USAVEL|ram~1692_combout ;
wire \RAM_USAVEL|ram~452feeder_combout ;
wire \RAM_USAVEL|ram~452_q ;
wire \RAM_USAVEL|ram~516_q ;
wire \RAM_USAVEL|ram~388feeder_combout ;
wire \RAM_USAVEL|ram~388_q ;
wire \RAM_USAVEL|ram~324_q ;
wire \RAM_USAVEL|ram~1686_combout ;
wire \RAM_USAVEL|ram~1687_combout ;
wire \RAM_USAVEL|ram~384_q ;
wire \RAM_USAVEL|ram~512_q ;
wire \RAM_USAVEL|ram~448_q ;
wire \RAM_USAVEL|ram~320_q ;
wire \RAM_USAVEL|ram~1688_combout ;
wire \RAM_USAVEL|ram~1689_combout ;
wire \RAM_USAVEL|ram~1690_combout ;
wire \RAM_USAVEL|ram~1693_combout ;
wire \RAM_USAVEL|ram~1704_combout ;
wire \RAM_USAVEL|ram~1028feeder_combout ;
wire \RAM_USAVEL|ram~1028_q ;
wire \RAM_USAVEL|ram~1036_q ;
wire \RAM_USAVEL|ram~964_q ;
wire \RAM_USAVEL|ram~972_q ;
wire \RAM_USAVEL|ram~1712_combout ;
wire \RAM_USAVEL|ram~1713_combout ;
wire \RAM_USAVEL|ram~968feeder_combout ;
wire \RAM_USAVEL|ram~968_q ;
wire \RAM_USAVEL|ram~1032_q ;
wire \RAM_USAVEL|ram~1024_q ;
wire \RAM_USAVEL|ram~960_q ;
wire \RAM_USAVEL|ram~1705_combout ;
wire \RAM_USAVEL|ram~1706_combout ;
wire \RAM_USAVEL|ram~844_q ;
wire \RAM_USAVEL|ram~908_q ;
wire \RAM_USAVEL|ram~900feeder_combout ;
wire \RAM_USAVEL|ram~900_q ;
wire \RAM_USAVEL|ram~836feeder_combout ;
wire \RAM_USAVEL|ram~836_q ;
wire \RAM_USAVEL|ram~1707_combout ;
wire \RAM_USAVEL|ram~1708_combout ;
wire \RAM_USAVEL|ram~840feeder_combout ;
wire \RAM_USAVEL|ram~840_q ;
wire \RAM_USAVEL|ram~904_q ;
wire \RAM_USAVEL|ram~896feeder_combout ;
wire \RAM_USAVEL|ram~896_q ;
wire \RAM_USAVEL|ram~832_q ;
wire \RAM_USAVEL|ram~1709_combout ;
wire \RAM_USAVEL|ram~1710_combout ;
wire \RAM_USAVEL|ram~1711_combout ;
wire \RAM_USAVEL|ram~1714_combout ;
wire \RAM_USAVEL|ram~1715_combout ;
wire \RAM_USAVEL|ram~1716_combout ;
wire \CPU|MUX|saida_MUX[3]~10_combout ;
wire \CPU|comb~0_combout ;
wire \CPU|ROM|memROM~137_combout ;
wire \CPU|ROM|memROM~138_combout ;
wire \CPU|ROM|memROM~135_combout ;
wire \CPU|ROM|memROM~136_combout ;
wire \CPU|ROM|memROM~192_combout ;
wire \CPU|ROM|memROM~139_combout ;
wire \CPU|ROM|memROM~140_combout ;
wire \CPU|ROM|memROM~141_combout ;
wire \CPU|ROM|memROM~142_combout ;
wire \CPU|ROM|memROM~193_combout ;
wire \CPU|ROM|memROM~134_combout ;
wire \CPU|ROM|memROM~127_combout ;
wire \CPU|ROM|memROM~126_combout ;
wire \CPU|ROM|memROM~128_combout ;
wire \CPU|ROM|memROM~130_combout ;
wire \CPU|ROM|memROM~131_combout ;
wire \CPU|ROM|memROM~129_combout ;
wire \CPU|ROM|memROM~132_combout ;
wire \CPU|ROM|memROM~133_combout ;
wire \CPU|ROM|memROM~125_combout ;
wire \CPU|ROM|memROM~194_combout ;
wire \CPU|ROM|memROM~195_combout ;
wire \CPU|comb~1_combout ;
wire \CPU|ROM|memROM~61_combout ;
wire \CPU|ROM|memROM~59_combout ;
wire \CPU|ROM|memROM~198_combout ;
wire \CPU|ROM|memROM~199_combout ;
wire \CPU|ROM|memROM~62_combout ;
wire \CPU|ROM|memROM~12_combout ;
wire \CPU|ROM|memROM~67_combout ;
wire \CPU|ROM|memROM~66_combout ;
wire \CPU|ROM|memROM~68_combout ;
wire \CPU|ROM|memROM~79_combout ;
wire \CPU|ROM|memROM~76_combout ;
wire \CPU|ROM|memROM~77_combout ;
wire \CPU|ROM|memROM~78_combout ;
wire \CPU|ROM|memROM~80_combout ;
wire \CPU|ROM|memROM~69_combout ;
wire \CPU|ROM|memROM~73_combout ;
wire \CPU|ROM|memROM~71_combout ;
wire \CPU|ROM|memROM~70_combout ;
wire \CPU|ROM|memROM~72_combout ;
wire \CPU|ROM|memROM~74_combout ;
wire \CPU|ROM|memROM~75_combout ;
wire \CPU|ROM|memROM~81_combout ;
wire \CPU|PC|DOUT[1]~11 ;
wire \CPU|PC|DOUT[2]~12_combout ;
wire \CPU|PC|DOUT[2]~13 ;
wire \CPU|PC|DOUT[3]~14_combout ;
wire \CPU|PC|DOUT[3]~15 ;
wire \CPU|PC|DOUT[4]~16_combout ;
wire \CPU|PC|DOUT[4]~17 ;
wire \CPU|PC|DOUT[5]~18_combout ;
wire \CPU|ROM|memROM~25_combout ;
wire \CPU|ROM|memROM~196_combout ;
wire \CPU|ROM|memROM~197_combout ;
wire \CPU|ROM|memROM~86_combout ;
wire \CPU|ROM|memROM~82_combout ;
wire \CPU|ROM|memROM~83_combout ;
wire \CPU|ROM|memROM~84_combout ;
wire \CPU|ROM|memROM~85_combout ;
wire \CPU|ROM|memROM~87_combout ;
wire \CPU|ROM|memROM~88_combout ;
wire \CPU|ROM|memROM~92_combout ;
wire \CPU|ROM|memROM~89_combout ;
wire \CPU|ROM|memROM~90_combout ;
wire \CPU|ROM|memROM~91_combout ;
wire \CPU|ROM|memROM~93_combout ;
wire \CPU|ROM|memROM~94_combout ;
wire \CPU|ROM|memROM~95_combout ;
wire \SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder_combout ;
wire \DECODER|Hab7seg_write~1_combout ;
wire \DECODER|Hab7seg_write~0_combout ;
wire \SEG7ALL|hab_AMPM~0_combout ;
wire \SEG7ALL|hab_AMPM~combout ;
wire \SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder_combout ;
wire \SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder_combout ;
wire \SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10_combout ;
wire \SEG7ALL|hab_DH~combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_DH|rascSaida7seg[6]~10_combout ;
wire \SEG7ALL|hab_US~0_combout ;
wire \SEG7ALL|hab_UH~combout ;
wire \SEG7ALL|REGSEG7_UH|DOUT[2]~feeder_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_UH|rascSaida7seg[6]~10_combout ;
wire \SEG7ALL|hab_DM~combout ;
wire \SEG7ALL|REGSEG7_DM|DOUT[2]~feeder_combout ;
wire \SEG7ALL|REGSEG7_DM|DOUT[3]~feeder_combout ;
wire \SEG7ALL|REGSEG7_DM|DOUT[1]~feeder_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_DM|rascSaida7seg[6]~10_combout ;
wire \SEG7ALL|REGSEG7_UM|DOUT[2]~feeder_combout ;
wire \SEG7ALL|hab_UM~combout ;
wire \SEG7ALL|REGSEG7_UM|DOUT[3]~feeder_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_UM|rascSaida7seg[6]~10_combout ;
wire \SEG7ALL|REGSEG7_DS|DOUT[0]~feeder_combout ;
wire \SEG7ALL|hab_DS~combout ;
wire \SEG7ALL|REGSEG7_DS|DOUT[3]~feeder_combout ;
wire \SEG7ALL|REGSEG7_DS|DOUT[1]~feeder_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_DS|rascSaida7seg[6]~10_combout ;
wire \SEG7ALL|hab_US~combout ;
wire \SEG7ALL|REGSEG7_US|DOUT[2]~feeder_combout ;
wire \SEG7ALL|REGSEG7_US|DOUT[0]~feeder_combout ;
wire \SEG7ALL|REGSEG7_US|DOUT[3]~feeder_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[0]~4_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[1]~9_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[2]~5_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[3]~6_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[4]~7_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[5]~8_combout ;
wire \SEG7ALL|SEG7_US|rascSaida7seg[6]~10_combout ;
wire \RAM_USAVEL|ram~1376_combout ;
wire [3:0] \SEG7ALL|REGSEG7_DM|DOUT ;
wire [7:0] \CPU|PC|DOUT ;
wire [3:0] \SEG7ALL|REGSEG7_AMPM|DOUT ;
wire [3:0] \SEG7ALL|REGSEG7_DH|DOUT ;
wire [18:0] \BASE_DE_TEMPO_3|contador ;
wire [3:0] \SEG7ALL|REGSEG7_UH|DOUT ;
wire [3:0] \SEG7ALL|REGSEG7_UM|DOUT ;
wire [3:0] \SEG7ALL|REGSEG7_DS|DOUT ;
wire [3:0] \SEG7ALL|REGSEG7_US|DOUT ;
wire [24:0] \BASE_DE_TEMPO_1|contador ;
wire [3:0] \CPU|ACU|DOUT ;
wire [3:0] \TIMER|DOUT ;
wire [13:0] \BASE_DE_TEMPO_2|contador ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(\CPU|PC|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(\CPU|PC|DOUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(\CPU|PC|DOUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(\CPU|PC|DOUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(\CPU|PC|DOUT [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(\CPU|PC|DOUT [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(\CPU|PC|DOUT [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(\CPU|PC|DOUT [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(\SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(\SEG7ALL|SEG7_DH|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(\SEG7ALL|SEG7_UH|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(\SEG7ALL|SEG7_DM|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(\SEG7ALL|SEG7_UM|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(\SEG7ALL|SEG7_DS|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[0]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[1]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[4]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[5]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(\SEG7ALL|SEG7_US|rascSaida7seg[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \DADO[0]~output (
	.i(\CPU|ACU|DOUT [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO[0]~output .bus_hold = "false";
defparam \DADO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \DADO[1]~output (
	.i(\CPU|ACU|DOUT [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO[1]~output .bus_hold = "false";
defparam \DADO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \DADO[2]~output (
	.i(\CPU|ACU|DOUT [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO[2]~output .bus_hold = "false";
defparam \DADO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \DADO[3]~output (
	.i(\CPU|ACU|DOUT [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DADO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DADO[3]~output .bus_hold = "false";
defparam \DADO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \RAM_DADO[0]~output (
	.i(\RAM_USAVEL|ram~1206_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_DADO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_DADO[0]~output .bus_hold = "false";
defparam \RAM_DADO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \RAM_DADO[1]~output (
	.i(\RAM_USAVEL|ram~1376_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_DADO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_DADO[1]~output .bus_hold = "false";
defparam \RAM_DADO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \RAM_DADO[2]~output (
	.i(\RAM_USAVEL|ram~1546_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_DADO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_DADO[2]~output .bus_hold = "false";
defparam \RAM_DADO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \RAM_DADO[3]~output (
	.i(\RAM_USAVEL|ram~1716_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_DADO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_DADO[3]~output .bus_hold = "false";
defparam \RAM_DADO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \ENDERECO[0]~output (
	.i(\CPU|ROM|memROM~95_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[0]~output .bus_hold = "false";
defparam \ENDERECO[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \ENDERECO[1]~output (
	.i(\CPU|ROM|memROM~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[1]~output .bus_hold = "false";
defparam \ENDERECO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \ENDERECO[2]~output (
	.i(\CPU|ROM|memROM~201_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[2]~output .bus_hold = "false";
defparam \ENDERECO[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \ENDERECO[3]~output (
	.i(\CPU|ROM|memROM~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[3]~output .bus_hold = "false";
defparam \ENDERECO[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \ENDERECO[4]~output (
	.i(\CPU|ROM|memROM~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[4]~output .bus_hold = "false";
defparam \ENDERECO[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \ENDERECO[5]~output (
	.i(\CPU|ROM|memROM~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[5]~output .bus_hold = "false";
defparam \ENDERECO[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \ENDERECO[6]~output (
	.i(\CPU|ROM|memROM~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[6]~output .bus_hold = "false";
defparam \ENDERECO[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \ENDERECO[7]~output (
	.i(\CPU|ROM|memROM~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENDERECO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENDERECO[7]~output .bus_hold = "false";
defparam \ENDERECO[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \WENABLE~output (
	.i(\DECODER|HabRAM_write~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WENABLE~output_o ),
	.obar());
// synopsys translate_off
defparam \WENABLE~output .bus_hold = "false";
defparam \WENABLE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N4
cycloneive_lcell_comb \CPU|PC|DOUT[0]~8 (
// Equation(s):
// \CPU|PC|DOUT[0]~8_combout  = \CPU|PC|DOUT [0] $ (VCC)
// \CPU|PC|DOUT[0]~9  = CARRY(\CPU|PC|DOUT [0])

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|PC|DOUT[0]~8_combout ),
	.cout(\CPU|PC|DOUT[0]~9 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[0]~8 .lut_mask = 16'h33CC;
defparam \CPU|PC|DOUT[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N6
cycloneive_lcell_comb \CPU|PC|DOUT[1]~10 (
// Equation(s):
// \CPU|PC|DOUT[1]~10_combout  = (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT[0]~9 )) # (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT[0]~9 ) # (GND)))
// \CPU|PC|DOUT[1]~11  = CARRY((!\CPU|PC|DOUT[0]~9 ) # (!\CPU|PC|DOUT [1]))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|DOUT[0]~9 ),
	.combout(\CPU|PC|DOUT[1]~10_combout ),
	.cout(\CPU|PC|DOUT[1]~11 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[1]~10 .lut_mask = 16'h3C3F;
defparam \CPU|PC|DOUT[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N14
cycloneive_lcell_comb \CPU|PC|DOUT[5]~18 (
// Equation(s):
// \CPU|PC|DOUT[5]~18_combout  = (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT[4]~17 )) # (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT[4]~17 ) # (GND)))
// \CPU|PC|DOUT[5]~19  = CARRY((!\CPU|PC|DOUT[4]~17 ) # (!\CPU|PC|DOUT [5]))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|DOUT[4]~17 ),
	.combout(\CPU|PC|DOUT[5]~18_combout ),
	.cout(\CPU|PC|DOUT[5]~19 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[5]~18 .lut_mask = 16'h3C3F;
defparam \CPU|PC|DOUT[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N16
cycloneive_lcell_comb \CPU|PC|DOUT[6]~20 (
// Equation(s):
// \CPU|PC|DOUT[6]~20_combout  = (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT[5]~19  $ (GND))) # (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT[5]~19  & VCC))
// \CPU|PC|DOUT[6]~21  = CARRY((\CPU|PC|DOUT [6] & !\CPU|PC|DOUT[5]~19 ))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|DOUT[5]~19 ),
	.combout(\CPU|PC|DOUT[6]~20_combout ),
	.cout(\CPU|PC|DOUT[6]~21 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[6]~20 .lut_mask = 16'hC30C;
defparam \CPU|PC|DOUT[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N18
cycloneive_lcell_comb \CPU|PC|DOUT[7]~22 (
// Equation(s):
// \CPU|PC|DOUT[7]~22_combout  = \CPU|PC|DOUT[6]~21  $ (\CPU|PC|DOUT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC|DOUT [7]),
	.cin(\CPU|PC|DOUT[6]~21 ),
	.combout(\CPU|PC|DOUT[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC|DOUT[7]~22 .lut_mask = 16'h0FF0;
defparam \CPU|PC|DOUT[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N26
cycloneive_lcell_comb \CPU|ROM|memROM~60 (
// Equation(s):
// \CPU|ROM|memROM~60_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT [1]))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~60 .lut_mask = 16'hC000;
defparam \CPU|ROM|memROM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N14
cycloneive_lcell_comb \CPU|ROM|memROM~64 (
// Equation(s):
// \CPU|ROM|memROM~64_combout  = (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [7] & !\CPU|PC|DOUT [6])))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [7]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~64 .lut_mask = 16'h0010;
defparam \CPU|ROM|memROM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N24
cycloneive_lcell_comb \CPU|ROM|memROM~63 (
// Equation(s):
// \CPU|ROM|memROM~63_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~63 .lut_mask = 16'h2004;
defparam \CPU|ROM|memROM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N16
cycloneive_lcell_comb \CPU|ROM|memROM~186 (
// Equation(s):
// \CPU|ROM|memROM~186_combout  = (!\CPU|PC|DOUT [7] & (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [6] & \CPU|ROM|memROM~63_combout )))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|ROM|memROM~63_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~186_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~186 .lut_mask = 16'h4000;
defparam \CPU|ROM|memROM~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N18
cycloneive_lcell_comb \CPU|ROM|memROM~65 (
// Equation(s):
// \CPU|ROM|memROM~65_combout  = (\CPU|PC|DOUT [3] & ((\CPU|ROM|memROM~186_combout ) # ((\CPU|ROM|memROM~60_combout  & \CPU|ROM|memROM~64_combout ))))

	.dataa(\CPU|ROM|memROM~60_combout ),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|ROM|memROM~64_combout ),
	.datad(\CPU|ROM|memROM~186_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~65 .lut_mask = 16'hCC80;
defparam \CPU|ROM|memROM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N12
cycloneive_lcell_comb \CPU|ROM|memROM~14 (
// Equation(s):
// \CPU|ROM|memROM~14_combout  = (\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [5])))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~14 .lut_mask = 16'h44A0;
defparam \CPU|ROM|memROM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~13 (
// Equation(s):
// \CPU|ROM|memROM~13_combout  = (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~13 .lut_mask = 16'h2300;
defparam \CPU|ROM|memROM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~203 (
// Equation(s):
// \CPU|ROM|memROM~203_combout  = (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [4]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~203_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~203 .lut_mask = 16'h8812;
defparam \CPU|ROM|memROM~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N10
cycloneive_lcell_comb \CPU|ROM|memROM~204 (
// Equation(s):
// \CPU|ROM|memROM~204_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [2] & (((!\CPU|PC|DOUT [5] & \CPU|ROM|memROM~203_combout ))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|ROM|memROM~203_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~204_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~204 .lut_mask = 16'h8B88;
defparam \CPU|ROM|memROM~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N26
cycloneive_lcell_comb \CPU|ROM|memROM~15 (
// Equation(s):
// \CPU|ROM|memROM~15_combout  = (\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~204_combout  & (\CPU|ROM|memROM~14_combout )) # (!\CPU|ROM|memROM~204_combout  & ((\CPU|ROM|memROM~13_combout ))))) # (!\CPU|PC|DOUT [2] & (((\CPU|ROM|memROM~204_combout ))))

	.dataa(\CPU|ROM|memROM~14_combout ),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~13_combout ),
	.datad(\CPU|ROM|memROM~204_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~15 .lut_mask = 16'hBBC0;
defparam \CPU|ROM|memROM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~20 (
// Equation(s):
// \CPU|ROM|memROM~20_combout  = (\CPU|PC|DOUT [7] & (((!\CPU|PC|DOUT [5])))) # (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~20 .lut_mask = 16'h1D0C;
defparam \CPU|ROM|memROM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N4
cycloneive_lcell_comb \CPU|ROM|memROM~16 (
// Equation(s):
// \CPU|ROM|memROM~16_combout  = (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT 
// [4]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~16 .lut_mask = 16'h2490;
defparam \CPU|ROM|memROM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N18
cycloneive_lcell_comb \CPU|ROM|memROM~17 (
// Equation(s):
// \CPU|ROM|memROM~17_combout  = (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [0])))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~17 .lut_mask = 16'h0004;
defparam \CPU|ROM|memROM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N20
cycloneive_lcell_comb \CPU|ROM|memROM~18 (
// Equation(s):
// \CPU|ROM|memROM~18_combout  = (\CPU|PC|DOUT [0] & ((\CPU|ROM|memROM~16_combout ) # ((!\CPU|PC|DOUT [4] & \CPU|ROM|memROM~17_combout )))) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~17_combout ))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~16_combout ),
	.datad(\CPU|ROM|memROM~17_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~18 .lut_mask = 16'hB3A0;
defparam \CPU|ROM|memROM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N14
cycloneive_lcell_comb \CPU|ROM|memROM~202 (
// Equation(s):
// \CPU|ROM|memROM~202_combout  = (!\CPU|PC|DOUT [6] & (((\CPU|ROM|memROM~20_combout  & \CPU|ROM|memROM~18_combout )) # (!\CPU|PC|DOUT [7])))

	.dataa(\CPU|PC|DOUT [6]),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~20_combout ),
	.datad(\CPU|ROM|memROM~18_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~202_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~202 .lut_mask = 16'h5111;
defparam \CPU|ROM|memROM~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N6
cycloneive_lcell_comb \CPU|ROM|memROM~19 (
// Equation(s):
// \CPU|ROM|memROM~19_combout  = (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] $ (\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [2]))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~19 .lut_mask = 16'h1D80;
defparam \CPU|ROM|memROM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~22 (
// Equation(s):
// \CPU|ROM|memROM~22_combout  = (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [4]) # (\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [2] & (((\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~22 .lut_mask = 16'h30F8;
defparam \CPU|ROM|memROM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~21 (
// Equation(s):
// \CPU|ROM|memROM~21_combout  = (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [3] & (((!\CPU|PC|DOUT [4] & \CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~21 .lut_mask = 16'h0580;
defparam \CPU|ROM|memROM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N16
cycloneive_lcell_comb \CPU|ROM|memROM~23 (
// Equation(s):
// \CPU|ROM|memROM~23_combout  = (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0] & ((\CPU|ROM|memROM~21_combout ))) # (!\CPU|PC|DOUT [0] & (\CPU|ROM|memROM~22_combout ))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|ROM|memROM~22_combout ),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|ROM|memROM~21_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~23 .lut_mask = 16'h5404;
defparam \CPU|ROM|memROM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~184 (
// Equation(s):
// \CPU|ROM|memROM~184_combout  = (\CPU|ROM|memROM~23_combout ) # ((\CPU|ROM|memROM~20_combout  & ((\CPU|ROM|memROM~19_combout ) # (\CPU|PC|DOUT [7]))))

	.dataa(\CPU|ROM|memROM~19_combout ),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~20_combout ),
	.datad(\CPU|ROM|memROM~23_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~184_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~184 .lut_mask = 16'hFFE0;
defparam \CPU|ROM|memROM~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~24 (
// Equation(s):
// \CPU|ROM|memROM~24_combout  = (\CPU|ROM|memROM~15_combout  & ((\CPU|ROM|memROM~12_combout ) # ((\CPU|ROM|memROM~202_combout  & \CPU|ROM|memROM~184_combout )))) # (!\CPU|ROM|memROM~15_combout  & (((\CPU|ROM|memROM~202_combout  & \CPU|ROM|memROM~184_combout 
// ))))

	.dataa(\CPU|ROM|memROM~15_combout ),
	.datab(\CPU|ROM|memROM~12_combout ),
	.datac(\CPU|ROM|memROM~202_combout ),
	.datad(\CPU|ROM|memROM~184_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~24 .lut_mask = 16'hF888;
defparam \CPU|ROM|memROM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~185 (
// Equation(s):
// \CPU|ROM|memROM~185_combout  = (!\CPU|PC|DOUT [7] & ((\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [7]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~185_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~185 .lut_mask = 16'h00A4;
defparam \CPU|ROM|memROM~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N26
cycloneive_lcell_comb \CPU|ROM|memROM~42 (
// Equation(s):
// \CPU|ROM|memROM~42_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [6] & (!\CPU|ROM|memROM~185_combout  & \CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [0]))))) # (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [6]) # 
// (\CPU|ROM|memROM~185_combout ))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|ROM|memROM~185_combout ),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~42 .lut_mask = 16'h0876;
defparam \CPU|ROM|memROM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~43 (
// Equation(s):
// \CPU|ROM|memROM~43_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [6] & (\CPU|ROM|memROM~185_combout  & \CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [6] & ((\CPU|ROM|memROM~185_combout ) # (\CPU|PC|DOUT [0]))))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [6] & 
// ((!\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|ROM|memROM~185_combout ),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~43 .lut_mask = 16'hA264;
defparam \CPU|ROM|memROM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~39 (
// Equation(s):
// \CPU|ROM|memROM~39_combout  = (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [7]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~39 .lut_mask = 16'h00F0;
defparam \CPU|ROM|memROM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~40 (
// Equation(s):
// \CPU|ROM|memROM~40_combout  = (\CPU|ROM|memROM~185_combout  & (\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~39_combout  $ (!\CPU|PC|DOUT [1])))) # (!\CPU|ROM|memROM~185_combout  & (\CPU|ROM|memROM~39_combout  & (\CPU|PC|DOUT [4] $ (!\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|ROM|memROM~39_combout ),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|ROM|memROM~185_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~40 .lut_mask = 16'h8284;
defparam \CPU|ROM|memROM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N20
cycloneive_lcell_comb \CPU|ROM|memROM~41 (
// Equation(s):
// \CPU|ROM|memROM~41_combout  = (\CPU|ROM|memROM~39_combout  & (\CPU|PC|DOUT [4] $ (((!\CPU|PC|DOUT [1] & \CPU|ROM|memROM~185_combout )))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~185_combout ),
	.datad(\CPU|ROM|memROM~39_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~41 .lut_mask = 16'h9C00;
defparam \CPU|ROM|memROM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~44 (
// Equation(s):
// \CPU|ROM|memROM~44_combout  = (\CPU|ROM|memROM~42_combout  & (\CPU|ROM|memROM~41_combout  & (\CPU|ROM|memROM~43_combout  $ (\CPU|ROM|memROM~40_combout )))) # (!\CPU|ROM|memROM~42_combout  & (\CPU|ROM|memROM~43_combout  & (\CPU|ROM|memROM~40_combout  & 
// !\CPU|ROM|memROM~41_combout )))

	.dataa(\CPU|ROM|memROM~42_combout ),
	.datab(\CPU|ROM|memROM~43_combout ),
	.datac(\CPU|ROM|memROM~40_combout ),
	.datad(\CPU|ROM|memROM~41_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~44 .lut_mask = 16'h2840;
defparam \CPU|ROM|memROM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N18
cycloneive_lcell_comb \DECODER|Equal1~0 (
// Equation(s):
// \DECODER|Equal1~0_combout  = (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & !\CPU|ROM|memROM~44_combout ))

	.dataa(gnd),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\DECODER|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Equal1~0 .lut_mask = 16'h0003;
defparam \DECODER|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N12
cycloneive_lcell_comb \CPU|ROM|memROM~118 (
// Equation(s):
// \CPU|ROM|memROM~118_combout  = (\CPU|PC|DOUT [0] & (((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [6])) # (!\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [4]) # ((\CPU|PC|DOUT [6]) # (\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~118 .lut_mask = 16'h7FFE;
defparam \CPU|ROM|memROM~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N8
cycloneive_lcell_comb \CPU|ROM|memROM~120 (
// Equation(s):
// \CPU|ROM|memROM~120_combout  = (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [0] & (((\CPU|PC|DOUT [4] & \CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~120 .lut_mask = 16'h5008;
defparam \CPU|ROM|memROM~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N6
cycloneive_lcell_comb \CPU|ROM|memROM~119 (
// Equation(s):
// \CPU|ROM|memROM~119_combout  = (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~119 .lut_mask = 16'h0012;
defparam \CPU|ROM|memROM~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N26
cycloneive_lcell_comb \CPU|ROM|memROM~121 (
// Equation(s):
// \CPU|ROM|memROM~121_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [2]) # ((\CPU|ROM|memROM~119_combout )))) # (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & (\CPU|ROM|memROM~120_combout )))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~120_combout ),
	.datad(\CPU|ROM|memROM~119_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~121 .lut_mask = 16'hBA98;
defparam \CPU|ROM|memROM~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N24
cycloneive_lcell_comb \CPU|ROM|memROM~122 (
// Equation(s):
// \CPU|ROM|memROM~122_combout  = (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~122 .lut_mask = 16'h0004;
defparam \CPU|ROM|memROM~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N10
cycloneive_lcell_comb \CPU|ROM|memROM~123 (
// Equation(s):
// \CPU|ROM|memROM~123_combout  = (\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~121_combout  & ((\CPU|ROM|memROM~122_combout ))) # (!\CPU|ROM|memROM~121_combout  & (!\CPU|ROM|memROM~118_combout )))) # (!\CPU|PC|DOUT [2] & (((\CPU|ROM|memROM~121_combout ))))

	.dataa(\CPU|ROM|memROM~118_combout ),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~121_combout ),
	.datad(\CPU|ROM|memROM~122_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~123 .lut_mask = 16'hF434;
defparam \CPU|ROM|memROM~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N16
cycloneive_lcell_comb \CPU|ROM|memROM~114 (
// Equation(s):
// \CPU|ROM|memROM~114_combout  = (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [4]) # (!\CPU|PC|DOUT [1]))))) # (!\CPU|PC|DOUT [2] & (((\CPU|PC|DOUT [4]))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~114 .lut_mask = 16'h78F2;
defparam \CPU|ROM|memROM~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N8
cycloneive_lcell_comb \CPU|ROM|memROM~188 (
// Equation(s):
// \CPU|ROM|memROM~188_combout  = (\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~188_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~188 .lut_mask = 16'h0C20;
defparam \CPU|ROM|memROM~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N2
cycloneive_lcell_comb \CPU|ROM|memROM~115 (
// Equation(s):
// \CPU|ROM|memROM~115_combout  = (\CPU|PC|DOUT [4] & (((\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [6]))) # (!\CPU|PC|DOUT [4] & (((\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~115 .lut_mask = 16'hB3CC;
defparam \CPU|ROM|memROM~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N24
cycloneive_lcell_comb \CPU|ROM|memROM~116 (
// Equation(s):
// \CPU|ROM|memROM~116_combout  = (\CPU|PC|DOUT [0] & (\CPU|ROM|memROM~114_combout  & ((\CPU|ROM|memROM~115_combout )))) # (!\CPU|PC|DOUT [0] & (((\CPU|ROM|memROM~188_combout  & !\CPU|ROM|memROM~115_combout ))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|ROM|memROM~114_combout ),
	.datac(\CPU|ROM|memROM~188_combout ),
	.datad(\CPU|ROM|memROM~115_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~116 .lut_mask = 16'h8850;
defparam \CPU|ROM|memROM~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N0
cycloneive_lcell_comb \CPU|ROM|memROM~112 (
// Equation(s):
// \CPU|ROM|memROM~112_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & \CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~112 .lut_mask = 16'h4002;
defparam \CPU|ROM|memROM~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N10
cycloneive_lcell_comb \CPU|ROM|memROM~113 (
// Equation(s):
// \CPU|ROM|memROM~113_combout  = (\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [4] & \CPU|ROM|memROM~112_combout )))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|ROM|memROM~112_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~113 .lut_mask = 16'h0200;
defparam \CPU|ROM|memROM~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N0
cycloneive_lcell_comb \CPU|ROM|memROM~117 (
// Equation(s):
// \CPU|ROM|memROM~117_combout  = (!\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~113_combout ) # ((!\CPU|PC|DOUT [7] & \CPU|ROM|memROM~116_combout ))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~116_combout ),
	.datad(\CPU|ROM|memROM~113_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~117 .lut_mask = 16'h3310;
defparam \CPU|ROM|memROM~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N2
cycloneive_lcell_comb \CPU|ROM|memROM~124 (
// Equation(s):
// \CPU|ROM|memROM~124_combout  = (\CPU|ROM|memROM~117_combout ) # ((!\CPU|PC|DOUT [7] & (\CPU|PC|DOUT [5] & \CPU|ROM|memROM~123_combout )))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~123_combout ),
	.datad(\CPU|ROM|memROM~117_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~124 .lut_mask = 16'hFF40;
defparam \CPU|ROM|memROM~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~109 (
// Equation(s):
// \CPU|ROM|memROM~109_combout  = (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [2] $ (((!\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [1]))))) # (!\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [1]) # ((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [2]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~109 .lut_mask = 16'hF394;
defparam \CPU|ROM|memROM~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N26
cycloneive_lcell_comb \CPU|ROM|memROM~108 (
// Equation(s):
// \CPU|ROM|memROM~108_combout  = (!\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [1])) # (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [1])))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~108 .lut_mask = 16'h1120;
defparam \CPU|ROM|memROM~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~110 (
// Equation(s):
// \CPU|ROM|memROM~110_combout  = (\CPU|PC|DOUT [0] & ((\CPU|ROM|memROM~108_combout ))) # (!\CPU|PC|DOUT [0] & (!\CPU|ROM|memROM~109_combout ))

	.dataa(gnd),
	.datab(\CPU|ROM|memROM~109_combout ),
	.datac(\CPU|ROM|memROM~108_combout ),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~110 .lut_mask = 16'hF033;
defparam \CPU|ROM|memROM~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N8
cycloneive_lcell_comb \CPU|ROM|memROM~102 (
// Equation(s):
// \CPU|ROM|memROM~102_combout  = (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] $ (((\CPU|PC|DOUT [4] & \CPU|PC|DOUT [2])))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [2]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~102 .lut_mask = 16'h060A;
defparam \CPU|ROM|memROM~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N8
cycloneive_lcell_comb \CPU|ROM|memROM~104 (
// Equation(s):
// \CPU|ROM|memROM~104_combout  = (\CPU|PC|DOUT [0] & (((!\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1]) # ((\CPU|PC|DOUT [2]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~104 .lut_mask = 16'h0EFE;
defparam \CPU|ROM|memROM~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N26
cycloneive_lcell_comb \CPU|ROM|memROM~103 (
// Equation(s):
// \CPU|ROM|memROM~103_combout  = (\CPU|PC|DOUT [0]) # ((\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [4]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~103 .lut_mask = 16'hECFC;
defparam \CPU|ROM|memROM~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N22
cycloneive_lcell_comb \CPU|ROM|memROM~105 (
// Equation(s):
// \CPU|ROM|memROM~105_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [5]) # ((!\CPU|ROM|memROM~103_combout )))) # (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [5] & (\CPU|ROM|memROM~104_combout )))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~104_combout ),
	.datad(\CPU|ROM|memROM~103_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~105 .lut_mask = 16'h98BA;
defparam \CPU|ROM|memROM~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N12
cycloneive_lcell_comb \CPU|ROM|memROM~106 (
// Equation(s):
// \CPU|ROM|memROM~106_combout  = (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [2])) # (!\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [2]) # (\CPU|PC|DOUT [1] $ (\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [2]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~106 .lut_mask = 16'hF75E;
defparam \CPU|ROM|memROM~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N2
cycloneive_lcell_comb \CPU|ROM|memROM~107 (
// Equation(s):
// \CPU|ROM|memROM~107_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~105_combout  & ((!\CPU|ROM|memROM~106_combout ))) # (!\CPU|ROM|memROM~105_combout  & (\CPU|ROM|memROM~102_combout )))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~105_combout ))))

	.dataa(\CPU|ROM|memROM~102_combout ),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~105_combout ),
	.datad(\CPU|ROM|memROM~106_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~107 .lut_mask = 16'h38F8;
defparam \CPU|ROM|memROM~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N28
cycloneive_lcell_comb \CPU|ROM|memROM~111 (
// Equation(s):
// \CPU|ROM|memROM~111_combout  = (\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [5] & (\CPU|ROM|memROM~110_combout ))) # (!\CPU|PC|DOUT [7] & (((\CPU|ROM|memROM~107_combout ))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~110_combout ),
	.datad(\CPU|ROM|memROM~107_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~111 .lut_mask = 16'h7520;
defparam \CPU|ROM|memROM~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~100 (
// Equation(s):
// \CPU|ROM|memROM~100_combout  = (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2])) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~100 .lut_mask = 16'h0206;
defparam \CPU|ROM|memROM~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N4
cycloneive_lcell_comb \CPU|ROM|memROM~96 (
// Equation(s):
// \CPU|ROM|memROM~96_combout  = (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~96 .lut_mask = 16'h1020;
defparam \CPU|ROM|memROM~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N8
cycloneive_lcell_comb \CPU|ROM|memROM~98 (
// Equation(s):
// \CPU|ROM|memROM~98_combout  = (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [0])))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~98 .lut_mask = 16'h4084;
defparam \CPU|ROM|memROM~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N6
cycloneive_lcell_comb \CPU|ROM|memROM~97 (
// Equation(s):
// \CPU|ROM|memROM~97_combout  = (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [0])))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~97 .lut_mask = 16'h0002;
defparam \CPU|ROM|memROM~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~99 (
// Equation(s):
// \CPU|ROM|memROM~99_combout  = (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~97_combout ))) # (!\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~98_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~98_combout ),
	.datad(\CPU|ROM|memROM~97_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~99 .lut_mask = 16'hDC98;
defparam \CPU|ROM|memROM~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N18
cycloneive_lcell_comb \CPU|ROM|memROM~101 (
// Equation(s):
// \CPU|ROM|memROM~101_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~99_combout  & (\CPU|ROM|memROM~100_combout )) # (!\CPU|ROM|memROM~99_combout  & ((\CPU|ROM|memROM~96_combout ))))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~99_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~100_combout ),
	.datac(\CPU|ROM|memROM~96_combout ),
	.datad(\CPU|ROM|memROM~99_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~101 .lut_mask = 16'hDDA0;
defparam \CPU|ROM|memROM~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N14
cycloneive_lcell_comb \CPU|ROM|memROM~187 (
// Equation(s):
// \CPU|ROM|memROM~187_combout  = (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [7] & ((\CPU|ROM|memROM~101_combout )))) # (!\CPU|PC|DOUT [6] & (((\CPU|ROM|memROM~111_combout ))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|ROM|memROM~111_combout ),
	.datac(\CPU|ROM|memROM~101_combout ),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~187_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~187 .lut_mask = 16'h50CC;
defparam \CPU|ROM|memROM~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N20
cycloneive_lcell_comb \DECODER|SAIDA_DE_DADOS~0 (
// Equation(s):
// \DECODER|SAIDA_DE_DADOS~0_combout  = (\CPU|ROM|memROM~124_combout  & !\CPU|ROM|memROM~187_combout )

	.dataa(gnd),
	.datab(\CPU|ROM|memROM~124_combout ),
	.datac(\CPU|ROM|memROM~187_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\DECODER|SAIDA_DE_DADOS~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|SAIDA_DE_DADOS~0 .lut_mask = 16'h0C0C;
defparam \DECODER|SAIDA_DE_DADOS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N4
cycloneive_lcell_comb \CPU|ROM|memROM~148 (
// Equation(s):
// \CPU|ROM|memROM~148_combout  = (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [1]))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~148_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~148 .lut_mask = 16'h00A0;
defparam \CPU|ROM|memROM~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N12
cycloneive_lcell_comb \CPU|ROM|memROM~146 (
// Equation(s):
// \CPU|ROM|memROM~146_combout  = (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [1])) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~146_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~146 .lut_mask = 16'h0120;
defparam \CPU|ROM|memROM~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N0
cycloneive_lcell_comb \CPU|ROM|memROM~145 (
// Equation(s):
// \CPU|ROM|memROM~145_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] $ (!\CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~145_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~145 .lut_mask = 16'h8048;
defparam \CPU|ROM|memROM~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N18
cycloneive_lcell_comb \CPU|ROM|memROM~147 (
// Equation(s):
// \CPU|ROM|memROM~147_combout  = (\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~145_combout ))) # (!\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~146_combout ))))

	.dataa(\CPU|ROM|memROM~146_combout ),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|ROM|memROM~145_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~147_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~147 .lut_mask = 16'hC808;
defparam \CPU|ROM|memROM~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N26
cycloneive_lcell_comb \CPU|ROM|memROM~149 (
// Equation(s):
// \CPU|ROM|memROM~149_combout  = (\CPU|ROM|memROM~147_combout ) # ((\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & \CPU|ROM|memROM~148_combout )))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|ROM|memROM~148_combout ),
	.datad(\CPU|ROM|memROM~147_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~149_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~149 .lut_mask = 16'hFF20;
defparam \CPU|ROM|memROM~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N20
cycloneive_lcell_comb \CPU|ROM|memROM~150 (
// Equation(s):
// \CPU|ROM|memROM~150_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~150_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~150 .lut_mask = 16'h2204;
defparam \CPU|ROM|memROM~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N16
cycloneive_lcell_comb \CPU|ROM|memROM~154 (
// Equation(s):
// \CPU|ROM|memROM~154_combout  = (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [4] $ (((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [1])))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~154_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~154 .lut_mask = 16'h6958;
defparam \CPU|ROM|memROM~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N24
cycloneive_lcell_comb \CPU|ROM|memROM~152 (
// Equation(s):
// \CPU|ROM|memROM~152_combout  = (\CPU|PC|DOUT [4]) # ((\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [0] $ (\CPU|PC|DOUT [3])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~152_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~152 .lut_mask = 16'hFFDE;
defparam \CPU|ROM|memROM~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N22
cycloneive_lcell_comb \CPU|ROM|memROM~151 (
// Equation(s):
// \CPU|ROM|memROM~151_combout  = (\CPU|PC|DOUT [0] & (((\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [1])) # (!\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3] $ (\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~151_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~151 .lut_mask = 16'hA7FA;
defparam \CPU|ROM|memROM~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N30
cycloneive_lcell_comb \CPU|ROM|memROM~153 (
// Equation(s):
// \CPU|ROM|memROM~153_combout  = (\CPU|PC|DOUT [5] & (((\CPU|PC|DOUT [6]) # (!\CPU|ROM|memROM~151_combout )))) # (!\CPU|PC|DOUT [5] & (!\CPU|ROM|memROM~152_combout  & ((!\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~152_combout ),
	.datac(\CPU|ROM|memROM~151_combout ),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~153_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~153 .lut_mask = 16'hAA1B;
defparam \CPU|ROM|memROM~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N6
cycloneive_lcell_comb \CPU|ROM|memROM~155 (
// Equation(s):
// \CPU|ROM|memROM~155_combout  = (\CPU|ROM|memROM~153_combout  & (((\CPU|ROM|memROM~154_combout ) # (!\CPU|PC|DOUT [6])))) # (!\CPU|ROM|memROM~153_combout  & (\CPU|ROM|memROM~150_combout  & ((\CPU|PC|DOUT [6]))))

	.dataa(\CPU|ROM|memROM~150_combout ),
	.datab(\CPU|ROM|memROM~154_combout ),
	.datac(\CPU|ROM|memROM~153_combout ),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~155_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~155 .lut_mask = 16'hCAF0;
defparam \CPU|ROM|memROM~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N0
cycloneive_lcell_comb \CPU|ROM|memROM~156 (
// Equation(s):
// \CPU|ROM|memROM~156_combout  = (\CPU|PC|DOUT [7] & (((\CPU|PC|DOUT [2])))) # (!\CPU|PC|DOUT [7] & ((\CPU|PC|DOUT [2] & (\CPU|ROM|memROM~149_combout )) # (!\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~155_combout )))))

	.dataa(\CPU|ROM|memROM~149_combout ),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|ROM|memROM~155_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~156_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~156 .lut_mask = 16'hE3E0;
defparam \CPU|ROM|memROM~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N10
cycloneive_lcell_comb \CPU|ROM|memROM~157 (
// Equation(s):
// \CPU|ROM|memROM~157_combout  = (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [4] $ (!\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~157_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~157 .lut_mask = 16'h2002;
defparam \CPU|ROM|memROM~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N8
cycloneive_lcell_comb \CPU|ROM|memROM~158 (
// Equation(s):
// \CPU|ROM|memROM~158_combout  = (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [3] & \CPU|ROM|memROM~157_combout ))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|ROM|memROM~157_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~158_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~158 .lut_mask = 16'h0500;
defparam \CPU|ROM|memROM~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N28
cycloneive_lcell_comb \CPU|ROM|memROM~143 (
// Equation(s):
// \CPU|ROM|memROM~143_combout  = (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [4] $ (((\CPU|PC|DOUT [3] & \CPU|PC|DOUT [1]))))) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~143_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~143 .lut_mask = 16'h29A0;
defparam \CPU|ROM|memROM~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N2
cycloneive_lcell_comb \CPU|ROM|memROM~144 (
// Equation(s):
// \CPU|ROM|memROM~144_combout  = (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [5] & \CPU|ROM|memROM~143_combout ))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|ROM|memROM~143_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~144_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~144 .lut_mask = 16'h0300;
defparam \CPU|ROM|memROM~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y17_N14
cycloneive_lcell_comb \CPU|ROM|memROM~159 (
// Equation(s):
// \CPU|ROM|memROM~159_combout  = (\CPU|PC|DOUT [7] & ((\CPU|ROM|memROM~156_combout  & (\CPU|ROM|memROM~158_combout )) # (!\CPU|ROM|memROM~156_combout  & ((\CPU|ROM|memROM~144_combout ))))) # (!\CPU|PC|DOUT [7] & (\CPU|ROM|memROM~156_combout ))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|ROM|memROM~156_combout ),
	.datac(\CPU|ROM|memROM~158_combout ),
	.datad(\CPU|ROM|memROM~144_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~159_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~159 .lut_mask = 16'hE6C4;
defparam \CPU|ROM|memROM~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N30
cycloneive_lcell_comb \CPU|ACU|DOUT[3]~0 (
// Equation(s):
// \CPU|ACU|DOUT[3]~0_combout  = (!\CPU|ROM|memROM~24_combout  & (\DECODER|Equal1~0_combout  & (\DECODER|SAIDA_DE_DADOS~0_combout  & !\CPU|ROM|memROM~159_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\DECODER|Equal1~0_combout ),
	.datac(\DECODER|SAIDA_DE_DADOS~0_combout ),
	.datad(\CPU|ROM|memROM~159_combout ),
	.cin(gnd),
	.combout(\CPU|ACU|DOUT[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ACU|DOUT[3]~0 .lut_mask = 16'h0040;
defparam \CPU|ACU|DOUT[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N12
cycloneive_lcell_comb \CPU|ROM|memROM~161 (
// Equation(s):
// \CPU|ROM|memROM~161_combout  = (\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [7])) # (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [7]))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~161_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~161 .lut_mask = 16'h55C4;
defparam \CPU|ROM|memROM~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N22
cycloneive_lcell_comb \CPU|ROM|memROM~160 (
// Equation(s):
// \CPU|ROM|memROM~160_combout  = (\CPU|PC|DOUT [7] & ((\CPU|PC|DOUT [6]) # ((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [7] & (\CPU|PC|DOUT [1] $ (((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [6])))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~160_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~160 .lut_mask = 16'hEB70;
defparam \CPU|ROM|memROM~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N30
cycloneive_lcell_comb \CPU|ROM|memROM~162 (
// Equation(s):
// \CPU|ROM|memROM~162_combout  = (\CPU|ROM|memROM~160_combout  & (\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~161_combout  $ (!\CPU|PC|DOUT [5])))) # (!\CPU|ROM|memROM~160_combout  & ((\CPU|PC|DOUT [5] & (\CPU|ROM|memROM~161_combout )) # (!\CPU|PC|DOUT [5] & 
// ((\CPU|PC|DOUT [4])))))

	.dataa(\CPU|ROM|memROM~161_combout ),
	.datab(\CPU|ROM|memROM~160_combout ),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~162_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~162 .lut_mask = 16'hA720;
defparam \CPU|ROM|memROM~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N20
cycloneive_lcell_comb \CPU|ROM|memROM~163 (
// Equation(s):
// \CPU|ROM|memROM~163_combout  = (\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [7] & (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~163_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~163 .lut_mask = 16'h442A;
defparam \CPU|ROM|memROM~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N14
cycloneive_lcell_comb \CPU|ROM|memROM~164 (
// Equation(s):
// \CPU|ROM|memROM~164_combout  = (\CPU|PC|DOUT [0] & (\CPU|ROM|memROM~163_combout  & ((\CPU|ROM|memROM~160_combout ) # (!\CPU|PC|DOUT [2])))) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2] & (\CPU|ROM|memROM~160_combout  & !\CPU|ROM|memROM~163_combout )))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~160_combout ),
	.datad(\CPU|ROM|memROM~163_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~164_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~164 .lut_mask = 16'hA210;
defparam \CPU|ROM|memROM~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N18
cycloneive_lcell_comb \CPU|ROM|memROM~166 (
// Equation(s):
// \CPU|ROM|memROM~166_combout  = (\CPU|ROM|memROM~163_combout  & (\CPU|PC|DOUT [0] $ (((!\CPU|ROM|memROM~160_combout ) # (!\CPU|PC|DOUT [2]))))) # (!\CPU|ROM|memROM~163_combout  & ((\CPU|PC|DOUT [2]) # ((\CPU|PC|DOUT [0] & \CPU|ROM|memROM~160_combout ))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~160_combout ),
	.datad(\CPU|ROM|memROM~163_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~166_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~166 .lut_mask = 16'h95EC;
defparam \CPU|ROM|memROM~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N28
cycloneive_lcell_comb \CPU|ROM|memROM~165 (
// Equation(s):
// \CPU|ROM|memROM~165_combout  = (\CPU|ROM|memROM~161_combout ) # ((\CPU|ROM|memROM~160_combout  & \CPU|PC|DOUT [5]))

	.dataa(\CPU|ROM|memROM~160_combout ),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|ROM|memROM~161_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~165_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~165 .lut_mask = 16'hFFA0;
defparam \CPU|ROM|memROM~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N4
cycloneive_lcell_comb \CPU|ROM|memROM~167 (
// Equation(s):
// \CPU|ROM|memROM~167_combout  = (\CPU|PC|DOUT [0] & ((\CPU|ROM|memROM~166_combout ) # (!\CPU|ROM|memROM~165_combout ))) # (!\CPU|PC|DOUT [0] & ((\CPU|ROM|memROM~165_combout )))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|ROM|memROM~166_combout ),
	.datac(gnd),
	.datad(\CPU|ROM|memROM~165_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~167_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~167 .lut_mask = 16'hDDAA;
defparam \CPU|ROM|memROM~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N6
cycloneive_lcell_comb \CPU|ROM|memROM~189 (
// Equation(s):
// \CPU|ROM|memROM~189_combout  = (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [2] & ((!\CPU|ROM|memROM~163_combout ) # (!\CPU|ROM|memROM~160_combout ))) # (!\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~163_combout )))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~160_combout ),
	.datad(\CPU|ROM|memROM~163_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~189_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~189 .lut_mask = 16'h1544;
defparam \CPU|ROM|memROM~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y15_N26
cycloneive_lcell_comb \CPU|ROM|memROM~168 (
// Equation(s):
// \CPU|ROM|memROM~168_combout  = (\CPU|ROM|memROM~162_combout  & (\CPU|ROM|memROM~164_combout  & (\CPU|ROM|memROM~167_combout  & !\CPU|ROM|memROM~189_combout ))) # (!\CPU|ROM|memROM~162_combout  & (!\CPU|ROM|memROM~167_combout  & 
// (\CPU|ROM|memROM~164_combout  $ (!\CPU|ROM|memROM~189_combout ))))

	.dataa(\CPU|ROM|memROM~162_combout ),
	.datab(\CPU|ROM|memROM~164_combout ),
	.datac(\CPU|ROM|memROM~167_combout ),
	.datad(\CPU|ROM|memROM~189_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~168_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~168 .lut_mask = 16'h0481;
defparam \CPU|ROM|memROM~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N18
cycloneive_lcell_comb \CPU|ULA|Add0~0 (
// Equation(s):
// \CPU|ULA|Add0~0_combout  = (\CPU|ACU|DOUT [0] & (\CPU|ROM|memROM~95_combout  $ (VCC))) # (!\CPU|ACU|DOUT [0] & (\CPU|ROM|memROM~95_combout  & VCC))
// \CPU|ULA|Add0~1  = CARRY((\CPU|ACU|DOUT [0] & \CPU|ROM|memROM~95_combout ))

	.dataa(\CPU|ACU|DOUT [0]),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|ULA|Add0~0_combout ),
	.cout(\CPU|ULA|Add0~1 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~0 .lut_mask = 16'h6688;
defparam \CPU|ULA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N26
cycloneive_lcell_comb \CPU|MUX|saida_MUX[0]~0 (
// Equation(s):
// \CPU|MUX|saida_MUX[0]~0_combout  = (\CPU|ROM|memROM~159_combout  & ((\CPU|ROM|memROM~168_combout  & (\CPU|ROM|memROM~95_combout )) # (!\CPU|ROM|memROM~168_combout  & ((\CPU|ULA|Add0~0_combout )))))

	.dataa(\CPU|ROM|memROM~168_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\CPU|ULA|Add0~0_combout ),
	.datad(\CPU|ROM|memROM~159_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[0]~0 .lut_mask = 16'hD800;
defparam \CPU|MUX|saida_MUX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N12
cycloneive_lcell_comb \DECODER|HabRAM_write~0 (
// Equation(s):
// \DECODER|HabRAM_write~0_combout  = (!\CPU|ROM|memROM~24_combout  & (\DECODER|Equal1~0_combout  & (\CPU|ROM|memROM~187_combout  & !\CPU|ROM|memROM~124_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\DECODER|Equal1~0_combout ),
	.datac(\CPU|ROM|memROM~187_combout ),
	.datad(\CPU|ROM|memROM~124_combout ),
	.cin(gnd),
	.combout(\DECODER|HabRAM_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|HabRAM_write~0 .lut_mask = 16'h0040;
defparam \DECODER|HabRAM_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1741 (
// Equation(s):
// \RAM_USAVEL|ram~1741_combout  = (\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~65_combout  & !\CPU|ROM|memROM~44_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1741_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1741 .lut_mask = 16'h0020;
defparam \RAM_USAVEL|ram~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N6
cycloneive_lcell_comb \CPU|ROM|memROM~45 (
// Equation(s):
// \CPU|ROM|memROM~45_combout  = (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] $ (\CPU|PC|DOUT [0])))) # (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] $ (\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~45 .lut_mask = 16'h0324;
defparam \CPU|ROM|memROM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N12
cycloneive_lcell_comb \CPU|ROM|memROM~46 (
// Equation(s):
// \CPU|ROM|memROM~46_combout  = (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [3]))))) # (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1])))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~46 .lut_mask = 16'h752C;
defparam \CPU|ROM|memROM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N14
cycloneive_lcell_comb \CPU|ROM|memROM~47 (
// Equation(s):
// \CPU|ROM|memROM~47_combout  = (\CPU|ROM|memROM~25_combout  & ((\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~45_combout )) # (!\CPU|PC|DOUT [4] & ((!\CPU|ROM|memROM~46_combout )))))

	.dataa(\CPU|ROM|memROM~45_combout ),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~25_combout ),
	.datad(\CPU|ROM|memROM~46_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~47 .lut_mask = 16'h80B0;
defparam \CPU|ROM|memROM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N30
cycloneive_lcell_comb \CPU|ROM|memROM~50 (
// Equation(s):
// \CPU|ROM|memROM~50_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4] $ (((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [3])))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~50 .lut_mask = 16'h0932;
defparam \CPU|ROM|memROM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N28
cycloneive_lcell_comb \CPU|ROM|memROM~51 (
// Equation(s):
// \CPU|ROM|memROM~51_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [4]) # (!\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3] & ((!\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~51 .lut_mask = 16'h2656;
defparam \CPU|ROM|memROM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N26
cycloneive_lcell_comb \CPU|ROM|memROM~52 (
// Equation(s):
// \CPU|ROM|memROM~52_combout  = (\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [1] & (\CPU|ROM|memROM~50_combout )) # (!\CPU|PC|DOUT [1] & ((\CPU|ROM|memROM~51_combout )))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|ROM|memROM~50_combout ),
	.datad(\CPU|ROM|memROM~51_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~52 .lut_mask = 16'hC480;
defparam \CPU|ROM|memROM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N16
cycloneive_lcell_comb \CPU|ROM|memROM~48 (
// Equation(s):
// \CPU|ROM|memROM~48_combout  = (\CPU|PC|DOUT [0] & (((\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [2]))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [4]) # ((!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~48 .lut_mask = 16'hF7BA;
defparam \CPU|ROM|memROM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N4
cycloneive_lcell_comb \CPU|ROM|memROM~49 (
// Equation(s):
// \CPU|ROM|memROM~49_combout  = (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & !\CPU|ROM|memROM~48_combout ))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(gnd),
	.datad(\CPU|ROM|memROM~48_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~49 .lut_mask = 16'h0011;
defparam \CPU|ROM|memROM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N20
cycloneive_lcell_comb \CPU|ROM|memROM~53 (
// Equation(s):
// \CPU|ROM|memROM~53_combout  = (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [6]) # (\CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [3]))) # (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~53 .lut_mask = 16'hB4D4;
defparam \CPU|ROM|memROM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N8
cycloneive_lcell_comb \CPU|ROM|memROM~57 (
// Equation(s):
// \CPU|ROM|memROM~57_combout  = (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [1]))))) # (!\CPU|PC|DOUT [0] & (((\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~57 .lut_mask = 16'h787A;
defparam \CPU|ROM|memROM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N22
cycloneive_lcell_comb \CPU|ROM|memROM~54 (
// Equation(s):
// \CPU|ROM|memROM~54_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [1])) # (!\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [0]))))) # (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~54 .lut_mask = 16'h704E;
defparam \CPU|ROM|memROM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N24
cycloneive_lcell_comb \CPU|ROM|memROM~55 (
// Equation(s):
// \CPU|ROM|memROM~55_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [0] & \CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [6]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~55 .lut_mask = 16'h10C0;
defparam \CPU|ROM|memROM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N2
cycloneive_lcell_comb \CPU|ROM|memROM~56 (
// Equation(s):
// \CPU|ROM|memROM~56_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~54_combout )) # (!\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~55_combout )))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~54_combout ),
	.datad(\CPU|ROM|memROM~55_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~56 .lut_mask = 16'hD9C8;
defparam \CPU|ROM|memROM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N18
cycloneive_lcell_comb \CPU|ROM|memROM~58 (
// Equation(s):
// \CPU|ROM|memROM~58_combout  = (\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~56_combout  & ((!\CPU|ROM|memROM~57_combout ))) # (!\CPU|ROM|memROM~56_combout  & (!\CPU|ROM|memROM~53_combout )))) # (!\CPU|PC|DOUT [2] & (((\CPU|ROM|memROM~56_combout ))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|ROM|memROM~53_combout ),
	.datac(\CPU|ROM|memROM~57_combout ),
	.datad(\CPU|ROM|memROM~56_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~58 .lut_mask = 16'h5F22;
defparam \CPU|ROM|memROM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N0
cycloneive_lcell_comb \CPU|ROM|memROM~200 (
// Equation(s):
// \CPU|ROM|memROM~200_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~52_combout ) # ((\CPU|ROM|memROM~49_combout )))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~58_combout ))))

	.dataa(\CPU|ROM|memROM~52_combout ),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~49_combout ),
	.datad(\CPU|ROM|memROM~58_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~200_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~200 .lut_mask = 16'hFBC8;
defparam \CPU|ROM|memROM~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y10_N10
cycloneive_lcell_comb \CPU|ROM|memROM~201 (
// Equation(s):
// \CPU|ROM|memROM~201_combout  = (\CPU|ROM|memROM~47_combout ) # ((!\CPU|PC|DOUT [7] & \CPU|ROM|memROM~200_combout ))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~47_combout ),
	.datad(\CPU|ROM|memROM~200_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~201_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~201 .lut_mask = 16'hF3F0;
defparam \CPU|ROM|memROM~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N4
cycloneive_lcell_comb \CPU|ROM|memROM~30 (
// Equation(s):
// \CPU|ROM|memROM~30_combout  = (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [2]))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~30 .lut_mask = 16'hE433;
defparam \CPU|ROM|memROM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~29 (
// Equation(s):
// \CPU|ROM|memROM~29_combout  = (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~29 .lut_mask = 16'h1858;
defparam \CPU|ROM|memROM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N12
cycloneive_lcell_comb \CPU|ROM|memROM~28 (
// Equation(s):
// \CPU|ROM|memROM~28_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~28 .lut_mask = 16'h0825;
defparam \CPU|ROM|memROM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N6
cycloneive_lcell_comb \CPU|ROM|memROM~31 (
// Equation(s):
// \CPU|ROM|memROM~31_combout  = (\CPU|ROM|memROM~30_combout  & (((\CPU|ROM|memROM~29_combout  & !\CPU|ROM|memROM~28_combout )))) # (!\CPU|ROM|memROM~30_combout  & (\CPU|PC|DOUT [3] & ((\CPU|ROM|memROM~28_combout ))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|ROM|memROM~30_combout ),
	.datac(\CPU|ROM|memROM~29_combout ),
	.datad(\CPU|ROM|memROM~28_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~31 .lut_mask = 16'h22C0;
defparam \CPU|ROM|memROM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N8
cycloneive_lcell_comb \CPU|ROM|memROM~32 (
// Equation(s):
// \CPU|ROM|memROM~32_combout  = (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [6] & \CPU|ROM|memROM~31_combout ))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|ROM|memROM~31_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~32 .lut_mask = 16'h0500;
defparam \CPU|ROM|memROM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~36 (
// Equation(s):
// \CPU|ROM|memROM~36_combout  = (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [1]))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~36 .lut_mask = 16'h0A00;
defparam \CPU|ROM|memROM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N14
cycloneive_lcell_comb \CPU|ROM|memROM~33 (
// Equation(s):
// \CPU|ROM|memROM~33_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3]) # (\CPU|PC|DOUT [2]))) # (!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT [3]))))) # (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [2]) # (\CPU|PC|DOUT [0] $ 
// (\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [2]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~33 .lut_mask = 16'hDFB6;
defparam \CPU|ROM|memROM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~34 (
// Equation(s):
// \CPU|ROM|memROM~34_combout  = (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [2] $ (!\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~34 .lut_mask = 16'h8008;
defparam \CPU|ROM|memROM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~35 (
// Equation(s):
// \CPU|ROM|memROM~35_combout  = (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [5]) # ((!\CPU|ROM|memROM~33_combout )))) # (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~34_combout ))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~33_combout ),
	.datad(\CPU|ROM|memROM~34_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~35 .lut_mask = 16'h9B8A;
defparam \CPU|ROM|memROM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~37 (
// Equation(s):
// \CPU|ROM|memROM~37_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~35_combout  & (\CPU|ROM|memROM~36_combout )) # (!\CPU|ROM|memROM~35_combout  & ((\CPU|ROM|memROM~17_combout ))))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~35_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~36_combout ),
	.datac(\CPU|ROM|memROM~17_combout ),
	.datad(\CPU|ROM|memROM~35_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~37 .lut_mask = 16'hDDA0;
defparam \CPU|ROM|memROM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N16
cycloneive_lcell_comb \CPU|ROM|memROM~26 (
// Equation(s):
// \CPU|ROM|memROM~26_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [4]))))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [0]) # (\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~26 .lut_mask = 16'h5E20;
defparam \CPU|ROM|memROM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N10
cycloneive_lcell_comb \CPU|ROM|memROM~27 (
// Equation(s):
// \CPU|ROM|memROM~27_combout  = (\CPU|ROM|memROM~26_combout  & (\CPU|ROM|memROM~25_combout  & (\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT [2]))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|ROM|memROM~26_combout ),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|ROM|memROM~25_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~27 .lut_mask = 16'h4800;
defparam \CPU|ROM|memROM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~38 (
// Equation(s):
// \CPU|ROM|memROM~38_combout  = (\CPU|ROM|memROM~32_combout ) # ((\CPU|ROM|memROM~27_combout ) # ((\CPU|ROM|memROM~12_combout  & \CPU|ROM|memROM~37_combout )))

	.dataa(\CPU|ROM|memROM~12_combout ),
	.datab(\CPU|ROM|memROM~32_combout ),
	.datac(\CPU|ROM|memROM~37_combout ),
	.datad(\CPU|ROM|memROM~27_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~38 .lut_mask = 16'hFFEC;
defparam \CPU|ROM|memROM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1869 (
// Equation(s):
// \RAM_USAVEL|ram~1869_combout  = (!\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout  & !\CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1869_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1869 .lut_mask = 16'h0040;
defparam \RAM_USAVEL|ram~1869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1883 (
// Equation(s):
// \RAM_USAVEL|ram~1883_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1741_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1741_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1883_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1883 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N13
dffeas \RAM_USAVEL|ram~637 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~637 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1786 (
// Equation(s):
// \RAM_USAVEL|ram~1786_combout  = (\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~62_combout  & \CPU|ROM|memROM~24_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1786_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1786 .lut_mask = 16'h2000;
defparam \RAM_USAVEL|ram~1786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1886 (
// Equation(s):
// \RAM_USAVEL|ram~1886_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1786_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1786_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1886_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1886 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N31
dffeas \RAM_USAVEL|ram~893 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~893 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~893 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1871 (
// Equation(s):
// \RAM_USAVEL|ram~1871_combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout  & !\CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1871_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1871 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1884 (
// Equation(s):
// \RAM_USAVEL|ram~1884_combout  = (\RAM_USAVEL|ram~1871_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1786_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1786_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1884_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1884 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N1
dffeas \RAM_USAVEL|ram~877 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~877 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1885 (
// Equation(s):
// \RAM_USAVEL|ram~1885_combout  = (\RAM_USAVEL|ram~1871_combout  & (\RAM_USAVEL|ram~1741_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1741_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1885_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1885 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N7
dffeas \RAM_USAVEL|ram~621 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~621 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1128 (
// Equation(s):
// \RAM_USAVEL|ram~1128_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~877_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~621_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~877_q ),
	.datac(\RAM_USAVEL|ram~621_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1128_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1128 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1129 (
// Equation(s):
// \RAM_USAVEL|ram~1129_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1128_combout  & ((\RAM_USAVEL|ram~893_q ))) # (!\RAM_USAVEL|ram~1128_combout  & (\RAM_USAVEL|ram~637_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1128_combout ))))

	.dataa(\RAM_USAVEL|ram~637_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~893_q ),
	.datad(\RAM_USAVEL|ram~1128_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1129_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1129 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1751 (
// Equation(s):
// \RAM_USAVEL|ram~1751_combout  = (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~65_combout  & !\CPU|ROM|memROM~62_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1751_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1751 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1875 (
// Equation(s):
// \RAM_USAVEL|ram~1875_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1869_combout  & \RAM_USAVEL|ram~1751_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1869_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1751_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1875_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1875 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N13
dffeas \RAM_USAVEL|ram~573 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~573 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~829feeder (
// Equation(s):
// \RAM_USAVEL|ram~829feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~829feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1791 (
// Equation(s):
// \RAM_USAVEL|ram~1791_combout  = (!\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~24_combout  & \CPU|ROM|memROM~62_combout )))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1791_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1791 .lut_mask = 16'h0400;
defparam \RAM_USAVEL|ram~1791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1878 (
// Equation(s):
// \RAM_USAVEL|ram~1878_combout  = (\RAM_USAVEL|ram~1791_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\RAM_USAVEL|ram~1791_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1878_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1878 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N27
dffeas \RAM_USAVEL|ram~829 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~829 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1877 (
// Equation(s):
// \RAM_USAVEL|ram~1877_combout  = (\RAM_USAVEL|ram~1871_combout  & (\RAM_USAVEL|ram~1751_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1877_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1877 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N7
dffeas \RAM_USAVEL|ram~557 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~557 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~813feeder (
// Equation(s):
// \RAM_USAVEL|ram~813feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~813feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~813feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~813feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1876 (
// Equation(s):
// \RAM_USAVEL|ram~1876_combout  = (\RAM_USAVEL|ram~1791_combout  & (\RAM_USAVEL|ram~1871_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1791_combout ),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1876_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1876 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N15
dffeas \RAM_USAVEL|ram~813 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~813 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1123 (
// Equation(s):
// \RAM_USAVEL|ram~1123_combout  = (\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~813_q ) # (\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~557_q  & ((!\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~557_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~813_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1123_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1123 .lut_mask = 16'hCCE2;
defparam \RAM_USAVEL|ram~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1124 (
// Equation(s):
// \RAM_USAVEL|ram~1124_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1123_combout  & ((\RAM_USAVEL|ram~829_q ))) # (!\RAM_USAVEL|ram~1123_combout  & (\RAM_USAVEL|ram~573_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1123_combout ))))

	.dataa(\RAM_USAVEL|ram~573_q ),
	.datab(\RAM_USAVEL|ram~829_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1123_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1124_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1124 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1771 (
// Equation(s):
// \RAM_USAVEL|ram~1771_combout  = (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~44_combout  & !\CPU|ROM|memROM~24_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1771_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1771 .lut_mask = 16'h0001;
defparam \RAM_USAVEL|ram~1771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1879 (
// Equation(s):
// \RAM_USAVEL|ram~1879_combout  = (\RAM_USAVEL|ram~1771_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1879_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1879 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N13
dffeas \RAM_USAVEL|ram~61 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~61 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1728 (
// Equation(s):
// \RAM_USAVEL|ram~1728_combout  = (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~62_combout  & !\CPU|ROM|memROM~24_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1728_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1728 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1882 (
// Equation(s):
// \RAM_USAVEL|ram~1882_combout  = (\RAM_USAVEL|ram~1728_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1728_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1882_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1882 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N21
dffeas \RAM_USAVEL|ram~317 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~317 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~317 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1880 (
// Equation(s):
// \RAM_USAVEL|ram~1880_combout  = (\RAM_USAVEL|ram~1871_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1728_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1728_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1880_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1880 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N23
dffeas \RAM_USAVEL|ram~301 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~301 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1881 (
// Equation(s):
// \RAM_USAVEL|ram~1881_combout  = (\RAM_USAVEL|ram~1871_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1771_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1771_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1881_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1881 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y10_N15
dffeas \RAM_USAVEL|ram~45 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~45 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1125 (
// Equation(s):
// \RAM_USAVEL|ram~1125_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~301_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~45_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~301_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~45_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1125_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1125 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1126 (
// Equation(s):
// \RAM_USAVEL|ram~1126_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1125_combout  & ((\RAM_USAVEL|ram~317_q ))) # (!\RAM_USAVEL|ram~1125_combout  & (\RAM_USAVEL|ram~61_q )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~1125_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~61_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~317_q ),
	.datad(\RAM_USAVEL|ram~1125_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1126_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1126 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1127 (
// Equation(s):
// \RAM_USAVEL|ram~1127_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1124_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1126_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1124_combout ),
	.datad(\RAM_USAVEL|ram~1126_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1127_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1127 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1725 (
// Equation(s):
// \RAM_USAVEL|ram~1725_combout  = (!\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~62_combout  & !\CPU|ROM|memROM~65_combout )))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1725_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1725 .lut_mask = 16'h0040;
defparam \RAM_USAVEL|ram~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1874 (
// Equation(s):
// \RAM_USAVEL|ram~1874_combout  = (\RAM_USAVEL|ram~1725_combout  & (\RAM_USAVEL|ram~1869_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1725_combout ),
	.datab(\RAM_USAVEL|ram~1869_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1874_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1874 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y10_N21
dffeas \RAM_USAVEL|ram~381 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~381 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1761 (
// Equation(s):
// \RAM_USAVEL|ram~1761_combout  = (!\CPU|ROM|memROM~44_combout  & (!\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~24_combout  & !\CPU|ROM|memROM~65_combout )))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1761_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1761 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1870 (
// Equation(s):
// \RAM_USAVEL|ram~1870_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1869_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1869_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1870_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1870 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N29
dffeas \RAM_USAVEL|ram~125 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~125 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~365feeder (
// Equation(s):
// \RAM_USAVEL|ram~365feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~365feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1872 (
// Equation(s):
// \RAM_USAVEL|ram~1872_combout  = (\RAM_USAVEL|ram~1725_combout  & (\RAM_USAVEL|ram~1871_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1725_combout ),
	.datac(\RAM_USAVEL|ram~1871_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1872_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1872 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N21
dffeas \RAM_USAVEL|ram~365 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~365 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~365 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1873 (
// Equation(s):
// \RAM_USAVEL|ram~1873_combout  = (\RAM_USAVEL|ram~1871_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1873_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1873 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N17
dffeas \RAM_USAVEL|ram~109 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1873_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~109 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1121 (
// Equation(s):
// \RAM_USAVEL|ram~1121_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~365_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~109_q )))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~365_q ),
	.datac(\RAM_USAVEL|ram~109_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1121_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1121 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1122 (
// Equation(s):
// \RAM_USAVEL|ram~1122_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1121_combout  & (\RAM_USAVEL|ram~381_q )) # (!\RAM_USAVEL|ram~1121_combout  & ((\RAM_USAVEL|ram~125_q ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1121_combout ))))

	.dataa(\RAM_USAVEL|ram~381_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~125_q ),
	.datad(\RAM_USAVEL|ram~1121_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1122_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1122 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1130 (
// Equation(s):
// \RAM_USAVEL|ram~1130_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1127_combout  & (\RAM_USAVEL|ram~1129_combout )) # (!\RAM_USAVEL|ram~1127_combout  & ((\RAM_USAVEL|ram~1122_combout ))))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1127_combout ))))

	.dataa(\RAM_USAVEL|ram~1129_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1127_combout ),
	.datad(\RAM_USAVEL|ram~1122_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1130_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1130 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1781 (
// Equation(s):
// \RAM_USAVEL|ram~1781_combout  = (\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~44_combout  & \CPU|ROM|memROM~62_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1781_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1781 .lut_mask = 16'h2000;
defparam \RAM_USAVEL|ram~1781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1887 (
// Equation(s):
// \RAM_USAVEL|ram~1887_combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~95_combout  & (!\CPU|ROM|memROM~38_combout  & \CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1887_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1887 .lut_mask = 16'h0100;
defparam \RAM_USAVEL|ram~1887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1901 (
// Equation(s):
// \RAM_USAVEL|ram~1901_combout  = (\RAM_USAVEL|ram~1781_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(\RAM_USAVEL|ram~1781_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1901_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1901 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N31
dffeas \RAM_USAVEL|ram~925 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~925 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1796 (
// Equation(s):
// \RAM_USAVEL|ram~1796_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~44_combout  & \CPU|ROM|memROM~62_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1796_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1796 .lut_mask = 16'h8000;
defparam \RAM_USAVEL|ram~1796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1904 (
// Equation(s):
// \RAM_USAVEL|ram~1904_combout  = (\RAM_USAVEL|ram~1796_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1904_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1904 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N11
dffeas \RAM_USAVEL|ram~989 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~989 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1889 (
// Equation(s):
// \RAM_USAVEL|ram~1889_combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~38_combout  & (!\CPU|ROM|memROM~95_combout  & !\CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1889_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1889 .lut_mask = 16'h0001;
defparam \RAM_USAVEL|ram~1889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1902 (
// Equation(s):
// \RAM_USAVEL|ram~1902_combout  = (\RAM_USAVEL|ram~1796_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1889_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1889_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1902_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1902 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N9
dffeas \RAM_USAVEL|ram~973 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~973 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1903 (
// Equation(s):
// \RAM_USAVEL|ram~1903_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1781_combout  & \RAM_USAVEL|ram~1889_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1781_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1889_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1903_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1903 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N21
dffeas \RAM_USAVEL|ram~909 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~909 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1138 (
// Equation(s):
// \RAM_USAVEL|ram~1138_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~973_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~909_q )))))

	.dataa(\RAM_USAVEL|ram~973_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~909_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1138_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1138 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1139 (
// Equation(s):
// \RAM_USAVEL|ram~1139_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1138_combout  & ((\RAM_USAVEL|ram~989_q ))) # (!\RAM_USAVEL|ram~1138_combout  & (\RAM_USAVEL|ram~925_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1138_combout ))))

	.dataa(\RAM_USAVEL|ram~925_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~989_q ),
	.datad(\RAM_USAVEL|ram~1138_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1139_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1139 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1756 (
// Equation(s):
// \RAM_USAVEL|ram~1756_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~62_combout  & \CPU|ROM|memROM~44_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1756_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1756 .lut_mask = 16'h0800;
defparam \RAM_USAVEL|ram~1756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1892 (
// Equation(s):
// \RAM_USAVEL|ram~1892_combout  = (\RAM_USAVEL|ram~1887_combout  & (\RAM_USAVEL|ram~1756_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1887_combout ),
	.datab(\RAM_USAVEL|ram~1756_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1892_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1892 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y6_N17
dffeas \RAM_USAVEL|ram~733 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~733 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1746 (
// Equation(s):
// \RAM_USAVEL|ram~1746_combout  = (\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~62_combout  & \CPU|ROM|memROM~44_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1746_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1746 .lut_mask = 16'h0200;
defparam \RAM_USAVEL|ram~1746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1888 (
// Equation(s):
// \RAM_USAVEL|ram~1888_combout  = (\RAM_USAVEL|ram~1887_combout  & (\RAM_USAVEL|ram~1746_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1887_combout ),
	.datab(\RAM_USAVEL|ram~1746_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1888_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1888 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y8_N5
dffeas \RAM_USAVEL|ram~669 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~669 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~669 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1890 (
// Equation(s):
// \RAM_USAVEL|ram~1890_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1889_combout  & \RAM_USAVEL|ram~1756_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1889_combout ),
	.datad(\RAM_USAVEL|ram~1756_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1890_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1890 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y8_N9
dffeas \RAM_USAVEL|ram~717 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~717 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~717 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1891 (
// Equation(s):
// \RAM_USAVEL|ram~1891_combout  = (\RAM_USAVEL|ram~1889_combout  & (\RAM_USAVEL|ram~1746_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(\RAM_USAVEL|ram~1746_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1891_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1891 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y8_N31
dffeas \RAM_USAVEL|ram~653 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~653 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1131 (
// Equation(s):
// \RAM_USAVEL|ram~1131_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~717_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~653_q )))))

	.dataa(\RAM_USAVEL|ram~717_q ),
	.datab(\RAM_USAVEL|ram~653_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1131_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1131 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1132 (
// Equation(s):
// \RAM_USAVEL|ram~1132_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1131_combout  & (\RAM_USAVEL|ram~733_q )) # (!\RAM_USAVEL|ram~1131_combout  & ((\RAM_USAVEL|ram~669_q ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1131_combout ))))

	.dataa(\RAM_USAVEL|ram~733_q ),
	.datab(\RAM_USAVEL|ram~669_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1131_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1132_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1132 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~413feeder (
// Equation(s):
// \RAM_USAVEL|ram~413feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~413feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1720 (
// Equation(s):
// \RAM_USAVEL|ram~1720_combout  = (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~62_combout  & \CPU|ROM|memROM~44_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1720_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1720 .lut_mask = 16'h1000;
defparam \RAM_USAVEL|ram~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1893 (
// Equation(s):
// \RAM_USAVEL|ram~1893_combout  = (\RAM_USAVEL|ram~1720_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1720_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1893_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1893 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N25
dffeas \RAM_USAVEL|ram~413 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~413 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1717 (
// Equation(s):
// \RAM_USAVEL|ram~1717_combout  = (\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout  & \CPU|ROM|memROM~44_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1717_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1717 .lut_mask = 16'h2000;
defparam \RAM_USAVEL|ram~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1896 (
// Equation(s):
// \RAM_USAVEL|ram~1896_combout  = (\RAM_USAVEL|ram~1887_combout  & (\RAM_USAVEL|ram~1717_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1887_combout ),
	.datab(\RAM_USAVEL|ram~1717_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1896_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1896 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y9_N9
dffeas \RAM_USAVEL|ram~477 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~477 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~477 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1894 (
// Equation(s):
// \RAM_USAVEL|ram~1894_combout  = (\RAM_USAVEL|ram~1889_combout  & (\RAM_USAVEL|ram~1717_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(\RAM_USAVEL|ram~1717_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1894_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1894 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y8_N25
dffeas \RAM_USAVEL|ram~461 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~461 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~461 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1895 (
// Equation(s):
// \RAM_USAVEL|ram~1895_combout  = (\RAM_USAVEL|ram~1889_combout  & (\RAM_USAVEL|ram~1720_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(\RAM_USAVEL|ram~1720_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1895_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1895 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y8_N3
dffeas \RAM_USAVEL|ram~397 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~397 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1133 (
// Equation(s):
// \RAM_USAVEL|ram~1133_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~461_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~397_q )))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~461_q ),
	.datac(\RAM_USAVEL|ram~397_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1133_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1133 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1134 (
// Equation(s):
// \RAM_USAVEL|ram~1134_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1133_combout  & ((\RAM_USAVEL|ram~477_q ))) # (!\RAM_USAVEL|ram~1133_combout  & (\RAM_USAVEL|ram~413_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1133_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~413_q ),
	.datac(\RAM_USAVEL|ram~477_q ),
	.datad(\RAM_USAVEL|ram~1133_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1134_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1134 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1766 (
// Equation(s):
// \RAM_USAVEL|ram~1766_combout  = (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~44_combout  & !\CPU|ROM|memROM~24_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1766_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1766 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1897 (
// Equation(s):
// \RAM_USAVEL|ram~1897_combout  = (\RAM_USAVEL|ram~1766_combout  & (\RAM_USAVEL|ram~1887_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(\RAM_USAVEL|ram~1887_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1897_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1897 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N27
dffeas \RAM_USAVEL|ram~157 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~157 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1776 (
// Equation(s):
// \RAM_USAVEL|ram~1776_combout  = (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout  & \CPU|ROM|memROM~44_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1776_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1776 .lut_mask = 16'h1000;
defparam \RAM_USAVEL|ram~1776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1900 (
// Equation(s):
// \RAM_USAVEL|ram~1900_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1776_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1776_combout ),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1900_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1900 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y9_N3
dffeas \RAM_USAVEL|ram~221 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~221 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1898 (
// Equation(s):
// \RAM_USAVEL|ram~1898_combout  = (\RAM_USAVEL|ram~1889_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1898_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1898 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N9
dffeas \RAM_USAVEL|ram~205 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~205 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1899 (
// Equation(s):
// \RAM_USAVEL|ram~1899_combout  = (\RAM_USAVEL|ram~1889_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1766_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1766_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1899_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1899 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y13_N15
dffeas \RAM_USAVEL|ram~141 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~141 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1135 (
// Equation(s):
// \RAM_USAVEL|ram~1135_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~205_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~141_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~205_q ),
	.datac(\RAM_USAVEL|ram~141_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1135_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1135 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1136 (
// Equation(s):
// \RAM_USAVEL|ram~1136_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1135_combout  & ((\RAM_USAVEL|ram~221_q ))) # (!\RAM_USAVEL|ram~1135_combout  & (\RAM_USAVEL|ram~157_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1135_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~157_q ),
	.datac(\RAM_USAVEL|ram~221_q ),
	.datad(\RAM_USAVEL|ram~1135_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1136_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1136 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1137 (
// Equation(s):
// \RAM_USAVEL|ram~1137_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~62_combout )) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1134_combout )) # (!\CPU|ROM|memROM~62_combout  & 
// ((\RAM_USAVEL|ram~1136_combout )))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1134_combout ),
	.datad(\RAM_USAVEL|ram~1136_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1137_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1137 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1140 (
// Equation(s):
// \RAM_USAVEL|ram~1140_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1137_combout  & (\RAM_USAVEL|ram~1139_combout )) # (!\RAM_USAVEL|ram~1137_combout  & ((\RAM_USAVEL|ram~1132_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1137_combout ))))

	.dataa(\RAM_USAVEL|ram~1139_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1132_combout ),
	.datad(\RAM_USAVEL|ram~1137_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1140_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1140 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1917 (
// Equation(s):
// \RAM_USAVEL|ram~1917_combout  = (\RAM_USAVEL|ram~1725_combout  & (\RAM_USAVEL|ram~1887_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1725_combout ),
	.datab(\RAM_USAVEL|ram~1887_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1917_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1917 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y10_N27
dffeas \RAM_USAVEL|ram~349 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~349 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1920 (
// Equation(s):
// \RAM_USAVEL|ram~1920_combout  = (\RAM_USAVEL|ram~1786_combout  & (\RAM_USAVEL|ram~1887_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(\RAM_USAVEL|ram~1887_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1920_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1920 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y10_N23
dffeas \RAM_USAVEL|ram~861 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~861 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~845feeder (
// Equation(s):
// \RAM_USAVEL|ram~845feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~845feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1918 (
// Equation(s):
// \RAM_USAVEL|ram~1918_combout  = (\RAM_USAVEL|ram~1786_combout  & (\RAM_USAVEL|ram~1889_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1786_combout ),
	.datac(\RAM_USAVEL|ram~1889_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1918_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1918 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N9
dffeas \RAM_USAVEL|ram~845 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~845 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1919 (
// Equation(s):
// \RAM_USAVEL|ram~1919_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1725_combout  & \RAM_USAVEL|ram~1889_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1725_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1889_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1919_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1919 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N17
dffeas \RAM_USAVEL|ram~333 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~333 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1148 (
// Equation(s):
// \RAM_USAVEL|ram~1148_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~845_q )) # (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~333_q )))))

	.dataa(\RAM_USAVEL|ram~845_q ),
	.datab(\RAM_USAVEL|ram~333_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1148_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1148 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1149 (
// Equation(s):
// \RAM_USAVEL|ram~1149_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1148_combout  & ((\RAM_USAVEL|ram~861_q ))) # (!\RAM_USAVEL|ram~1148_combout  & (\RAM_USAVEL|ram~349_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1148_combout ))))

	.dataa(\RAM_USAVEL|ram~349_q ),
	.datab(\RAM_USAVEL|ram~861_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1148_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1149_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1149 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1905 (
// Equation(s):
// \RAM_USAVEL|ram~1905_combout  = (\RAM_USAVEL|ram~1728_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(\RAM_USAVEL|ram~1728_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1905_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1905 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y12_N11
dffeas \RAM_USAVEL|ram~285 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~285 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1908 (
// Equation(s):
// \RAM_USAVEL|ram~1908_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1887_combout  & \RAM_USAVEL|ram~1791_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1887_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1791_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1908_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1908 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y10_N25
dffeas \RAM_USAVEL|ram~797 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~797 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1907 (
// Equation(s):
// \RAM_USAVEL|ram~1907_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1889_combout  & \RAM_USAVEL|ram~1728_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1889_combout ),
	.datad(\RAM_USAVEL|ram~1728_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1907_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1907 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N29
dffeas \RAM_USAVEL|ram~269 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~269 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1906 (
// Equation(s):
// \RAM_USAVEL|ram~1906_combout  = (\RAM_USAVEL|ram~1889_combout  & (\RAM_USAVEL|ram~1791_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(\RAM_USAVEL|ram~1791_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1906_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1906 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y8_N9
dffeas \RAM_USAVEL|ram~781 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~781 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1141 (
// Equation(s):
// \RAM_USAVEL|ram~1141_combout  = (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~65_combout )) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~781_q ))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~269_q ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~269_q ),
	.datad(\RAM_USAVEL|ram~781_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1141_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1141 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1142 (
// Equation(s):
// \RAM_USAVEL|ram~1142_combout  = (\RAM_USAVEL|ram~1141_combout  & (((\RAM_USAVEL|ram~797_q ) # (!\CPU|ROM|memROM~201_combout )))) # (!\RAM_USAVEL|ram~1141_combout  & (\RAM_USAVEL|ram~285_q  & ((\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~285_q ),
	.datab(\RAM_USAVEL|ram~797_q ),
	.datac(\RAM_USAVEL|ram~1141_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1142_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1142 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1909 (
// Equation(s):
// \RAM_USAVEL|ram~1909_combout  = (\RAM_USAVEL|ram~1887_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(\RAM_USAVEL|ram~1887_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1909_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1909 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y12_N25
dffeas \RAM_USAVEL|ram~93 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~93 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1912 (
// Equation(s):
// \RAM_USAVEL|ram~1912_combout  = (\RAM_USAVEL|ram~1887_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\RAM_USAVEL|ram~1887_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1912_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1912 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y12_N27
dffeas \RAM_USAVEL|ram~605 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~605 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1910 (
// Equation(s):
// \RAM_USAVEL|ram~1910_combout  = (\RAM_USAVEL|ram~1889_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1910_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1910 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N17
dffeas \RAM_USAVEL|ram~589 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~589 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1911 (
// Equation(s):
// \RAM_USAVEL|ram~1911_combout  = (\RAM_USAVEL|ram~1889_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(\RAM_USAVEL|ram~1889_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1911_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1911 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y9_N7
dffeas \RAM_USAVEL|ram~77 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~77 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1143 (
// Equation(s):
// \RAM_USAVEL|ram~1143_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~589_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~77_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~589_q ),
	.datac(\RAM_USAVEL|ram~77_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1143_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1143 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1144 (
// Equation(s):
// \RAM_USAVEL|ram~1144_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1143_combout  & ((\RAM_USAVEL|ram~605_q ))) # (!\RAM_USAVEL|ram~1143_combout  & (\RAM_USAVEL|ram~93_q )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~1143_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~93_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~605_q ),
	.datad(\RAM_USAVEL|ram~1143_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1144_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1144 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1913 (
// Equation(s):
// \RAM_USAVEL|ram~1913_combout  = (\RAM_USAVEL|ram~1771_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1913_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1913 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y12_N9
dffeas \RAM_USAVEL|ram~29 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~29 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1916 (
// Equation(s):
// \RAM_USAVEL|ram~1916_combout  = (\RAM_USAVEL|ram~1751_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1887_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1887_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1916_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1916 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y12_N1
dffeas \RAM_USAVEL|ram~541 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~541 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1914 (
// Equation(s):
// \RAM_USAVEL|ram~1914_combout  = (\RAM_USAVEL|ram~1751_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1889_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1889_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1914_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1914 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N21
dffeas \RAM_USAVEL|ram~525 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~525 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1915 (
// Equation(s):
// \RAM_USAVEL|ram~1915_combout  = (\RAM_USAVEL|ram~1771_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1889_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1889_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1915_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1915 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N31
dffeas \RAM_USAVEL|ram~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~13 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1145 (
// Equation(s):
// \RAM_USAVEL|ram~1145_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~525_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~13_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~525_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~13_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1145_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1145 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1146 (
// Equation(s):
// \RAM_USAVEL|ram~1146_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1145_combout  & ((\RAM_USAVEL|ram~541_q ))) # (!\RAM_USAVEL|ram~1145_combout  & (\RAM_USAVEL|ram~29_q )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~1145_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~29_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~541_q ),
	.datad(\RAM_USAVEL|ram~1145_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1146_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1146 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1147 (
// Equation(s):
// \RAM_USAVEL|ram~1147_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1144_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1146_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1144_combout ),
	.datad(\RAM_USAVEL|ram~1146_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1147_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1147 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1150 (
// Equation(s):
// \RAM_USAVEL|ram~1150_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1147_combout  & (\RAM_USAVEL|ram~1149_combout )) # (!\RAM_USAVEL|ram~1147_combout  & ((\RAM_USAVEL|ram~1142_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1147_combout ))))

	.dataa(\RAM_USAVEL|ram~1149_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1142_combout ),
	.datad(\RAM_USAVEL|ram~1147_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1150_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1150 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1151 (
// Equation(s):
// \RAM_USAVEL|ram~1151_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1140_combout )) # (!\CPU|ROM|memROM~44_combout  & 
// ((\RAM_USAVEL|ram~1150_combout )))))

	.dataa(\RAM_USAVEL|ram~1140_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1150_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1151_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1151 .lut_mask = 16'hE3E0;
defparam \RAM_USAVEL|ram~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1924 (
// Equation(s):
// \RAM_USAVEL|ram~1924_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1869_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1869_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1924_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1924 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N27
dffeas \RAM_USAVEL|ram~957 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~957 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1921 (
// Equation(s):
// \RAM_USAVEL|ram~1921_combout  = (\RAM_USAVEL|ram~1720_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\RAM_USAVEL|ram~1720_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1921_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1921 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N25
dffeas \RAM_USAVEL|ram~445 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~445 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1922 (
// Equation(s):
// \RAM_USAVEL|ram~1922_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1781_combout  & \RAM_USAVEL|ram~1871_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1781_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1871_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1922_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1922 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N29
dffeas \RAM_USAVEL|ram~941 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~941 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1923 (
// Equation(s):
// \RAM_USAVEL|ram~1923_combout  = (\RAM_USAVEL|ram~1871_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1720_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1720_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1923_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1923 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N23
dffeas \RAM_USAVEL|ram~429 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~429 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1152 (
// Equation(s):
// \RAM_USAVEL|ram~1152_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~941_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~429_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~941_q ),
	.datab(\RAM_USAVEL|ram~429_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1152_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1152 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1153 (
// Equation(s):
// \RAM_USAVEL|ram~1153_combout  = (\RAM_USAVEL|ram~1152_combout  & ((\RAM_USAVEL|ram~957_q ) # ((!\CPU|ROM|memROM~201_combout )))) # (!\RAM_USAVEL|ram~1152_combout  & (((\RAM_USAVEL|ram~445_q  & \CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~957_q ),
	.datab(\RAM_USAVEL|ram~445_q ),
	.datac(\RAM_USAVEL|ram~1152_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1153_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1153 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1936 (
// Equation(s):
// \RAM_USAVEL|ram~1936_combout  = (\RAM_USAVEL|ram~1796_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1936_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1936 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N9
dffeas \RAM_USAVEL|ram~1021 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1021 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1933 (
// Equation(s):
// \RAM_USAVEL|ram~1933_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1869_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1869_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1933_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1933 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N5
dffeas \RAM_USAVEL|ram~509 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~509 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1934 (
// Equation(s):
// \RAM_USAVEL|ram~1934_combout  = (\RAM_USAVEL|ram~1871_combout  & (\RAM_USAVEL|ram~1796_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1871_combout ),
	.datab(\RAM_USAVEL|ram~1796_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1934_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1934 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N3
dffeas \RAM_USAVEL|ram~1005 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1005 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1935 (
// Equation(s):
// \RAM_USAVEL|ram~1935_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1871_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1935_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1935 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N19
dffeas \RAM_USAVEL|ram~493 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~493 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1159 (
// Equation(s):
// \RAM_USAVEL|ram~1159_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1005_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~493_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1005_q ),
	.datac(\RAM_USAVEL|ram~493_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1159_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1159 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1160 (
// Equation(s):
// \RAM_USAVEL|ram~1160_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1159_combout  & (\RAM_USAVEL|ram~1021_q )) # (!\RAM_USAVEL|ram~1159_combout  & ((\RAM_USAVEL|ram~509_q ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1159_combout ))))

	.dataa(\RAM_USAVEL|ram~1021_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~509_q ),
	.datad(\RAM_USAVEL|ram~1159_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1160_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1160 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1929 (
// Equation(s):
// \RAM_USAVEL|ram~1929_combout  = (\RAM_USAVEL|ram~1766_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1929_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1929 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y13_N9
dffeas \RAM_USAVEL|ram~189 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~189 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~189 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1932 (
// Equation(s):
// \RAM_USAVEL|ram~1932_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1869_combout  & \RAM_USAVEL|ram~1746_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1869_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1746_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1932_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1932 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N15
dffeas \RAM_USAVEL|ram~701 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~701 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1930 (
// Equation(s):
// \RAM_USAVEL|ram~1930_combout  = (\RAM_USAVEL|ram~1871_combout  & (\RAM_USAVEL|ram~1746_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(\RAM_USAVEL|ram~1746_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1930_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1930 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N25
dffeas \RAM_USAVEL|ram~685 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~685 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1931 (
// Equation(s):
// \RAM_USAVEL|ram~1931_combout  = (\RAM_USAVEL|ram~1766_combout  & (\RAM_USAVEL|ram~1871_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1931_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1931 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N19
dffeas \RAM_USAVEL|ram~173 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~173 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~173 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1156 (
// Equation(s):
// \RAM_USAVEL|ram~1156_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~685_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~173_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~685_q ),
	.datac(\RAM_USAVEL|ram~173_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1156_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1156 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1157 (
// Equation(s):
// \RAM_USAVEL|ram~1157_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1156_combout  & ((\RAM_USAVEL|ram~701_q ))) # (!\RAM_USAVEL|ram~1156_combout  & (\RAM_USAVEL|ram~189_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1156_combout ))))

	.dataa(\RAM_USAVEL|ram~189_q ),
	.datab(\RAM_USAVEL|ram~701_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1156_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1157_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1157 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1925 (
// Equation(s):
// \RAM_USAVEL|ram~1925_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1776_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1776_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1925_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1925 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N29
dffeas \RAM_USAVEL|ram~253 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~253 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1928 (
// Equation(s):
// \RAM_USAVEL|ram~1928_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1756_combout  & \RAM_USAVEL|ram~1869_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1756_combout ),
	.datad(\RAM_USAVEL|ram~1869_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1928_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1928 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N29
dffeas \RAM_USAVEL|ram~765 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~765 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~765 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1926 (
// Equation(s):
// \RAM_USAVEL|ram~1926_combout  = (\RAM_USAVEL|ram~1871_combout  & (\RAM_USAVEL|ram~1756_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(\RAM_USAVEL|ram~1756_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1926_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1926 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N27
dffeas \RAM_USAVEL|ram~749 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~749 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1927 (
// Equation(s):
// \RAM_USAVEL|ram~1927_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1871_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1871_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1927_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1927 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N1
dffeas \RAM_USAVEL|ram~237 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~237 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1154 (
// Equation(s):
// \RAM_USAVEL|ram~1154_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~749_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~237_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~749_q ),
	.datac(\RAM_USAVEL|ram~237_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1154_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1154 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1155 (
// Equation(s):
// \RAM_USAVEL|ram~1155_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1154_combout  & ((\RAM_USAVEL|ram~765_q ))) # (!\RAM_USAVEL|ram~1154_combout  & (\RAM_USAVEL|ram~253_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1154_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~253_q ),
	.datac(\RAM_USAVEL|ram~765_q ),
	.datad(\RAM_USAVEL|ram~1154_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1155_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1155 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1158 (
// Equation(s):
// \RAM_USAVEL|ram~1158_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1155_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1157_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1157_combout ),
	.datad(\RAM_USAVEL|ram~1155_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1158_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1158 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1161 (
// Equation(s):
// \RAM_USAVEL|ram~1161_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1158_combout  & ((\RAM_USAVEL|ram~1160_combout ))) # (!\RAM_USAVEL|ram~1158_combout  & (\RAM_USAVEL|ram~1153_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1158_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1153_combout ),
	.datac(\RAM_USAVEL|ram~1160_combout ),
	.datad(\RAM_USAVEL|ram~1158_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1161_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1161 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1162 (
// Equation(s):
// \RAM_USAVEL|ram~1162_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1151_combout  & ((\RAM_USAVEL|ram~1161_combout ))) # (!\RAM_USAVEL|ram~1151_combout  & (\RAM_USAVEL|ram~1130_combout )))) # (!\CPU|ROM|memROM~38_combout  & 
// (((\RAM_USAVEL|ram~1151_combout ))))

	.dataa(\RAM_USAVEL|ram~1130_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~1151_combout ),
	.datad(\RAM_USAVEL|ram~1161_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1162_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1162 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1801 (
// Equation(s):
// \RAM_USAVEL|ram~1801_combout  = (!\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~38_combout  & (\CPU|ROM|memROM~95_combout  & \CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1801_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1801 .lut_mask = 16'h4000;
defparam \RAM_USAVEL|ram~1801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1853 (
// Equation(s):
// \RAM_USAVEL|ram~1853_combout  = (\RAM_USAVEL|ram~1801_combout  & (\RAM_USAVEL|ram~1776_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(\RAM_USAVEL|ram~1776_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1853_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1853 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y11_N7
dffeas \RAM_USAVEL|ram~257 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~257 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1856 (
// Equation(s):
// \RAM_USAVEL|ram~1856_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1801_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1801_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1856_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1856 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N23
dffeas \RAM_USAVEL|ram~513 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~513 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1803 (
// Equation(s):
// \RAM_USAVEL|ram~1803_combout  = (!\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~201_combout  & !\CPU|ROM|memROM~38_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1803_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1803 .lut_mask = 16'h0040;
defparam \RAM_USAVEL|ram~1803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1854 (
// Equation(s):
// \RAM_USAVEL|ram~1854_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1803_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1803_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1854_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1854 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N9
dffeas \RAM_USAVEL|ram~481 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~481 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1855 (
// Equation(s):
// \RAM_USAVEL|ram~1855_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1803_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1803_combout ),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1855_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1855 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N19
dffeas \RAM_USAVEL|ram~225 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~225 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1110 (
// Equation(s):
// \RAM_USAVEL|ram~1110_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~481_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~225_q )))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~481_q ),
	.datac(\RAM_USAVEL|ram~225_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1110_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1110 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1111 (
// Equation(s):
// \RAM_USAVEL|ram~1111_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1110_combout  & ((\RAM_USAVEL|ram~513_q ))) # (!\RAM_USAVEL|ram~1110_combout  & (\RAM_USAVEL|ram~257_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1110_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~257_q ),
	.datab(\RAM_USAVEL|ram~513_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1110_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1111_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1111 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1025feeder (
// Equation(s):
// \RAM_USAVEL|ram~1025feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1025feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1025feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1025feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1868 (
// Equation(s):
// \RAM_USAVEL|ram~1868_combout  = (\RAM_USAVEL|ram~1801_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1796_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1796_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1868_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1868 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N7
dffeas \RAM_USAVEL|ram~1025 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1025feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1025 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1025 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1865 (
// Equation(s):
// \RAM_USAVEL|ram~1865_combout  = (\RAM_USAVEL|ram~1801_combout  & (\RAM_USAVEL|ram~1756_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(\RAM_USAVEL|ram~1756_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1865_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1865 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N31
dffeas \RAM_USAVEL|ram~769 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1865_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~769 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1866 (
// Equation(s):
// \RAM_USAVEL|ram~1866_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1796_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1796_combout ),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1866_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1866 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N25
dffeas \RAM_USAVEL|ram~993 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~993 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1867 (
// Equation(s):
// \RAM_USAVEL|ram~1867_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1756_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1756_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1867_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1867 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y13_N27
dffeas \RAM_USAVEL|ram~737 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~737 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~737 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1117 (
// Equation(s):
// \RAM_USAVEL|ram~1117_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~993_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~737_q )))))

	.dataa(\RAM_USAVEL|ram~993_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~737_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1117_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1117 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1118 (
// Equation(s):
// \RAM_USAVEL|ram~1118_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1117_combout  & (\RAM_USAVEL|ram~1025_q )) # (!\RAM_USAVEL|ram~1117_combout  & ((\RAM_USAVEL|ram~769_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1117_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~1025_q ),
	.datab(\RAM_USAVEL|ram~769_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1117_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1118_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1118 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~129feeder (
// Equation(s):
// \RAM_USAVEL|ram~129feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~129feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1861 (
// Equation(s):
// \RAM_USAVEL|ram~1861_combout  = (\RAM_USAVEL|ram~1761_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1801_combout ))

	.dataa(\RAM_USAVEL|ram~1761_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1801_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1861_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1861 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N27
dffeas \RAM_USAVEL|ram~129 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~129 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1864 (
// Equation(s):
// \RAM_USAVEL|ram~1864_combout  = (\RAM_USAVEL|ram~1801_combout  & (\RAM_USAVEL|ram~1725_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1725_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1864_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1864 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N7
dffeas \RAM_USAVEL|ram~385 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~385 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1862 (
// Equation(s):
// \RAM_USAVEL|ram~1862_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1725_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1725_combout ),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1862_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1862 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y10_N29
dffeas \RAM_USAVEL|ram~353 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~353 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1863 (
// Equation(s):
// \RAM_USAVEL|ram~1863_combout  = (\RAM_USAVEL|ram~1803_combout  & (\RAM_USAVEL|ram~1761_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1803_combout ),
	.datac(\RAM_USAVEL|ram~1761_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1863_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1863 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N29
dffeas \RAM_USAVEL|ram~97 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~97 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1114 (
// Equation(s):
// \RAM_USAVEL|ram~1114_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~353_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~97_q )))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~353_q ),
	.datac(\RAM_USAVEL|ram~97_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1114_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1114 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1115 (
// Equation(s):
// \RAM_USAVEL|ram~1115_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1114_combout  & ((\RAM_USAVEL|ram~385_q ))) # (!\RAM_USAVEL|ram~1114_combout  & (\RAM_USAVEL|ram~129_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1114_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~129_q ),
	.datac(\RAM_USAVEL|ram~385_q ),
	.datad(\RAM_USAVEL|ram~1114_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1115_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1115 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~897feeder (
// Equation(s):
// \RAM_USAVEL|ram~897feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~897feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~897feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~897feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1860 (
// Equation(s):
// \RAM_USAVEL|ram~1860_combout  = (\RAM_USAVEL|ram~1786_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1801_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1801_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1860_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1860 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N15
dffeas \RAM_USAVEL|ram~897 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~897feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~897 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1857 (
// Equation(s):
// \RAM_USAVEL|ram~1857_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1801_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1801_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1857_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1857 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y11_N11
dffeas \RAM_USAVEL|ram~641 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~641 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~865feeder (
// Equation(s):
// \RAM_USAVEL|ram~865feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~865feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1858 (
// Equation(s):
// \RAM_USAVEL|ram~1858_combout  = (\RAM_USAVEL|ram~1803_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1786_combout ))

	.dataa(\RAM_USAVEL|ram~1803_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1786_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1858_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1858 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N13
dffeas \RAM_USAVEL|ram~865 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~865 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~865 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1859 (
// Equation(s):
// \RAM_USAVEL|ram~1859_combout  = (\RAM_USAVEL|ram~1741_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(\RAM_USAVEL|ram~1741_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1859_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1859 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y12_N1
dffeas \RAM_USAVEL|ram~609 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~609 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1112 (
// Equation(s):
// \RAM_USAVEL|ram~1112_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~865_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~609_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~865_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~609_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1112_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1112 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1113 (
// Equation(s):
// \RAM_USAVEL|ram~1113_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1112_combout  & (\RAM_USAVEL|ram~897_q )) # (!\RAM_USAVEL|ram~1112_combout  & ((\RAM_USAVEL|ram~641_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1112_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~897_q ),
	.datab(\RAM_USAVEL|ram~641_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1112_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1113_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1113 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1116 (
// Equation(s):
// \RAM_USAVEL|ram~1116_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~44_combout ) # ((\RAM_USAVEL|ram~1113_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1115_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1115_combout ),
	.datad(\RAM_USAVEL|ram~1113_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1116_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1116 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1119 (
// Equation(s):
// \RAM_USAVEL|ram~1119_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1116_combout  & ((\RAM_USAVEL|ram~1118_combout ))) # (!\RAM_USAVEL|ram~1116_combout  & (\RAM_USAVEL|ram~1111_combout )))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1116_combout ))))

	.dataa(\RAM_USAVEL|ram~1111_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1118_combout ),
	.datad(\RAM_USAVEL|ram~1116_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1119_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1119 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~449feeder (
// Equation(s):
// \RAM_USAVEL|ram~449feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~449feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1806 (
// Equation(s):
// \RAM_USAVEL|ram~1806_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1720_combout  & \RAM_USAVEL|ram~1801_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1720_combout ),
	.datad(\RAM_USAVEL|ram~1801_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1806_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1806 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N25
dffeas \RAM_USAVEL|ram~449 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~449 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1802 (
// Equation(s):
// \RAM_USAVEL|ram~1802_combout  = (\RAM_USAVEL|ram~1728_combout  & (\RAM_USAVEL|ram~1801_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1728_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1801_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1802_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1802 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N21
dffeas \RAM_USAVEL|ram~321 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~321 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~289feeder (
// Equation(s):
// \RAM_USAVEL|ram~289feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~289feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1805 (
// Equation(s):
// \RAM_USAVEL|ram~1805_combout  = (\RAM_USAVEL|ram~1728_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(\RAM_USAVEL|ram~1728_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1805_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1805 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N11
dffeas \RAM_USAVEL|ram~289 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~289 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~417feeder (
// Equation(s):
// \RAM_USAVEL|ram~417feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~417feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1804 (
// Equation(s):
// \RAM_USAVEL|ram~1804_combout  = (\RAM_USAVEL|ram~1720_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(\RAM_USAVEL|ram~1720_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1804_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1804 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N29
dffeas \RAM_USAVEL|ram~417 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~417 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1079 (
// Equation(s):
// \RAM_USAVEL|ram~1079_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~417_q ))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~289_q ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~289_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~417_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1079_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1079 .lut_mask = 16'hF4A4;
defparam \RAM_USAVEL|ram~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1080 (
// Equation(s):
// \RAM_USAVEL|ram~1080_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1079_combout  & (\RAM_USAVEL|ram~449_q )) # (!\RAM_USAVEL|ram~1079_combout  & ((\RAM_USAVEL|ram~321_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1079_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~449_q ),
	.datac(\RAM_USAVEL|ram~321_q ),
	.datad(\RAM_USAVEL|ram~1079_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1080_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1080 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1811 (
// Equation(s):
// \RAM_USAVEL|ram~1811_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1801_combout  & \RAM_USAVEL|ram~1771_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1801_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1771_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1811_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1811 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y11_N9
dffeas \RAM_USAVEL|ram~65 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~65 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1814 (
// Equation(s):
// \RAM_USAVEL|ram~1814_combout  = (\RAM_USAVEL|ram~1801_combout  & (\RAM_USAVEL|ram~1766_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(\RAM_USAVEL|ram~1766_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1814_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1814 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y11_N31
dffeas \RAM_USAVEL|ram~193 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~193 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1812 (
// Equation(s):
// \RAM_USAVEL|ram~1812_combout  = (\RAM_USAVEL|ram~1766_combout  & (\RAM_USAVEL|ram~1803_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1803_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1812_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1812 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N29
dffeas \RAM_USAVEL|ram~161 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~161 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1813 (
// Equation(s):
// \RAM_USAVEL|ram~1813_combout  = (\RAM_USAVEL|ram~1771_combout  & (\RAM_USAVEL|ram~1803_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1771_combout ),
	.datac(\RAM_USAVEL|ram~1803_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1813_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1813 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y14_N9
dffeas \RAM_USAVEL|ram~33 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~33 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1083 (
// Equation(s):
// \RAM_USAVEL|ram~1083_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~161_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~33_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~161_q ),
	.datac(\RAM_USAVEL|ram~33_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1083_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1083 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1084 (
// Equation(s):
// \RAM_USAVEL|ram~1084_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1083_combout  & ((\RAM_USAVEL|ram~193_q ))) # (!\RAM_USAVEL|ram~1083_combout  & (\RAM_USAVEL|ram~65_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1083_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~65_q ),
	.datac(\RAM_USAVEL|ram~193_q ),
	.datad(\RAM_USAVEL|ram~1083_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1084_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1084 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~577feeder (
// Equation(s):
// \RAM_USAVEL|ram~577feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~577feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~577feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~577feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1807 (
// Equation(s):
// \RAM_USAVEL|ram~1807_combout  = (\RAM_USAVEL|ram~1751_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1801_combout ))

	.dataa(\RAM_USAVEL|ram~1751_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1801_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1807_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1807 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N13
dffeas \RAM_USAVEL|ram~577 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~577feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~577 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1810 (
// Equation(s):
// \RAM_USAVEL|ram~1810_combout  = (\RAM_USAVEL|ram~1801_combout  & (\RAM_USAVEL|ram~1746_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(\RAM_USAVEL|ram~1746_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1810_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1810 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y11_N21
dffeas \RAM_USAVEL|ram~705 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~705 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~705 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1808 (
// Equation(s):
// \RAM_USAVEL|ram~1808_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1746_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1746_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1808_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1808 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N23
dffeas \RAM_USAVEL|ram~673 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~673 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1809 (
// Equation(s):
// \RAM_USAVEL|ram~1809_combout  = (\RAM_USAVEL|ram~1751_combout  & (\RAM_USAVEL|ram~1803_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1751_combout ),
	.datab(\RAM_USAVEL|ram~1803_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1809_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1809 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N17
dffeas \RAM_USAVEL|ram~545 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~545 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1081 (
// Equation(s):
// \RAM_USAVEL|ram~1081_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~673_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~545_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~673_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~545_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1081_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1081 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1082 (
// Equation(s):
// \RAM_USAVEL|ram~1082_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1081_combout  & ((\RAM_USAVEL|ram~705_q ))) # (!\RAM_USAVEL|ram~1081_combout  & (\RAM_USAVEL|ram~577_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1081_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~577_q ),
	.datac(\RAM_USAVEL|ram~705_q ),
	.datad(\RAM_USAVEL|ram~1081_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1082_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1082 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1085 (
// Equation(s):
// \RAM_USAVEL|ram~1085_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1082_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1084_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1084_combout ),
	.datad(\RAM_USAVEL|ram~1082_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1085_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1085 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1818 (
// Equation(s):
// \RAM_USAVEL|ram~1818_combout  = (\RAM_USAVEL|ram~1801_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\RAM_USAVEL|ram~1801_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1818_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1818 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y10_N9
dffeas \RAM_USAVEL|ram~961 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~961 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1815 (
// Equation(s):
// \RAM_USAVEL|ram~1815_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1801_combout  & \RAM_USAVEL|ram~1791_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1801_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1791_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1815_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1815 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N21
dffeas \RAM_USAVEL|ram~833 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~833 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~833 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1816 (
// Equation(s):
// \RAM_USAVEL|ram~1816_combout  = (\RAM_USAVEL|ram~1781_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1803_combout ))

	.dataa(\RAM_USAVEL|ram~1781_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1803_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1816_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1816 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N9
dffeas \RAM_USAVEL|ram~929 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~929 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1817 (
// Equation(s):
// \RAM_USAVEL|ram~1817_combout  = (\RAM_USAVEL|ram~1791_combout  & (\RAM_USAVEL|ram~1803_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1791_combout ),
	.datab(\RAM_USAVEL|ram~1803_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1817_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1817 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N25
dffeas \RAM_USAVEL|ram~801 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~801 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~801 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1086 (
// Equation(s):
// \RAM_USAVEL|ram~1086_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~929_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~801_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~929_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~801_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1086_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1086 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1087 (
// Equation(s):
// \RAM_USAVEL|ram~1087_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1086_combout  & (\RAM_USAVEL|ram~961_q )) # (!\RAM_USAVEL|ram~1086_combout  & ((\RAM_USAVEL|ram~833_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1086_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~961_q ),
	.datab(\RAM_USAVEL|ram~833_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1086_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1087_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1087 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1088 (
// Equation(s):
// \RAM_USAVEL|ram~1088_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1085_combout  & ((\RAM_USAVEL|ram~1087_combout ))) # (!\RAM_USAVEL|ram~1085_combout  & (\RAM_USAVEL|ram~1080_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1085_combout ))))

	.dataa(\RAM_USAVEL|ram~1080_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1085_combout ),
	.datad(\RAM_USAVEL|ram~1087_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1088_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1088 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1819 (
// Equation(s):
// \RAM_USAVEL|ram~1819_combout  = (!\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~38_combout  & (\CPU|ROM|memROM~95_combout  & !\CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1819_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1819 .lut_mask = 16'h0040;
defparam \RAM_USAVEL|ram~1819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1837 (
// Equation(s):
// \RAM_USAVEL|ram~1837_combout  = (\RAM_USAVEL|ram~1819_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1728_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1728_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1837_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1837 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y13_N5
dffeas \RAM_USAVEL|ram~305 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~305 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1840 (
// Equation(s):
// \RAM_USAVEL|ram~1840_combout  = (\RAM_USAVEL|ram~1720_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1819_combout ))

	.dataa(\RAM_USAVEL|ram~1720_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1819_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1840_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1840 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N3
dffeas \RAM_USAVEL|ram~433 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~433 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1821 (
// Equation(s):
// \RAM_USAVEL|ram~1821_combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~38_combout  & (\CPU|ROM|memROM~95_combout  & !\CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1821_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1821 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1839 (
// Equation(s):
// \RAM_USAVEL|ram~1839_combout  = (\RAM_USAVEL|ram~1728_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1821_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1728_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1821_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1839_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1839 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N17
dffeas \RAM_USAVEL|ram~273 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~273 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1838 (
// Equation(s):
// \RAM_USAVEL|ram~1838_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1821_combout  & \RAM_USAVEL|ram~1720_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1821_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1720_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1838_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1838 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y11_N9
dffeas \RAM_USAVEL|ram~401 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~401 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1099 (
// Equation(s):
// \RAM_USAVEL|ram~1099_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~38_combout ) # (\RAM_USAVEL|ram~401_q )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~273_q  & (!\CPU|ROM|memROM~38_combout )))

	.dataa(\RAM_USAVEL|ram~273_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~401_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1099_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1099 .lut_mask = 16'hCEC2;
defparam \RAM_USAVEL|ram~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1100 (
// Equation(s):
// \RAM_USAVEL|ram~1100_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1099_combout  & ((\RAM_USAVEL|ram~433_q ))) # (!\RAM_USAVEL|ram~1099_combout  & (\RAM_USAVEL|ram~305_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1099_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~305_q ),
	.datab(\RAM_USAVEL|ram~433_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1099_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1100_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1100 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~817feeder (
// Equation(s):
// \RAM_USAVEL|ram~817feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~817feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1849 (
// Equation(s):
// \RAM_USAVEL|ram~1849_combout  = (\RAM_USAVEL|ram~1791_combout  & (\RAM_USAVEL|ram~1819_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1791_combout ),
	.datab(\RAM_USAVEL|ram~1819_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1849_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1849 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N29
dffeas \RAM_USAVEL|ram~817 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~817 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1852 (
// Equation(s):
// \RAM_USAVEL|ram~1852_combout  = (\RAM_USAVEL|ram~1819_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1852_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1852 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N15
dffeas \RAM_USAVEL|ram~945 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~945 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1850 (
// Equation(s):
// \RAM_USAVEL|ram~1850_combout  = (\RAM_USAVEL|ram~1781_combout  & (\RAM_USAVEL|ram~1821_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1781_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1821_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1850_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1850 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N29
dffeas \RAM_USAVEL|ram~913 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~913 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1851 (
// Equation(s):
// \RAM_USAVEL|ram~1851_combout  = (\RAM_USAVEL|ram~1821_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1791_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1791_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1851_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1851 .lut_mask = 16'h8080;
defparam \RAM_USAVEL|ram~1851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N17
dffeas \RAM_USAVEL|ram~785 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~785 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1106 (
// Equation(s):
// \RAM_USAVEL|ram~1106_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~913_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~785_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~913_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~785_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1106_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1106 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1107 (
// Equation(s):
// \RAM_USAVEL|ram~1107_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1106_combout  & ((\RAM_USAVEL|ram~945_q ))) # (!\RAM_USAVEL|ram~1106_combout  & (\RAM_USAVEL|ram~817_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1106_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~817_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~945_q ),
	.datad(\RAM_USAVEL|ram~1106_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1107_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1107 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1841 (
// Equation(s):
// \RAM_USAVEL|ram~1841_combout  = (\RAM_USAVEL|ram~1751_combout  & (\RAM_USAVEL|ram~1819_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(\RAM_USAVEL|ram~1819_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1841_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1841 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N5
dffeas \RAM_USAVEL|ram~561 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~561 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1844 (
// Equation(s):
// \RAM_USAVEL|ram~1844_combout  = (\RAM_USAVEL|ram~1819_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1746_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1746_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1844_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1844 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N21
dffeas \RAM_USAVEL|ram~689 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~689 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1842 (
// Equation(s):
// \RAM_USAVEL|ram~1842_combout  = (\RAM_USAVEL|ram~1821_combout  & (\RAM_USAVEL|ram~1746_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1821_combout ),
	.datac(\RAM_USAVEL|ram~1746_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1842_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1842 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N5
dffeas \RAM_USAVEL|ram~657 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~657 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1843 (
// Equation(s):
// \RAM_USAVEL|ram~1843_combout  = (\RAM_USAVEL|ram~1751_combout  & (\RAM_USAVEL|ram~1821_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1751_combout ),
	.datab(\RAM_USAVEL|ram~1821_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1843_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1843 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y14_N9
dffeas \RAM_USAVEL|ram~529 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~529 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1101 (
// Equation(s):
// \RAM_USAVEL|ram~1101_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~657_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~529_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~657_q ),
	.datac(\RAM_USAVEL|ram~529_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1101_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1101 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1102 (
// Equation(s):
// \RAM_USAVEL|ram~1102_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1101_combout  & ((\RAM_USAVEL|ram~689_q ))) # (!\RAM_USAVEL|ram~1101_combout  & (\RAM_USAVEL|ram~561_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1101_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~561_q ),
	.datac(\RAM_USAVEL|ram~689_q ),
	.datad(\RAM_USAVEL|ram~1101_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1102_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1102 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1845 (
// Equation(s):
// \RAM_USAVEL|ram~1845_combout  = (\RAM_USAVEL|ram~1771_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1819_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1819_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1845_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1845 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N17
dffeas \RAM_USAVEL|ram~49 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~49 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1848 (
// Equation(s):
// \RAM_USAVEL|ram~1848_combout  = (\RAM_USAVEL|ram~1819_combout  & (\RAM_USAVEL|ram~1766_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\RAM_USAVEL|ram~1766_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1848_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1848 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N25
dffeas \RAM_USAVEL|ram~177 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~177 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1847 (
// Equation(s):
// \RAM_USAVEL|ram~1847_combout  = (\RAM_USAVEL|ram~1821_combout  & (\RAM_USAVEL|ram~1771_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(\RAM_USAVEL|ram~1771_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1847_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1847 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y11_N25
dffeas \RAM_USAVEL|ram~17 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~17 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1846 (
// Equation(s):
// \RAM_USAVEL|ram~1846_combout  = (\RAM_USAVEL|ram~1766_combout  & (\RAM_USAVEL|ram~1821_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1766_combout ),
	.datac(\RAM_USAVEL|ram~1821_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1846_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1846 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y10_N13
dffeas \RAM_USAVEL|ram~145 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~145 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1103 (
// Equation(s):
// \RAM_USAVEL|ram~1103_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~38_combout ) # (\RAM_USAVEL|ram~145_q )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~17_q  & (!\CPU|ROM|memROM~38_combout )))

	.dataa(\RAM_USAVEL|ram~17_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~145_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1103_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1103 .lut_mask = 16'hCEC2;
defparam \RAM_USAVEL|ram~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1104 (
// Equation(s):
// \RAM_USAVEL|ram~1104_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1103_combout  & ((\RAM_USAVEL|ram~177_q ))) # (!\RAM_USAVEL|ram~1103_combout  & (\RAM_USAVEL|ram~49_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1103_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~49_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~177_q ),
	.datad(\RAM_USAVEL|ram~1103_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1104_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1104 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1105 (
// Equation(s):
// \RAM_USAVEL|ram~1105_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~65_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1102_combout )) # (!\CPU|ROM|memROM~65_combout  & 
// ((\RAM_USAVEL|ram~1104_combout )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1102_combout ),
	.datad(\RAM_USAVEL|ram~1104_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1105_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1105 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1108 (
// Equation(s):
// \RAM_USAVEL|ram~1108_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1105_combout  & ((\RAM_USAVEL|ram~1107_combout ))) # (!\RAM_USAVEL|ram~1105_combout  & (\RAM_USAVEL|ram~1100_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1105_combout ))))

	.dataa(\RAM_USAVEL|ram~1100_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1107_combout ),
	.datad(\RAM_USAVEL|ram~1105_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1108_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1108 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~369feeder (
// Equation(s):
// \RAM_USAVEL|ram~369feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~369feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~369feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~369feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1820 (
// Equation(s):
// \RAM_USAVEL|ram~1820_combout  = (\RAM_USAVEL|ram~1725_combout  & (\RAM_USAVEL|ram~1819_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1725_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1819_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1820_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1820 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N21
dffeas \RAM_USAVEL|ram~369 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~369 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1824 (
// Equation(s):
// \RAM_USAVEL|ram~1824_combout  = (\RAM_USAVEL|ram~1819_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1717_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1717_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1824_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1824 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N21
dffeas \RAM_USAVEL|ram~497 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~497 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1822 (
// Equation(s):
// \RAM_USAVEL|ram~1822_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1717_combout  & \RAM_USAVEL|ram~1821_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1717_combout ),
	.datad(\RAM_USAVEL|ram~1821_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1822_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1822 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N17
dffeas \RAM_USAVEL|ram~465 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~465 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~465 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1823 (
// Equation(s):
// \RAM_USAVEL|ram~1823_combout  = (\RAM_USAVEL|ram~1821_combout  & (\RAM_USAVEL|ram~1725_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1725_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1823_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1823 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N27
dffeas \RAM_USAVEL|ram~337 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~337 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1089 (
// Equation(s):
// \RAM_USAVEL|ram~1089_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~465_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~337_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~465_q ),
	.datac(\RAM_USAVEL|ram~337_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1089_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1089 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1090 (
// Equation(s):
// \RAM_USAVEL|ram~1090_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1089_combout  & ((\RAM_USAVEL|ram~497_q ))) # (!\RAM_USAVEL|ram~1089_combout  & (\RAM_USAVEL|ram~369_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1089_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~369_q ),
	.datac(\RAM_USAVEL|ram~497_q ),
	.datad(\RAM_USAVEL|ram~1089_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1090_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1090 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~881feeder (
// Equation(s):
// \RAM_USAVEL|ram~881feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~881feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1833 (
// Equation(s):
// \RAM_USAVEL|ram~1833_combout  = (\RAM_USAVEL|ram~1786_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1819_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1819_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1833_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1833 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N19
dffeas \RAM_USAVEL|ram~881 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~881 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1836 (
// Equation(s):
// \RAM_USAVEL|ram~1836_combout  = (\RAM_USAVEL|ram~1819_combout  & (\RAM_USAVEL|ram~1796_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\RAM_USAVEL|ram~1796_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1836_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1836 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N29
dffeas \RAM_USAVEL|ram~1009 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1009 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1834 (
// Equation(s):
// \RAM_USAVEL|ram~1834_combout  = (\RAM_USAVEL|ram~1821_combout  & (\RAM_USAVEL|ram~1796_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(\RAM_USAVEL|ram~1796_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1834_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1834 .lut_mask = 16'h8080;
defparam \RAM_USAVEL|ram~1834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N13
dffeas \RAM_USAVEL|ram~977 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~977 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1835 (
// Equation(s):
// \RAM_USAVEL|ram~1835_combout  = (\RAM_USAVEL|ram~1821_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1786_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1786_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1835_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1835 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N11
dffeas \RAM_USAVEL|ram~849 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~849 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1096 (
// Equation(s):
// \RAM_USAVEL|ram~1096_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~977_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~849_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~977_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~849_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1096_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1096 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1097 (
// Equation(s):
// \RAM_USAVEL|ram~1097_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1096_combout  & ((\RAM_USAVEL|ram~1009_q ))) # (!\RAM_USAVEL|ram~1096_combout  & (\RAM_USAVEL|ram~881_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1096_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~881_q ),
	.datac(\RAM_USAVEL|ram~1009_q ),
	.datad(\RAM_USAVEL|ram~1096_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1097_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1097 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1828 (
// Equation(s):
// \RAM_USAVEL|ram~1828_combout  = (\RAM_USAVEL|ram~1819_combout  & (\RAM_USAVEL|ram~1756_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1819_combout ),
	.datac(\RAM_USAVEL|ram~1756_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1828_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1828 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N23
dffeas \RAM_USAVEL|ram~753 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~753 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~625feeder (
// Equation(s):
// \RAM_USAVEL|ram~625feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~625feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~625feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~625feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1825 (
// Equation(s):
// \RAM_USAVEL|ram~1825_combout  = (\RAM_USAVEL|ram~1819_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1825_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1825 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N5
dffeas \RAM_USAVEL|ram~625 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~625feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~625 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~721feeder (
// Equation(s):
// \RAM_USAVEL|ram~721feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~721feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~721feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~721feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1826 (
// Equation(s):
// \RAM_USAVEL|ram~1826_combout  = (\RAM_USAVEL|ram~1821_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1756_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1756_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1826_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1826 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N9
dffeas \RAM_USAVEL|ram~721 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~721 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1827 (
// Equation(s):
// \RAM_USAVEL|ram~1827_combout  = (\RAM_USAVEL|ram~1821_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\RAM_USAVEL|ram~1821_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1827_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1827 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N1
dffeas \RAM_USAVEL|ram~593 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~593 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1091 (
// Equation(s):
// \RAM_USAVEL|ram~1091_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~721_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~593_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~721_q ),
	.datab(\RAM_USAVEL|ram~593_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1091_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1091 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1092 (
// Equation(s):
// \RAM_USAVEL|ram~1092_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1091_combout  & (\RAM_USAVEL|ram~753_q )) # (!\RAM_USAVEL|ram~1091_combout  & ((\RAM_USAVEL|ram~625_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1091_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~753_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~625_q ),
	.datad(\RAM_USAVEL|ram~1091_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1092_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1092 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1829 (
// Equation(s):
// \RAM_USAVEL|ram~1829_combout  = (\RAM_USAVEL|ram~1819_combout  & (\RAM_USAVEL|ram~1761_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\RAM_USAVEL|ram~1761_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1829_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1829 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N5
dffeas \RAM_USAVEL|ram~113 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~113 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1832 (
// Equation(s):
// \RAM_USAVEL|ram~1832_combout  = (\RAM_USAVEL|ram~1819_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\RAM_USAVEL|ram~1819_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1832_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1832 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N11
dffeas \RAM_USAVEL|ram~241 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~241 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~209feeder (
// Equation(s):
// \RAM_USAVEL|ram~209feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~209feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1830 (
// Equation(s):
// \RAM_USAVEL|ram~1830_combout  = (\RAM_USAVEL|ram~1776_combout  & (\RAM_USAVEL|ram~1821_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1776_combout ),
	.datac(\RAM_USAVEL|ram~1821_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1830_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1830 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y11_N29
dffeas \RAM_USAVEL|ram~209 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~209 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1831 (
// Equation(s):
// \RAM_USAVEL|ram~1831_combout  = (\RAM_USAVEL|ram~1761_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1821_combout ))

	.dataa(\RAM_USAVEL|ram~1761_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1821_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1831_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1831 .lut_mask = 16'h8080;
defparam \RAM_USAVEL|ram~1831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N1
dffeas \RAM_USAVEL|ram~81 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~81 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1093 (
// Equation(s):
// \RAM_USAVEL|ram~1093_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~209_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~81_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~209_q ),
	.datac(\RAM_USAVEL|ram~81_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1093_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1093 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1094 (
// Equation(s):
// \RAM_USAVEL|ram~1094_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1093_combout  & ((\RAM_USAVEL|ram~241_q ))) # (!\RAM_USAVEL|ram~1093_combout  & (\RAM_USAVEL|ram~113_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1093_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~113_q ),
	.datac(\RAM_USAVEL|ram~241_q ),
	.datad(\RAM_USAVEL|ram~1093_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1094_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1094 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1095 (
// Equation(s):
// \RAM_USAVEL|ram~1095_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1092_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1094_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1092_combout ),
	.datad(\RAM_USAVEL|ram~1094_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1095_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1095 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1098 (
// Equation(s):
// \RAM_USAVEL|ram~1098_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1095_combout  & ((\RAM_USAVEL|ram~1097_combout ))) # (!\RAM_USAVEL|ram~1095_combout  & (\RAM_USAVEL|ram~1090_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1095_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1090_combout ),
	.datac(\RAM_USAVEL|ram~1097_combout ),
	.datad(\RAM_USAVEL|ram~1095_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1098_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1098 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1109 (
// Equation(s):
// \RAM_USAVEL|ram~1109_combout  = (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1098_combout ))) # (!\CPU|ROM|memROM~24_combout  & 
// (\RAM_USAVEL|ram~1108_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1108_combout ),
	.datad(\RAM_USAVEL|ram~1098_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1109_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1109 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1120 (
// Equation(s):
// \RAM_USAVEL|ram~1120_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1109_combout  & (\RAM_USAVEL|ram~1119_combout )) # (!\RAM_USAVEL|ram~1109_combout  & ((\RAM_USAVEL|ram~1088_combout ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1109_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~1119_combout ),
	.datac(\RAM_USAVEL|ram~1088_combout ),
	.datad(\RAM_USAVEL|ram~1109_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1120_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1120 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1163 (
// Equation(s):
// \RAM_USAVEL|ram~1163_combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~95_combout )) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1120_combout ))) # (!\CPU|ROM|memROM~95_combout  & 
// (\RAM_USAVEL|ram~1162_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1162_combout ),
	.datad(\RAM_USAVEL|ram~1120_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1163_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1163 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1726 (
// Equation(s):
// \RAM_USAVEL|ram~1726_combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~38_combout  & !\CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1726_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1726 .lut_mask = 16'h0008;
defparam \RAM_USAVEL|ram~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1737 (
// Equation(s):
// \RAM_USAVEL|ram~1737_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1726_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1726_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1737_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1737 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N5
dffeas \RAM_USAVEL|ram~485 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~485 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1729 (
// Equation(s):
// \RAM_USAVEL|ram~1729_combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout  & !\CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1729_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1729 .lut_mask = 16'h0080;
defparam \RAM_USAVEL|ram~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1740 (
// Equation(s):
// \RAM_USAVEL|ram~1740_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1717_combout  & \RAM_USAVEL|ram~1729_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1717_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1729_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1740_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1740 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y12_N5
dffeas \RAM_USAVEL|ram~517 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~517 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1738 (
// Equation(s):
// \RAM_USAVEL|ram~1738_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1729_combout  & \RAM_USAVEL|ram~1720_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1729_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1720_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1738_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1738 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N31
dffeas \RAM_USAVEL|ram~453 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~453 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1739 (
// Equation(s):
// \RAM_USAVEL|ram~1739_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1726_combout  & \RAM_USAVEL|ram~1720_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1726_combout ),
	.datad(\RAM_USAVEL|ram~1720_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1739_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1739 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y12_N1
dffeas \RAM_USAVEL|ram~421 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~421 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1044 (
// Equation(s):
// \RAM_USAVEL|ram~1044_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~453_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~421_q )))))

	.dataa(\RAM_USAVEL|ram~453_q ),
	.datab(\RAM_USAVEL|ram~421_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1044_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1044 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1045 (
// Equation(s):
// \RAM_USAVEL|ram~1045_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1044_combout  & ((\RAM_USAVEL|ram~517_q ))) # (!\RAM_USAVEL|ram~1044_combout  & (\RAM_USAVEL|ram~485_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1044_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~485_q ),
	.datac(\RAM_USAVEL|ram~517_q ),
	.datad(\RAM_USAVEL|ram~1044_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1045_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1045 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1718 (
// Equation(s):
// \RAM_USAVEL|ram~1718_combout  = (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~38_combout  & (\CPU|ROM|memROM~81_combout  & !\CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1718_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1718 .lut_mask = 16'h0010;
defparam \RAM_USAVEL|ram~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1733 (
// Equation(s):
// \RAM_USAVEL|ram~1733_combout  = (\RAM_USAVEL|ram~1725_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(\RAM_USAVEL|ram~1725_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1733_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1733 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N13
dffeas \RAM_USAVEL|ram~341 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~341 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1721 (
// Equation(s):
// \RAM_USAVEL|ram~1721_combout  = (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~81_combout  & \CPU|ROM|memROM~38_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1721_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1721 .lut_mask = 16'h1000;
defparam \RAM_USAVEL|ram~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1736 (
// Equation(s):
// \RAM_USAVEL|ram~1736_combout  = (\RAM_USAVEL|ram~1725_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(\RAM_USAVEL|ram~1725_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1736_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1736 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N23
dffeas \RAM_USAVEL|ram~373 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~373 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~309feeder (
// Equation(s):
// \RAM_USAVEL|ram~309feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~309feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1734 (
// Equation(s):
// \RAM_USAVEL|ram~1734_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1728_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1728_combout ),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1734_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1734 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N13
dffeas \RAM_USAVEL|ram~309 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~309 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1735 (
// Equation(s):
// \RAM_USAVEL|ram~1735_combout  = (\RAM_USAVEL|ram~1728_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(\RAM_USAVEL|ram~1728_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1735_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1735 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N3
dffeas \RAM_USAVEL|ram~277 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~277 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1041 (
// Equation(s):
// \RAM_USAVEL|ram~1041_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~309_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~277_q )))))

	.dataa(\RAM_USAVEL|ram~309_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~277_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1041_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1041 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1042 (
// Equation(s):
// \RAM_USAVEL|ram~1042_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1041_combout  & ((\RAM_USAVEL|ram~373_q ))) # (!\RAM_USAVEL|ram~1041_combout  & (\RAM_USAVEL|ram~341_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1041_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~341_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~373_q ),
	.datad(\RAM_USAVEL|ram~1041_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1042_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1042 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1727 (
// Equation(s):
// \RAM_USAVEL|ram~1727_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1725_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1725_combout ),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1727_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1727 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y10_N21
dffeas \RAM_USAVEL|ram~357 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~357 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1732 (
// Equation(s):
// \RAM_USAVEL|ram~1732_combout  = (\RAM_USAVEL|ram~1725_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1729_combout ))

	.dataa(\RAM_USAVEL|ram~1725_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1729_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1732_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1732 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y12_N29
dffeas \RAM_USAVEL|ram~389 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~389 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~325feeder (
// Equation(s):
// \RAM_USAVEL|ram~325feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~325feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1730 (
// Equation(s):
// \RAM_USAVEL|ram~1730_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1729_combout  & \RAM_USAVEL|ram~1728_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1729_combout ),
	.datac(\RAM_USAVEL|ram~1728_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1730_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1730 .lut_mask = 16'h8080;
defparam \RAM_USAVEL|ram~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N17
dffeas \RAM_USAVEL|ram~325 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~325 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1731 (
// Equation(s):
// \RAM_USAVEL|ram~1731_combout  = (\RAM_USAVEL|ram~1728_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\RAM_USAVEL|ram~1728_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1731_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1731 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y12_N9
dffeas \RAM_USAVEL|ram~293 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~293 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1039 (
// Equation(s):
// \RAM_USAVEL|ram~1039_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~325_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~293_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~325_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~293_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1039_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1039 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1040 (
// Equation(s):
// \RAM_USAVEL|ram~1040_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1039_combout  & ((\RAM_USAVEL|ram~389_q ))) # (!\RAM_USAVEL|ram~1039_combout  & (\RAM_USAVEL|ram~357_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1039_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~357_q ),
	.datac(\RAM_USAVEL|ram~389_q ),
	.datad(\RAM_USAVEL|ram~1039_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1040_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1040 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1043 (
// Equation(s):
// \RAM_USAVEL|ram~1043_combout  = (\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~201_combout )) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1040_combout ))) # (!\CPU|ROM|memROM~201_combout  & 
// (\RAM_USAVEL|ram~1042_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1042_combout ),
	.datad(\RAM_USAVEL|ram~1040_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1043_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1043 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1724 (
// Equation(s):
// \RAM_USAVEL|ram~1724_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1721_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1721_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1724_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1724 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N25
dffeas \RAM_USAVEL|ram~501 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~501 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1719 (
// Equation(s):
// \RAM_USAVEL|ram~1719_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1717_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1717_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1719_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1719 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y9_N13
dffeas \RAM_USAVEL|ram~469 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~469 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1722 (
// Equation(s):
// \RAM_USAVEL|ram~1722_combout  = (\RAM_USAVEL|ram~1721_combout  & (\RAM_USAVEL|ram~1720_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1721_combout ),
	.datab(\RAM_USAVEL|ram~1720_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1722_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1722 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y10_N5
dffeas \RAM_USAVEL|ram~437 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~437 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1723 (
// Equation(s):
// \RAM_USAVEL|ram~1723_combout  = (\RAM_USAVEL|ram~1718_combout  & (\RAM_USAVEL|ram~1720_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1718_combout ),
	.datab(\RAM_USAVEL|ram~1720_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1723_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1723 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N17
dffeas \RAM_USAVEL|ram~405 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~405 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1037 (
// Equation(s):
// \RAM_USAVEL|ram~1037_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~437_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~405_q )))))

	.dataa(\RAM_USAVEL|ram~437_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~405_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1037_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1037 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1038 (
// Equation(s):
// \RAM_USAVEL|ram~1038_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1037_combout  & (\RAM_USAVEL|ram~501_q )) # (!\RAM_USAVEL|ram~1037_combout  & ((\RAM_USAVEL|ram~469_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1037_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~501_q ),
	.datac(\RAM_USAVEL|ram~469_q ),
	.datad(\RAM_USAVEL|ram~1037_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1038_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1038 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1046 (
// Equation(s):
// \RAM_USAVEL|ram~1046_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1043_combout  & (\RAM_USAVEL|ram~1045_combout )) # (!\RAM_USAVEL|ram~1043_combout  & ((\RAM_USAVEL|ram~1038_combout ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1043_combout ))))

	.dataa(\RAM_USAVEL|ram~1045_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1043_combout ),
	.datad(\RAM_USAVEL|ram~1038_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1046_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1046 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1782 (
// Equation(s):
// \RAM_USAVEL|ram~1782_combout  = (\RAM_USAVEL|ram~1781_combout  & (\RAM_USAVEL|ram~1726_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1781_combout ),
	.datab(\RAM_USAVEL|ram~1726_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1782_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1782 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N29
dffeas \RAM_USAVEL|ram~933 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~933 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1785 (
// Equation(s):
// \RAM_USAVEL|ram~1785_combout  = (\RAM_USAVEL|ram~1729_combout  & (\RAM_USAVEL|ram~1781_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1729_combout ),
	.datab(\RAM_USAVEL|ram~1781_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1785_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1785 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N27
dffeas \RAM_USAVEL|ram~965 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~965 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~949feeder (
// Equation(s):
// \RAM_USAVEL|ram~949feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~949feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1783 (
// Equation(s):
// \RAM_USAVEL|ram~1783_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1721_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1721_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1783_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1783 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N29
dffeas \RAM_USAVEL|ram~949 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~949 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1784 (
// Equation(s):
// \RAM_USAVEL|ram~1784_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1718_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1718_combout ),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1784_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1784 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N13
dffeas \RAM_USAVEL|ram~917 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~917 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1068 (
// Equation(s):
// \RAM_USAVEL|ram~1068_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~949_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~917_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~949_q ),
	.datac(\RAM_USAVEL|ram~917_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1068_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1068 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1069 (
// Equation(s):
// \RAM_USAVEL|ram~1069_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1068_combout  & ((\RAM_USAVEL|ram~965_q ))) # (!\RAM_USAVEL|ram~1068_combout  & (\RAM_USAVEL|ram~933_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1068_combout ))))

	.dataa(\RAM_USAVEL|ram~933_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~965_q ),
	.datad(\RAM_USAVEL|ram~1068_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1069_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1069 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1797 (
// Equation(s):
// \RAM_USAVEL|ram~1797_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1721_combout  & \RAM_USAVEL|ram~1796_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1721_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1796_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1797_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1797 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N5
dffeas \RAM_USAVEL|ram~1013 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1013 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1800 (
// Equation(s):
// \RAM_USAVEL|ram~1800_combout  = (\RAM_USAVEL|ram~1796_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1729_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1729_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1800_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1800 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N15
dffeas \RAM_USAVEL|ram~1029 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1029 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1029 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1798 (
// Equation(s):
// \RAM_USAVEL|ram~1798_combout  = (\RAM_USAVEL|ram~1796_combout  & (\RAM_USAVEL|ram~1726_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\RAM_USAVEL|ram~1726_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1798_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1798 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N19
dffeas \RAM_USAVEL|ram~997 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~997 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~981feeder (
// Equation(s):
// \RAM_USAVEL|ram~981feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~981feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~981feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~981feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1799 (
// Equation(s):
// \RAM_USAVEL|ram~1799_combout  = (\RAM_USAVEL|ram~1718_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1796_combout ))

	.dataa(\RAM_USAVEL|ram~1718_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1796_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1799_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1799 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N23
dffeas \RAM_USAVEL|ram~981 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~981 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1075 (
// Equation(s):
// \RAM_USAVEL|ram~1075_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~997_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~981_q 
// )))))

	.dataa(\RAM_USAVEL|ram~997_q ),
	.datab(\RAM_USAVEL|ram~981_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1075_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1075 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1076 (
// Equation(s):
// \RAM_USAVEL|ram~1076_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1075_combout  & ((\RAM_USAVEL|ram~1029_q ))) # (!\RAM_USAVEL|ram~1075_combout  & (\RAM_USAVEL|ram~1013_q )))) # (!\CPU|ROM|memROM~38_combout  & 
// (((\RAM_USAVEL|ram~1075_combout ))))

	.dataa(\RAM_USAVEL|ram~1013_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~1029_q ),
	.datad(\RAM_USAVEL|ram~1075_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1076_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1076 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1787 (
// Equation(s):
// \RAM_USAVEL|ram~1787_combout  = (\RAM_USAVEL|ram~1786_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1787_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1787 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N9
dffeas \RAM_USAVEL|ram~869 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~869 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~901feeder (
// Equation(s):
// \RAM_USAVEL|ram~901feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~901feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~901feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~901feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1790 (
// Equation(s):
// \RAM_USAVEL|ram~1790_combout  = (\RAM_USAVEL|ram~1786_combout  & (\RAM_USAVEL|ram~1729_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(\RAM_USAVEL|ram~1729_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1790_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1790 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N29
dffeas \RAM_USAVEL|ram~901 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~901feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~901 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1788 (
// Equation(s):
// \RAM_USAVEL|ram~1788_combout  = (\RAM_USAVEL|ram~1786_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1788_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1788 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y5_N9
dffeas \RAM_USAVEL|ram~885 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~885 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1789 (
// Equation(s):
// \RAM_USAVEL|ram~1789_combout  = (\RAM_USAVEL|ram~1786_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(\RAM_USAVEL|ram~1786_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1789_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1789 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N19
dffeas \RAM_USAVEL|ram~853 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~853 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1070 (
// Equation(s):
// \RAM_USAVEL|ram~1070_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~885_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~853_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~885_q ),
	.datac(\RAM_USAVEL|ram~853_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1070_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1070 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1071 (
// Equation(s):
// \RAM_USAVEL|ram~1071_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1070_combout  & ((\RAM_USAVEL|ram~901_q ))) # (!\RAM_USAVEL|ram~1070_combout  & (\RAM_USAVEL|ram~869_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1070_combout ))))

	.dataa(\RAM_USAVEL|ram~869_q ),
	.datab(\RAM_USAVEL|ram~901_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1070_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1071_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1071 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1792 (
// Equation(s):
// \RAM_USAVEL|ram~1792_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1726_combout  & \RAM_USAVEL|ram~1791_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1726_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1791_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1792_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1792 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N25
dffeas \RAM_USAVEL|ram~805 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~805 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1795 (
// Equation(s):
// \RAM_USAVEL|ram~1795_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1729_combout  & \RAM_USAVEL|ram~1791_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1729_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1791_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1795_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1795 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N31
dffeas \RAM_USAVEL|ram~837 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~837 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~837 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1793 (
// Equation(s):
// \RAM_USAVEL|ram~1793_combout  = (\RAM_USAVEL|ram~1791_combout  & (\RAM_USAVEL|ram~1721_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1791_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1721_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1793_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1793 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y7_N15
dffeas \RAM_USAVEL|ram~821 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~821 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1794 (
// Equation(s):
// \RAM_USAVEL|ram~1794_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1791_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1791_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1794_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1794 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N25
dffeas \RAM_USAVEL|ram~789 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~789 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1072 (
// Equation(s):
// \RAM_USAVEL|ram~1072_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~821_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~789_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~821_q ),
	.datac(\RAM_USAVEL|ram~789_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1072_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1072 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1073 (
// Equation(s):
// \RAM_USAVEL|ram~1073_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1072_combout  & ((\RAM_USAVEL|ram~837_q ))) # (!\RAM_USAVEL|ram~1072_combout  & (\RAM_USAVEL|ram~805_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1072_combout ))))

	.dataa(\RAM_USAVEL|ram~805_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~837_q ),
	.datad(\RAM_USAVEL|ram~1072_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1073_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1073 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1074 (
// Equation(s):
// \RAM_USAVEL|ram~1074_combout  = (\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1071_combout )) # (!\CPU|ROM|memROM~24_combout  & 
// ((\RAM_USAVEL|ram~1073_combout )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1071_combout ),
	.datad(\RAM_USAVEL|ram~1073_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1074_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1074 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1077 (
// Equation(s):
// \RAM_USAVEL|ram~1077_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1074_combout  & ((\RAM_USAVEL|ram~1076_combout ))) # (!\RAM_USAVEL|ram~1074_combout  & (\RAM_USAVEL|ram~1069_combout )))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1074_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~1069_combout ),
	.datac(\RAM_USAVEL|ram~1076_combout ),
	.datad(\RAM_USAVEL|ram~1074_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1077_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1077 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1762 (
// Equation(s):
// \RAM_USAVEL|ram~1762_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1761_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1761_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1762_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1762 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N15
dffeas \RAM_USAVEL|ram~101 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~101 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1765 (
// Equation(s):
// \RAM_USAVEL|ram~1765_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1761_combout  & \RAM_USAVEL|ram~1729_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1761_combout ),
	.datad(\RAM_USAVEL|ram~1729_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1765_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1765 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y13_N7
dffeas \RAM_USAVEL|ram~133 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~133 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1764 (
// Equation(s):
// \RAM_USAVEL|ram~1764_combout  = (\RAM_USAVEL|ram~1718_combout  & (\RAM_USAVEL|ram~1761_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1718_combout ),
	.datab(\RAM_USAVEL|ram~1761_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1764_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1764 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y9_N21
dffeas \RAM_USAVEL|ram~85 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~85 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1763 (
// Equation(s):
// \RAM_USAVEL|ram~1763_combout  = (\RAM_USAVEL|ram~1761_combout  & (\RAM_USAVEL|ram~1721_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1761_combout ),
	.datab(\RAM_USAVEL|ram~1721_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1763_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1763 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N19
dffeas \RAM_USAVEL|ram~117 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~117 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1057 (
// Equation(s):
// \RAM_USAVEL|ram~1057_combout  = (\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~117_q ) # (\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~85_q  & ((!\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~85_q ),
	.datab(\RAM_USAVEL|ram~117_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1057_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1057 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1058 (
// Equation(s):
// \RAM_USAVEL|ram~1058_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1057_combout  & ((\RAM_USAVEL|ram~133_q ))) # (!\RAM_USAVEL|ram~1057_combout  & (\RAM_USAVEL|ram~101_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1057_combout ))))

	.dataa(\RAM_USAVEL|ram~101_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~133_q ),
	.datad(\RAM_USAVEL|ram~1057_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1058_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1058 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1780 (
// Equation(s):
// \RAM_USAVEL|ram~1780_combout  = (\RAM_USAVEL|ram~1776_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1729_combout ))

	.dataa(\RAM_USAVEL|ram~1776_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1729_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1780_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1780 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y13_N5
dffeas \RAM_USAVEL|ram~261 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~261 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1777 (
// Equation(s):
// \RAM_USAVEL|ram~1777_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1776_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1776_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1777_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1777 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N29
dffeas \RAM_USAVEL|ram~229 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~229 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1778 (
// Equation(s):
// \RAM_USAVEL|ram~1778_combout  = (\RAM_USAVEL|ram~1721_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\RAM_USAVEL|ram~1721_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1778_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1778 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y13_N17
dffeas \RAM_USAVEL|ram~245 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~245 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1779 (
// Equation(s):
// \RAM_USAVEL|ram~1779_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1776_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1776_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1779_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1779 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y9_N19
dffeas \RAM_USAVEL|ram~213 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~213 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1064 (
// Equation(s):
// \RAM_USAVEL|ram~1064_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~245_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~213_q )))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~245_q ),
	.datac(\RAM_USAVEL|ram~213_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1064_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1064 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1065 (
// Equation(s):
// \RAM_USAVEL|ram~1065_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1064_combout  & (\RAM_USAVEL|ram~261_q )) # (!\RAM_USAVEL|ram~1064_combout  & ((\RAM_USAVEL|ram~229_q ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1064_combout ))))

	.dataa(\RAM_USAVEL|ram~261_q ),
	.datab(\RAM_USAVEL|ram~229_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1064_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1065_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1065 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~69feeder (
// Equation(s):
// \RAM_USAVEL|ram~69feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~69feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1775 (
// Equation(s):
// \RAM_USAVEL|ram~1775_combout  = (\RAM_USAVEL|ram~1771_combout  & (\RAM_USAVEL|ram~1729_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1729_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1775_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1775 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y13_N3
dffeas \RAM_USAVEL|ram~69 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~69 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1772 (
// Equation(s):
// \RAM_USAVEL|ram~1772_combout  = (\RAM_USAVEL|ram~1771_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1772_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1772 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y7_N25
dffeas \RAM_USAVEL|ram~37 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~37 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1773 (
// Equation(s):
// \RAM_USAVEL|ram~1773_combout  = (\RAM_USAVEL|ram~1771_combout  & (\RAM_USAVEL|ram~1721_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1721_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1773_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1773 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y10_N29
dffeas \RAM_USAVEL|ram~53 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~53 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~21feeder (
// Equation(s):
// \RAM_USAVEL|ram~21feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~21feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~21feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~21feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1774 (
// Equation(s):
// \RAM_USAVEL|ram~1774_combout  = (\RAM_USAVEL|ram~1718_combout  & (\RAM_USAVEL|ram~1771_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1718_combout ),
	.datab(\RAM_USAVEL|ram~1771_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1774_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1774 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y13_N25
dffeas \RAM_USAVEL|ram~21 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~21feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~21 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1061 (
// Equation(s):
// \RAM_USAVEL|ram~1061_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~53_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~21_q )))))

	.dataa(\RAM_USAVEL|ram~53_q ),
	.datab(\RAM_USAVEL|ram~21_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1061_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1061 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1062 (
// Equation(s):
// \RAM_USAVEL|ram~1062_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1061_combout  & (\RAM_USAVEL|ram~69_q )) # (!\RAM_USAVEL|ram~1061_combout  & ((\RAM_USAVEL|ram~37_q ))))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~1061_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~69_q ),
	.datab(\RAM_USAVEL|ram~37_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1061_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1062_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1062 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1767 (
// Equation(s):
// \RAM_USAVEL|ram~1767_combout  = (\RAM_USAVEL|ram~1766_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1766_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1767_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1767 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y10_N13
dffeas \RAM_USAVEL|ram~181 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~181 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1770 (
// Equation(s):
// \RAM_USAVEL|ram~1770_combout  = (\RAM_USAVEL|ram~1766_combout  & (\RAM_USAVEL|ram~1729_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1729_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1770_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1770 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N27
dffeas \RAM_USAVEL|ram~197 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~197 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1768 (
// Equation(s):
// \RAM_USAVEL|ram~1768_combout  = (\RAM_USAVEL|ram~1766_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1768_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1768 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y12_N21
dffeas \RAM_USAVEL|ram~165 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~165 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1769 (
// Equation(s):
// \RAM_USAVEL|ram~1769_combout  = (\RAM_USAVEL|ram~1766_combout  & (\RAM_USAVEL|ram~1718_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1718_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1769_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1769 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N25
dffeas \RAM_USAVEL|ram~149 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~149 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1059 (
// Equation(s):
// \RAM_USAVEL|ram~1059_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~165_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~149_q 
// )))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~165_q ),
	.datac(\RAM_USAVEL|ram~149_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1059_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1059 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1060 (
// Equation(s):
// \RAM_USAVEL|ram~1060_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1059_combout  & ((\RAM_USAVEL|ram~197_q ))) # (!\RAM_USAVEL|ram~1059_combout  & (\RAM_USAVEL|ram~181_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1059_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~181_q ),
	.datac(\RAM_USAVEL|ram~197_q ),
	.datad(\RAM_USAVEL|ram~1059_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1060_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1060 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1063 (
// Equation(s):
// \RAM_USAVEL|ram~1063_combout  = (\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1060_combout )))) # (!\CPU|ROM|memROM~44_combout  & (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1062_combout )))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1062_combout ),
	.datad(\RAM_USAVEL|ram~1060_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1063_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1063 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1066 (
// Equation(s):
// \RAM_USAVEL|ram~1066_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1063_combout  & ((\RAM_USAVEL|ram~1065_combout ))) # (!\RAM_USAVEL|ram~1063_combout  & (\RAM_USAVEL|ram~1058_combout )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1063_combout ))))

	.dataa(\RAM_USAVEL|ram~1058_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1065_combout ),
	.datad(\RAM_USAVEL|ram~1063_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1066_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1066 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1742 (
// Equation(s):
// \RAM_USAVEL|ram~1742_combout  = (\RAM_USAVEL|ram~1741_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1726_combout ))

	.dataa(\RAM_USAVEL|ram~1741_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1726_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1742_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1742 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y5_N13
dffeas \RAM_USAVEL|ram~613 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~613 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1745 (
// Equation(s):
// \RAM_USAVEL|ram~1745_combout  = (\RAM_USAVEL|ram~1729_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\RAM_USAVEL|ram~1729_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1745_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1745 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y5_N17
dffeas \RAM_USAVEL|ram~645 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~645 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1743 (
// Equation(s):
// \RAM_USAVEL|ram~1743_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1741_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1741_combout ),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1743_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1743 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N17
dffeas \RAM_USAVEL|ram~629 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~629 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1744 (
// Equation(s):
// \RAM_USAVEL|ram~1744_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1741_combout  & \RAM_USAVEL|ram~1718_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1741_combout ),
	.datad(\RAM_USAVEL|ram~1718_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1744_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1744 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y5_N25
dffeas \RAM_USAVEL|ram~597 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~597 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1047 (
// Equation(s):
// \RAM_USAVEL|ram~1047_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~629_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~597_q )))))

	.dataa(\RAM_USAVEL|ram~629_q ),
	.datab(\RAM_USAVEL|ram~597_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1047_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1047 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1048 (
// Equation(s):
// \RAM_USAVEL|ram~1048_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1047_combout  & ((\RAM_USAVEL|ram~645_q ))) # (!\RAM_USAVEL|ram~1047_combout  & (\RAM_USAVEL|ram~613_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1047_combout ))))

	.dataa(\RAM_USAVEL|ram~613_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~645_q ),
	.datad(\RAM_USAVEL|ram~1047_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1048_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1048 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~565feeder (
// Equation(s):
// \RAM_USAVEL|ram~565feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~565feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~565feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~565feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1752 (
// Equation(s):
// \RAM_USAVEL|ram~1752_combout  = (\RAM_USAVEL|ram~1751_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(\RAM_USAVEL|ram~1751_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1752_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1752 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N1
dffeas \RAM_USAVEL|ram~565 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~565feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~565 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1755 (
// Equation(s):
// \RAM_USAVEL|ram~1755_combout  = (\RAM_USAVEL|ram~1751_combout  & (\RAM_USAVEL|ram~1729_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(\RAM_USAVEL|ram~1729_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1755_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1755 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N7
dffeas \RAM_USAVEL|ram~581 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~581 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~581 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~549feeder (
// Equation(s):
// \RAM_USAVEL|ram~549feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~549feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~549feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~549feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1753 (
// Equation(s):
// \RAM_USAVEL|ram~1753_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1726_combout  & \RAM_USAVEL|ram~1751_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1726_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1751_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1753_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1753 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N3
dffeas \RAM_USAVEL|ram~549 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~549 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1754 (
// Equation(s):
// \RAM_USAVEL|ram~1754_combout  = (\RAM_USAVEL|ram~1751_combout  & (\RAM_USAVEL|ram~1718_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1751_combout ),
	.datab(\RAM_USAVEL|ram~1718_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1754_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1754 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N25
dffeas \RAM_USAVEL|ram~533 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~533 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1051 (
// Equation(s):
// \RAM_USAVEL|ram~1051_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~549_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~533_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~549_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~533_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1051_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1051 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1052 (
// Equation(s):
// \RAM_USAVEL|ram~1052_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1051_combout  & ((\RAM_USAVEL|ram~581_q ))) # (!\RAM_USAVEL|ram~1051_combout  & (\RAM_USAVEL|ram~565_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1051_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~565_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~581_q ),
	.datad(\RAM_USAVEL|ram~1051_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1052_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1052 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1750 (
// Equation(s):
// \RAM_USAVEL|ram~1750_combout  = (\RAM_USAVEL|ram~1746_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1729_combout ))

	.dataa(\RAM_USAVEL|ram~1746_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1729_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1750_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1750 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N23
dffeas \RAM_USAVEL|ram~709 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~709 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1747 (
// Equation(s):
// \RAM_USAVEL|ram~1747_combout  = (\RAM_USAVEL|ram~1746_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(\RAM_USAVEL|ram~1746_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1747_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1747 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N25
dffeas \RAM_USAVEL|ram~693 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~693 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~677feeder (
// Equation(s):
// \RAM_USAVEL|ram~677feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~677feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1748 (
// Equation(s):
// \RAM_USAVEL|ram~1748_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1726_combout  & \RAM_USAVEL|ram~1746_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1726_combout ),
	.datac(\RAM_USAVEL|ram~1746_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1748_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1748 .lut_mask = 16'h8080;
defparam \RAM_USAVEL|ram~1748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N9
dffeas \RAM_USAVEL|ram~677 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~677 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1749 (
// Equation(s):
// \RAM_USAVEL|ram~1749_combout  = (\RAM_USAVEL|ram~1718_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1746_combout ))

	.dataa(\RAM_USAVEL|ram~1718_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1746_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1749_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1749 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N17
dffeas \RAM_USAVEL|ram~661 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~661 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1049 (
// Equation(s):
// \RAM_USAVEL|ram~1049_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~677_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~661_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~677_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~661_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1049_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1049 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1050 (
// Equation(s):
// \RAM_USAVEL|ram~1050_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1049_combout  & (\RAM_USAVEL|ram~709_q )) # (!\RAM_USAVEL|ram~1049_combout  & ((\RAM_USAVEL|ram~693_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1049_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~709_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~693_q ),
	.datad(\RAM_USAVEL|ram~1049_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1050_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1050 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1053 (
// Equation(s):
// \RAM_USAVEL|ram~1053_combout  = (\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1050_combout )))) # (!\CPU|ROM|memROM~44_combout  & (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1052_combout )))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1052_combout ),
	.datad(\RAM_USAVEL|ram~1050_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1053_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1053 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1757 (
// Equation(s):
// \RAM_USAVEL|ram~1757_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1726_combout  & \RAM_USAVEL|ram~1756_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1726_combout ),
	.datad(\RAM_USAVEL|ram~1756_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1757_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1757 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N29
dffeas \RAM_USAVEL|ram~741 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~741 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1760 (
// Equation(s):
// \RAM_USAVEL|ram~1760_combout  = (\RAM_USAVEL|ram~1729_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1756_combout ))

	.dataa(\RAM_USAVEL|ram~1729_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1756_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1760_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1760 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N19
dffeas \RAM_USAVEL|ram~773 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~773 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~757feeder (
// Equation(s):
// \RAM_USAVEL|ram~757feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~757feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1758 (
// Equation(s):
// \RAM_USAVEL|ram~1758_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1756_combout  & \RAM_USAVEL|ram~1721_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1756_combout ),
	.datad(\RAM_USAVEL|ram~1721_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1758_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1758 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \RAM_USAVEL|ram~757 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~757 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1759 (
// Equation(s):
// \RAM_USAVEL|ram~1759_combout  = (\RAM_USAVEL|ram~1756_combout  & (\RAM_USAVEL|ram~1718_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1756_combout ),
	.datab(\RAM_USAVEL|ram~1718_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1759_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1759 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N21
dffeas \RAM_USAVEL|ram~725 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~725 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1054 (
// Equation(s):
// \RAM_USAVEL|ram~1054_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~757_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~725_q )))))

	.dataa(\RAM_USAVEL|ram~757_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~725_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1054_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1054 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1055 (
// Equation(s):
// \RAM_USAVEL|ram~1055_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1054_combout  & ((\RAM_USAVEL|ram~773_q ))) # (!\RAM_USAVEL|ram~1054_combout  & (\RAM_USAVEL|ram~741_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1054_combout ))))

	.dataa(\RAM_USAVEL|ram~741_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~773_q ),
	.datad(\RAM_USAVEL|ram~1054_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1055_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1055 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1056 (
// Equation(s):
// \RAM_USAVEL|ram~1056_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1053_combout  & ((\RAM_USAVEL|ram~1055_combout ))) # (!\RAM_USAVEL|ram~1053_combout  & (\RAM_USAVEL|ram~1048_combout )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1053_combout ))))

	.dataa(\RAM_USAVEL|ram~1048_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1053_combout ),
	.datad(\RAM_USAVEL|ram~1055_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1056_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1056 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1067 (
// Equation(s):
// \RAM_USAVEL|ram~1067_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1056_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1066_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1066_combout ),
	.datad(\RAM_USAVEL|ram~1056_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1067_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1067 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1078 (
// Equation(s):
// \RAM_USAVEL|ram~1078_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1067_combout  & ((\RAM_USAVEL|ram~1077_combout ))) # (!\RAM_USAVEL|ram~1067_combout  & (\RAM_USAVEL|ram~1046_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1067_combout ))))

	.dataa(\RAM_USAVEL|ram~1046_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1077_combout ),
	.datad(\RAM_USAVEL|ram~1067_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1078_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1078 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1017feeder (
// Equation(s):
// \RAM_USAVEL|ram~1017feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1017feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1937 (
// Equation(s):
// \RAM_USAVEL|ram~1937_combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~38_combout  & (\CPU|ROM|memROM~95_combout  & !\CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1937_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1937 .lut_mask = 16'h0080;
defparam \RAM_USAVEL|ram~1937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~2001 (
// Equation(s):
// \RAM_USAVEL|ram~2001_combout  = (\RAM_USAVEL|ram~1796_combout  & (\RAM_USAVEL|ram~1937_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\RAM_USAVEL|ram~1937_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~2001_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~2001 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~2001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N15
dffeas \RAM_USAVEL|ram~1017 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~2001_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1017 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1939 (
// Equation(s):
// \RAM_USAVEL|ram~1939_combout  = (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout  & \CPU|ROM|memROM~81_combout )))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1939_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1939 .lut_mask = 16'h8000;
defparam \RAM_USAVEL|ram~1939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~2004 (
// Equation(s):
// \RAM_USAVEL|ram~2004_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1796_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\RAM_USAVEL|ram~1796_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~2004_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~2004 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~2004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N5
dffeas \RAM_USAVEL|ram~1033 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2004_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1033 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~969feeder (
// Equation(s):
// \RAM_USAVEL|ram~969feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~969feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~969feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~969feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~2002 (
// Equation(s):
// \RAM_USAVEL|ram~2002_combout  = (\RAM_USAVEL|ram~1939_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~2002_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~2002 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~2002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y10_N11
dffeas \RAM_USAVEL|ram~969 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~969feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~2002_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~969 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~953feeder (
// Equation(s):
// \RAM_USAVEL|ram~953feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~953feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~2003 (
// Equation(s):
// \RAM_USAVEL|ram~2003_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1781_combout  & \RAM_USAVEL|ram~1937_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1781_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1937_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~2003_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~2003 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~2003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N23
dffeas \RAM_USAVEL|ram~953 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~2003_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~953 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~953 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1202 (
// Equation(s):
// \RAM_USAVEL|ram~1202_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~969_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~953_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~969_q ),
	.datab(\RAM_USAVEL|ram~953_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1202_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1202 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1203 (
// Equation(s):
// \RAM_USAVEL|ram~1203_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1202_combout  & ((\RAM_USAVEL|ram~1033_q ))) # (!\RAM_USAVEL|ram~1202_combout  & (\RAM_USAVEL|ram~1017_q )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1202_combout ))))

	.dataa(\RAM_USAVEL|ram~1017_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1033_q ),
	.datad(\RAM_USAVEL|ram~1202_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1203_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1203 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~761feeder (
// Equation(s):
// \RAM_USAVEL|ram~761feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~761feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~761feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~761feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1989 (
// Equation(s):
// \RAM_USAVEL|ram~1989_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1756_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1937_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1756_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1989_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1989 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N31
dffeas \RAM_USAVEL|ram~761 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1989_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~761 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1992 (
// Equation(s):
// \RAM_USAVEL|ram~1992_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1756_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1756_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1992_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1992 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y11_N5
dffeas \RAM_USAVEL|ram~777 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1992_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~777 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~697feeder (
// Equation(s):
// \RAM_USAVEL|ram~697feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~697feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~697feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~697feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1991 (
// Equation(s):
// \RAM_USAVEL|ram~1991_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1746_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1937_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1746_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1991_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1991 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N15
dffeas \RAM_USAVEL|ram~697 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1991_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~697 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~713feeder (
// Equation(s):
// \RAM_USAVEL|ram~713feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~713feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1990 (
// Equation(s):
// \RAM_USAVEL|ram~1990_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1939_combout  & \RAM_USAVEL|ram~1746_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1939_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1746_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1990_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1990 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N7
dffeas \RAM_USAVEL|ram~713 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1990_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~713 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1195 (
// Equation(s):
// \RAM_USAVEL|ram~1195_combout  = (\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~713_q ) # (\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~697_q  & ((!\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~697_q ),
	.datab(\RAM_USAVEL|ram~713_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1195_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1195 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1196 (
// Equation(s):
// \RAM_USAVEL|ram~1196_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1195_combout  & ((\RAM_USAVEL|ram~777_q ))) # (!\RAM_USAVEL|ram~1195_combout  & (\RAM_USAVEL|ram~761_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1195_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~761_q ),
	.datac(\RAM_USAVEL|ram~777_q ),
	.datad(\RAM_USAVEL|ram~1195_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1196_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1196 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1997 (
// Equation(s):
// \RAM_USAVEL|ram~1997_combout  = (\RAM_USAVEL|ram~1937_combout  & (\RAM_USAVEL|ram~1776_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(\RAM_USAVEL|ram~1776_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1997_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1997 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N3
dffeas \RAM_USAVEL|ram~249 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1997_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~249 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~2000 (
// Equation(s):
// \RAM_USAVEL|ram~2000_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1939_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1939_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~2000_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~2000 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~2000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N11
dffeas \RAM_USAVEL|ram~265 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2000_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~265 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~201feeder (
// Equation(s):
// \RAM_USAVEL|ram~201feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~201feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1998 (
// Equation(s):
// \RAM_USAVEL|ram~1998_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1766_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1939_combout ),
	.datac(\RAM_USAVEL|ram~1766_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1998_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1998 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N3
dffeas \RAM_USAVEL|ram~201 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1998_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~201 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1999 (
// Equation(s):
// \RAM_USAVEL|ram~1999_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1766_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1766_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1999_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1999 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y11_N23
dffeas \RAM_USAVEL|ram~185 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1999_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~185 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1199 (
// Equation(s):
// \RAM_USAVEL|ram~1199_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~201_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~185_q 
// )))))

	.dataa(\RAM_USAVEL|ram~201_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~185_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1199_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1199 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1200 (
// Equation(s):
// \RAM_USAVEL|ram~1200_combout  = (\RAM_USAVEL|ram~1199_combout  & (((\RAM_USAVEL|ram~265_q ) # (!\CPU|ROM|memROM~24_combout )))) # (!\RAM_USAVEL|ram~1199_combout  & (\RAM_USAVEL|ram~249_q  & ((\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~249_q ),
	.datab(\RAM_USAVEL|ram~265_q ),
	.datac(\RAM_USAVEL|ram~1199_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1200_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1200 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1993 (
// Equation(s):
// \RAM_USAVEL|ram~1993_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1717_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1717_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1993_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1993 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N7
dffeas \RAM_USAVEL|ram~505 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1993_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~505 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~505 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1996 (
// Equation(s):
// \RAM_USAVEL|ram~1996_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1717_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\RAM_USAVEL|ram~1717_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1996_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1996 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N21
dffeas \RAM_USAVEL|ram~521 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1996_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~521 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1995 (
// Equation(s):
// \RAM_USAVEL|ram~1995_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1720_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1720_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1995_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1995 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y13_N31
dffeas \RAM_USAVEL|ram~441 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1995_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~441 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~441 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~457feeder (
// Equation(s):
// \RAM_USAVEL|ram~457feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~457feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~457feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~457feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1994 (
// Equation(s):
// \RAM_USAVEL|ram~1994_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1720_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\RAM_USAVEL|ram~1720_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1994_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1994 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N29
dffeas \RAM_USAVEL|ram~457 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~457feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1994_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~457 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1197 (
// Equation(s):
// \RAM_USAVEL|ram~1197_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~24_combout ) # (\RAM_USAVEL|ram~457_q )))) # (!\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~441_q  & (!\CPU|ROM|memROM~24_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~441_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~457_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1197_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1197 .lut_mask = 16'hAEA4;
defparam \RAM_USAVEL|ram~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1198 (
// Equation(s):
// \RAM_USAVEL|ram~1198_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1197_combout  & ((\RAM_USAVEL|ram~521_q ))) # (!\RAM_USAVEL|ram~1197_combout  & (\RAM_USAVEL|ram~505_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1197_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~505_q ),
	.datab(\RAM_USAVEL|ram~521_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~1197_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1198_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1198 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1201 (
// Equation(s):
// \RAM_USAVEL|ram~1201_combout  = (\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1198_combout )))) # (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1200_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1200_combout ),
	.datad(\RAM_USAVEL|ram~1198_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1201_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1201 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1204 (
// Equation(s):
// \RAM_USAVEL|ram~1204_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1201_combout  & (\RAM_USAVEL|ram~1203_combout )) # (!\RAM_USAVEL|ram~1201_combout  & ((\RAM_USAVEL|ram~1196_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1201_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1203_combout ),
	.datac(\RAM_USAVEL|ram~1196_combout ),
	.datad(\RAM_USAVEL|ram~1201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1204_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1204 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~857feeder (
// Equation(s):
// \RAM_USAVEL|ram~857feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~857feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~857feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~857feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1955 (
// Equation(s):
// \RAM_USAVEL|ram~1955_combout  = (!\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~38_combout  & \CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1955_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1955 .lut_mask = 16'h0400;
defparam \RAM_USAVEL|ram~1955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1976 (
// Equation(s):
// \RAM_USAVEL|ram~1976_combout  = (\RAM_USAVEL|ram~1786_combout  & (\RAM_USAVEL|ram~1955_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1786_combout ),
	.datac(\RAM_USAVEL|ram~1955_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1976_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1976 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y6_N11
dffeas \RAM_USAVEL|ram~857 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~857 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~857 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1973 (
// Equation(s):
// \RAM_USAVEL|ram~1973_combout  = (\RAM_USAVEL|ram~1955_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1741_combout ))

	.dataa(\RAM_USAVEL|ram~1955_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1741_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1973_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1973 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y9_N23
dffeas \RAM_USAVEL|ram~601 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1973_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~601 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1974 (
// Equation(s):
// \RAM_USAVEL|ram~1974_combout  = (\RAM_USAVEL|ram~1725_combout  & (\RAM_USAVEL|ram~1955_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1725_combout ),
	.datac(\RAM_USAVEL|ram~1955_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1974_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1974 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N3
dffeas \RAM_USAVEL|ram~345 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~345 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1975 (
// Equation(s):
// \RAM_USAVEL|ram~1975_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1955_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1975_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1975 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y9_N27
dffeas \RAM_USAVEL|ram~89 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1975_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~89 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1184 (
// Equation(s):
// \RAM_USAVEL|ram~1184_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~345_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~89_q )))))

	.dataa(\RAM_USAVEL|ram~345_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~89_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1184_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1184 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1185 (
// Equation(s):
// \RAM_USAVEL|ram~1185_combout  = (\RAM_USAVEL|ram~1184_combout  & ((\RAM_USAVEL|ram~857_q ) # ((!\CPU|ROM|memROM~65_combout )))) # (!\RAM_USAVEL|ram~1184_combout  & (((\RAM_USAVEL|ram~601_q  & \CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~857_q ),
	.datab(\RAM_USAVEL|ram~601_q ),
	.datac(\RAM_USAVEL|ram~1184_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1185_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1185 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~873feeder (
// Equation(s):
// \RAM_USAVEL|ram~873feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~873feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1960 (
// Equation(s):
// \RAM_USAVEL|ram~1960_combout  = (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~38_combout  & \CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1960_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1960 .lut_mask = 16'h0800;
defparam \RAM_USAVEL|ram~1960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1988 (
// Equation(s):
// \RAM_USAVEL|ram~1988_combout  = (\RAM_USAVEL|ram~1960_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1786_combout ))

	.dataa(\RAM_USAVEL|ram~1960_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1786_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1988_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1988 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N23
dffeas \RAM_USAVEL|ram~873 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1988_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~873 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1985 (
// Equation(s):
// \RAM_USAVEL|ram~1985_combout  = (\RAM_USAVEL|ram~1741_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(\RAM_USAVEL|ram~1741_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1985_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1985 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y12_N7
dffeas \RAM_USAVEL|ram~617 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1985_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~617 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1986 (
// Equation(s):
// \RAM_USAVEL|ram~1986_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1725_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1725_combout ),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1986_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1986 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y10_N7
dffeas \RAM_USAVEL|ram~361 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1986_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~361 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1987 (
// Equation(s):
// \RAM_USAVEL|ram~1987_combout  = (\RAM_USAVEL|ram~1960_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(\RAM_USAVEL|ram~1960_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1987_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1987 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y12_N31
dffeas \RAM_USAVEL|ram~105 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1987_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~105 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1191 (
// Equation(s):
// \RAM_USAVEL|ram~1191_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~361_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~105_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~361_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~105_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1191_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1191 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1192 (
// Equation(s):
// \RAM_USAVEL|ram~1192_combout  = (\RAM_USAVEL|ram~1191_combout  & ((\RAM_USAVEL|ram~873_q ) # ((!\CPU|ROM|memROM~65_combout )))) # (!\RAM_USAVEL|ram~1191_combout  & (((\RAM_USAVEL|ram~617_q  & \CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~873_q ),
	.datab(\RAM_USAVEL|ram~617_q ),
	.datac(\RAM_USAVEL|ram~1191_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1192_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1192 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1981 (
// Equation(s):
// \RAM_USAVEL|ram~1981_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1751_combout  & \RAM_USAVEL|ram~1955_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1955_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1981_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1981 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N27
dffeas \RAM_USAVEL|ram~537 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1981_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~537 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1984 (
// Equation(s):
// \RAM_USAVEL|ram~1984_combout  = (\RAM_USAVEL|ram~1955_combout  & (\RAM_USAVEL|ram~1791_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1955_combout ),
	.datab(\RAM_USAVEL|ram~1791_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1984_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1984 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y8_N31
dffeas \RAM_USAVEL|ram~793 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1984_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~793 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1982 (
// Equation(s):
// \RAM_USAVEL|ram~1982_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1955_combout  & \RAM_USAVEL|ram~1728_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1728_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1982_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1982 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N7
dffeas \RAM_USAVEL|ram~281 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1982_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~281 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1983 (
// Equation(s):
// \RAM_USAVEL|ram~1983_combout  = (\RAM_USAVEL|ram~1771_combout  & (\RAM_USAVEL|ram~1955_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1983_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1983 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y9_N25
dffeas \RAM_USAVEL|ram~25 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1983_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~25 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1188 (
// Equation(s):
// \RAM_USAVEL|ram~1188_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~281_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~25_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~281_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~25_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1188_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1188 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1189 (
// Equation(s):
// \RAM_USAVEL|ram~1189_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1188_combout  & ((\RAM_USAVEL|ram~793_q ))) # (!\RAM_USAVEL|ram~1188_combout  & (\RAM_USAVEL|ram~537_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1188_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~537_q ),
	.datac(\RAM_USAVEL|ram~793_q ),
	.datad(\RAM_USAVEL|ram~1188_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1189_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1189 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~553feeder (
// Equation(s):
// \RAM_USAVEL|ram~553feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~553feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~553feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~553feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1977 (
// Equation(s):
// \RAM_USAVEL|ram~1977_combout  = (\RAM_USAVEL|ram~1751_combout  & (\RAM_USAVEL|ram~1960_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1751_combout ),
	.datab(\RAM_USAVEL|ram~1960_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1977_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1977 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N31
dffeas \RAM_USAVEL|ram~553 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1977_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~553 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~809feeder (
// Equation(s):
// \RAM_USAVEL|ram~809feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~809feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~809feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~809feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1980 (
// Equation(s):
// \RAM_USAVEL|ram~1980_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1791_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1791_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1980_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1980 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y12_N23
dffeas \RAM_USAVEL|ram~809 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1980_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~809 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1978 (
// Equation(s):
// \RAM_USAVEL|ram~1978_combout  = (\RAM_USAVEL|ram~1728_combout  & (\RAM_USAVEL|ram~1960_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1728_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1960_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1978_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1978 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y12_N23
dffeas \RAM_USAVEL|ram~297 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~297 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1979 (
// Equation(s):
// \RAM_USAVEL|ram~1979_combout  = (\RAM_USAVEL|ram~1771_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1979_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1979 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y12_N19
dffeas \RAM_USAVEL|ram~41 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1979_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~41 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1186 (
// Equation(s):
// \RAM_USAVEL|ram~1186_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~297_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~41_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~297_q ),
	.datac(\RAM_USAVEL|ram~41_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1186_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1186 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1187 (
// Equation(s):
// \RAM_USAVEL|ram~1187_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1186_combout  & ((\RAM_USAVEL|ram~809_q ))) # (!\RAM_USAVEL|ram~1186_combout  & (\RAM_USAVEL|ram~553_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1186_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~553_q ),
	.datac(\RAM_USAVEL|ram~809_q ),
	.datad(\RAM_USAVEL|ram~1186_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1187_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1187 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1190 (
// Equation(s):
// \RAM_USAVEL|ram~1190_combout  = (\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1187_combout )))) # (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1189_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1189_combout ),
	.datad(\RAM_USAVEL|ram~1187_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1190_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1190 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1193 (
// Equation(s):
// \RAM_USAVEL|ram~1193_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1190_combout  & ((\RAM_USAVEL|ram~1192_combout ))) # (!\RAM_USAVEL|ram~1190_combout  & (\RAM_USAVEL|ram~1185_combout )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1190_combout ))))

	.dataa(\RAM_USAVEL|ram~1185_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1192_combout ),
	.datad(\RAM_USAVEL|ram~1190_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1193_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1193 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1969 (
// Equation(s):
// \RAM_USAVEL|ram~1969_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1717_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(gnd),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(\RAM_USAVEL|ram~1717_combout ),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1969_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1969 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y10_N31
dffeas \RAM_USAVEL|ram~489 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~489 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1972 (
// Equation(s):
// \RAM_USAVEL|ram~1972_combout  = (\RAM_USAVEL|ram~1796_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(\RAM_USAVEL|ram~1796_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1972_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1972 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N5
dffeas \RAM_USAVEL|ram~1001 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1001 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1971 (
// Equation(s):
// \RAM_USAVEL|ram~1971_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1960_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1960_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1971_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1971 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N27
dffeas \RAM_USAVEL|ram~233 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~233 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1970 (
// Equation(s):
// \RAM_USAVEL|ram~1970_combout  = (\RAM_USAVEL|ram~1960_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1756_combout ))

	.dataa(\RAM_USAVEL|ram~1960_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1756_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1970_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1970 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y6_N31
dffeas \RAM_USAVEL|ram~745 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~745 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~745 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1181 (
// Equation(s):
// \RAM_USAVEL|ram~1181_combout  = (\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~745_q ) # (\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~233_q  & ((!\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~233_q ),
	.datab(\RAM_USAVEL|ram~745_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1181_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1181 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1182 (
// Equation(s):
// \RAM_USAVEL|ram~1182_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1181_combout  & ((\RAM_USAVEL|ram~1001_q ))) # (!\RAM_USAVEL|ram~1181_combout  & (\RAM_USAVEL|ram~489_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1181_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~489_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1001_q ),
	.datad(\RAM_USAVEL|ram~1181_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1182_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1182 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1956 (
// Equation(s):
// \RAM_USAVEL|ram~1956_combout  = (\RAM_USAVEL|ram~1717_combout  & (\RAM_USAVEL|ram~1955_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1717_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1956_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1956 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N31
dffeas \RAM_USAVEL|ram~473 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~473 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1959 (
// Equation(s):
// \RAM_USAVEL|ram~1959_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1796_combout  & \RAM_USAVEL|ram~1955_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1796_combout ),
	.datad(\RAM_USAVEL|ram~1955_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1959_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1959 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N29
dffeas \RAM_USAVEL|ram~985 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~985 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1957 (
// Equation(s):
// \RAM_USAVEL|ram~1957_combout  = (\RAM_USAVEL|ram~1756_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1955_combout ))

	.dataa(\RAM_USAVEL|ram~1756_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1955_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1957_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1957 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y8_N23
dffeas \RAM_USAVEL|ram~729 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~729 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~729 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1958 (
// Equation(s):
// \RAM_USAVEL|ram~1958_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1955_combout  & \RAM_USAVEL|ram~1776_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1776_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1958_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1958 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y8_N31
dffeas \RAM_USAVEL|ram~217 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~217 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1174 (
// Equation(s):
// \RAM_USAVEL|ram~1174_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~729_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~217_q  & !\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~729_q ),
	.datab(\RAM_USAVEL|ram~217_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1174_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1174 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1175 (
// Equation(s):
// \RAM_USAVEL|ram~1175_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1174_combout  & ((\RAM_USAVEL|ram~985_q ))) # (!\RAM_USAVEL|ram~1174_combout  & (\RAM_USAVEL|ram~473_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1174_combout 
// ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~473_q ),
	.datac(\RAM_USAVEL|ram~985_q ),
	.datad(\RAM_USAVEL|ram~1174_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1175_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1175 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~681feeder (
// Equation(s):
// \RAM_USAVEL|ram~681feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~681feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~681feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~681feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1961 (
// Equation(s):
// \RAM_USAVEL|ram~1961_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1746_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1746_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1961_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1961 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N9
dffeas \RAM_USAVEL|ram~681 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~681 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~681 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1964 (
// Equation(s):
// \RAM_USAVEL|ram~1964_combout  = (\RAM_USAVEL|ram~1960_combout  & (\RAM_USAVEL|ram~1781_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1960_combout ),
	.datab(\RAM_USAVEL|ram~1781_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1964_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1964 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N11
dffeas \RAM_USAVEL|ram~937 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~937 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~425feeder (
// Equation(s):
// \RAM_USAVEL|ram~425feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~425feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1962 (
// Equation(s):
// \RAM_USAVEL|ram~1962_combout  = (\RAM_USAVEL|ram~1720_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1720_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1962_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1962 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N23
dffeas \RAM_USAVEL|ram~425 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~425 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1963 (
// Equation(s):
// \RAM_USAVEL|ram~1963_combout  = (\RAM_USAVEL|ram~1766_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1960_combout ))

	.dataa(\RAM_USAVEL|ram~1766_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1960_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1963_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1963 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y12_N31
dffeas \RAM_USAVEL|ram~169 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~169 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1176 (
// Equation(s):
// \RAM_USAVEL|ram~1176_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~425_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~169_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~425_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~169_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1176_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1176 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1177 (
// Equation(s):
// \RAM_USAVEL|ram~1177_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1176_combout  & ((\RAM_USAVEL|ram~937_q ))) # (!\RAM_USAVEL|ram~1176_combout  & (\RAM_USAVEL|ram~681_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1176_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~681_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~937_q ),
	.datad(\RAM_USAVEL|ram~1176_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1177_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1177 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1965 (
// Equation(s):
// \RAM_USAVEL|ram~1965_combout  = (\RAM_USAVEL|ram~1955_combout  & (\RAM_USAVEL|ram~1746_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(\RAM_USAVEL|ram~1746_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1965_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1965 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N19
dffeas \RAM_USAVEL|ram~665 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~665 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1968 (
// Equation(s):
// \RAM_USAVEL|ram~1968_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1955_combout  & \RAM_USAVEL|ram~1781_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1781_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1968_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1968 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N27
dffeas \RAM_USAVEL|ram~921 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~921 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1966 (
// Equation(s):
// \RAM_USAVEL|ram~1966_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1955_combout  & \RAM_USAVEL|ram~1720_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1955_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1720_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1966_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1966 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y11_N23
dffeas \RAM_USAVEL|ram~409 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~409 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1967 (
// Equation(s):
// \RAM_USAVEL|ram~1967_combout  = (\RAM_USAVEL|ram~1955_combout  & (\RAM_USAVEL|ram~1766_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1955_combout ),
	.datab(\RAM_USAVEL|ram~1766_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1967_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1967 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y10_N27
dffeas \RAM_USAVEL|ram~153 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~153 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1178 (
// Equation(s):
// \RAM_USAVEL|ram~1178_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~409_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~153_q )))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~409_q ),
	.datac(\RAM_USAVEL|ram~153_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1178_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1178 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1179 (
// Equation(s):
// \RAM_USAVEL|ram~1179_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1178_combout  & ((\RAM_USAVEL|ram~921_q ))) # (!\RAM_USAVEL|ram~1178_combout  & (\RAM_USAVEL|ram~665_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1178_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~665_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~921_q ),
	.datad(\RAM_USAVEL|ram~1178_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1179_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1179 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1180 (
// Equation(s):
// \RAM_USAVEL|ram~1180_combout  = (\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1177_combout )))) # (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1179_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1177_combout ),
	.datad(\RAM_USAVEL|ram~1179_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1180_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1180 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1183 (
// Equation(s):
// \RAM_USAVEL|ram~1183_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1180_combout  & (\RAM_USAVEL|ram~1182_combout )) # (!\RAM_USAVEL|ram~1180_combout  & ((\RAM_USAVEL|ram~1175_combout ))))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1180_combout ))))

	.dataa(\RAM_USAVEL|ram~1182_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1175_combout ),
	.datad(\RAM_USAVEL|ram~1180_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1183_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1183 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1194 (
// Equation(s):
// \RAM_USAVEL|ram~1194_combout  = (\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1183_combout ) # (\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1193_combout  & ((!\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~1193_combout ),
	.datab(\RAM_USAVEL|ram~1183_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1194_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1194 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1951 (
// Equation(s):
// \RAM_USAVEL|ram~1951_combout  = (\RAM_USAVEL|ram~1937_combout  & (\RAM_USAVEL|ram~1786_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(\RAM_USAVEL|ram~1786_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1951_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1951 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N17
dffeas \RAM_USAVEL|ram~889 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~889 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1954 (
// Equation(s):
// \RAM_USAVEL|ram~1954_combout  = (\RAM_USAVEL|ram~1939_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1786_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1786_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1954_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1954 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y12_N25
dffeas \RAM_USAVEL|ram~905 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~905 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1952 (
// Equation(s):
// \RAM_USAVEL|ram~1952_combout  = (\RAM_USAVEL|ram~1791_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1939_combout ))

	.dataa(\RAM_USAVEL|ram~1791_combout ),
	.datab(\DECODER|HabRAM_write~0_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1939_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1952_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1952 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y12_N5
dffeas \RAM_USAVEL|ram~841 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~841 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~841 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1953 (
// Equation(s):
// \RAM_USAVEL|ram~1953_combout  = (\RAM_USAVEL|ram~1937_combout  & (\RAM_USAVEL|ram~1791_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1937_combout ),
	.datac(\RAM_USAVEL|ram~1791_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1953_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1953 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N31
dffeas \RAM_USAVEL|ram~825 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~825 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~825 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1171 (
// Equation(s):
// \RAM_USAVEL|ram~1171_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~841_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~825_q 
// )))))

	.dataa(\RAM_USAVEL|ram~841_q ),
	.datab(\RAM_USAVEL|ram~825_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1171_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1171 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1172 (
// Equation(s):
// \RAM_USAVEL|ram~1172_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1171_combout  & ((\RAM_USAVEL|ram~905_q ))) # (!\RAM_USAVEL|ram~1171_combout  & (\RAM_USAVEL|ram~889_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1171_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~889_q ),
	.datac(\RAM_USAVEL|ram~905_q ),
	.datad(\RAM_USAVEL|ram~1171_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1172_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1172 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1938 (
// Equation(s):
// \RAM_USAVEL|ram~1938_combout  = (\RAM_USAVEL|ram~1937_combout  & (\RAM_USAVEL|ram~1725_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(\RAM_USAVEL|ram~1725_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1938_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1938 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N27
dffeas \RAM_USAVEL|ram~377 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~377 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1942 (
// Equation(s):
// \RAM_USAVEL|ram~1942_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1725_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(gnd),
	.datac(\RAM_USAVEL|ram~1725_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1942_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1942 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N19
dffeas \RAM_USAVEL|ram~393 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~393 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~329feeder (
// Equation(s):
// \RAM_USAVEL|ram~329feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~329feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1940 (
// Equation(s):
// \RAM_USAVEL|ram~1940_combout  = (\RAM_USAVEL|ram~1728_combout  & (\RAM_USAVEL|ram~1939_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1728_combout ),
	.datac(\RAM_USAVEL|ram~1939_combout ),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1940_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1940 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y12_N25
dffeas \RAM_USAVEL|ram~329 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~329 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1941 (
// Equation(s):
// \RAM_USAVEL|ram~1941_combout  = (\DECODER|HabRAM_write~0_combout  & (\RAM_USAVEL|ram~1937_combout  & \RAM_USAVEL|ram~1728_combout ))

	.dataa(\DECODER|HabRAM_write~0_combout ),
	.datab(\RAM_USAVEL|ram~1937_combout ),
	.datac(gnd),
	.datad(\RAM_USAVEL|ram~1728_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1941_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1941 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N21
dffeas \RAM_USAVEL|ram~313 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~313 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1164 (
// Equation(s):
// \RAM_USAVEL|ram~1164_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~329_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~313_q 
// )))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~329_q ),
	.datac(\RAM_USAVEL|ram~313_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1164_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1164 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1165 (
// Equation(s):
// \RAM_USAVEL|ram~1165_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1164_combout  & ((\RAM_USAVEL|ram~393_q ))) # (!\RAM_USAVEL|ram~1164_combout  & (\RAM_USAVEL|ram~377_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1164_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~377_q ),
	.datac(\RAM_USAVEL|ram~393_q ),
	.datad(\RAM_USAVEL|ram~1164_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1165_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1165 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1947 (
// Equation(s):
// \RAM_USAVEL|ram~1947_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1761_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(gnd),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1761_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1947_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1947 .lut_mask = 16'hA000;
defparam \RAM_USAVEL|ram~1947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N15
dffeas \RAM_USAVEL|ram~121 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~121 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1950 (
// Equation(s):
// \RAM_USAVEL|ram~1950_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1761_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\RAM_USAVEL|ram~1761_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1950_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1950 .lut_mask = 16'h8080;
defparam \RAM_USAVEL|ram~1950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N11
dffeas \RAM_USAVEL|ram~137 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~137 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~73feeder (
// Equation(s):
// \RAM_USAVEL|ram~73feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~73feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1948 (
// Equation(s):
// \RAM_USAVEL|ram~1948_combout  = (\RAM_USAVEL|ram~1771_combout  & (\RAM_USAVEL|ram~1939_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1771_combout ),
	.datab(\RAM_USAVEL|ram~1939_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1948_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1948 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N1
dffeas \RAM_USAVEL|ram~73 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~73 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1949 (
// Equation(s):
// \RAM_USAVEL|ram~1949_combout  = (\RAM_USAVEL|ram~1937_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1771_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1937_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1771_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1949_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1949 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N21
dffeas \RAM_USAVEL|ram~57 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~57 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1168 (
// Equation(s):
// \RAM_USAVEL|ram~1168_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~73_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~57_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~73_q ),
	.datac(\RAM_USAVEL|ram~57_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1168_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1168 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1169 (
// Equation(s):
// \RAM_USAVEL|ram~1169_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1168_combout  & ((\RAM_USAVEL|ram~137_q ))) # (!\RAM_USAVEL|ram~1168_combout  & (\RAM_USAVEL|ram~121_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1168_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~121_q ),
	.datac(\RAM_USAVEL|ram~137_q ),
	.datad(\RAM_USAVEL|ram~1168_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1169_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1169 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1943 (
// Equation(s):
// \RAM_USAVEL|ram~1943_combout  = (\RAM_USAVEL|ram~1937_combout  & (\RAM_USAVEL|ram~1741_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1937_combout ),
	.datab(\RAM_USAVEL|ram~1741_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1943_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1943 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y13_N5
dffeas \RAM_USAVEL|ram~633 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~633 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1946 (
// Equation(s):
// \RAM_USAVEL|ram~1946_combout  = (\RAM_USAVEL|ram~1939_combout  & (\RAM_USAVEL|ram~1741_combout  & \DECODER|HabRAM_write~0_combout ))

	.dataa(\RAM_USAVEL|ram~1939_combout ),
	.datab(\RAM_USAVEL|ram~1741_combout ),
	.datac(gnd),
	.datad(\DECODER|HabRAM_write~0_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1946_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1946 .lut_mask = 16'h8800;
defparam \RAM_USAVEL|ram~1946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y13_N21
dffeas \RAM_USAVEL|ram~649 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~649 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~585feeder (
// Equation(s):
// \RAM_USAVEL|ram~585feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~585feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~585feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~585feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1944 (
// Equation(s):
// \RAM_USAVEL|ram~1944_combout  = (\RAM_USAVEL|ram~1751_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1939_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1939_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1944_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1944 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N17
dffeas \RAM_USAVEL|ram~585 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~585feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~585 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~569feeder (
// Equation(s):
// \RAM_USAVEL|ram~569feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~569feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~569feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~569feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1945 (
// Equation(s):
// \RAM_USAVEL|ram~1945_combout  = (\RAM_USAVEL|ram~1751_combout  & (\DECODER|HabRAM_write~0_combout  & \RAM_USAVEL|ram~1937_combout ))

	.dataa(gnd),
	.datab(\RAM_USAVEL|ram~1751_combout ),
	.datac(\DECODER|HabRAM_write~0_combout ),
	.datad(\RAM_USAVEL|ram~1937_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1945_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1945 .lut_mask = 16'hC000;
defparam \RAM_USAVEL|ram~1945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N19
dffeas \RAM_USAVEL|ram~569 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~569 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1166 (
// Equation(s):
// \RAM_USAVEL|ram~1166_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~585_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~569_q 
// )))))

	.dataa(\RAM_USAVEL|ram~585_q ),
	.datab(\RAM_USAVEL|ram~569_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1166_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1166 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1167 (
// Equation(s):
// \RAM_USAVEL|ram~1167_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1166_combout  & ((\RAM_USAVEL|ram~649_q ))) # (!\RAM_USAVEL|ram~1166_combout  & (\RAM_USAVEL|ram~633_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1166_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~633_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~649_q ),
	.datad(\RAM_USAVEL|ram~1166_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1167_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1167 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1170 (
// Equation(s):
// \RAM_USAVEL|ram~1170_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1167_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1169_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1169_combout ),
	.datad(\RAM_USAVEL|ram~1167_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1170_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1170 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1173 (
// Equation(s):
// \RAM_USAVEL|ram~1173_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1170_combout  & (\RAM_USAVEL|ram~1172_combout )) # (!\RAM_USAVEL|ram~1170_combout  & ((\RAM_USAVEL|ram~1165_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1170_combout ))))

	.dataa(\RAM_USAVEL|ram~1172_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1165_combout ),
	.datad(\RAM_USAVEL|ram~1170_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1173_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1173 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1205 (
// Equation(s):
// \RAM_USAVEL|ram~1205_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1194_combout  & (\RAM_USAVEL|ram~1204_combout )) # (!\RAM_USAVEL|ram~1194_combout  & ((\RAM_USAVEL|ram~1173_combout ))))) # (!\CPU|ROM|memROM~38_combout  & 
// (((\RAM_USAVEL|ram~1194_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~1204_combout ),
	.datac(\RAM_USAVEL|ram~1194_combout ),
	.datad(\RAM_USAVEL|ram~1173_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1205_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1205 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1206 (
// Equation(s):
// \RAM_USAVEL|ram~1206_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1163_combout  & ((\RAM_USAVEL|ram~1205_combout ))) # (!\RAM_USAVEL|ram~1163_combout  & (\RAM_USAVEL|ram~1078_combout )))) # (!\CPU|ROM|memROM~81_combout  & 
// (\RAM_USAVEL|ram~1163_combout ))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~1163_combout ),
	.datac(\RAM_USAVEL|ram~1078_combout ),
	.datad(\RAM_USAVEL|ram~1205_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1206_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1206 .lut_mask = 16'hEC64;
defparam \RAM_USAVEL|ram~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N16
cycloneive_lcell_comb \CPU|MUX|saida_MUX[0]~1 (
// Equation(s):
// \CPU|MUX|saida_MUX[0]~1_combout  = (\CPU|MUX|saida_MUX[0]~0_combout ) # ((\CPU|ACU|DOUT[3]~0_combout  & \RAM_USAVEL|ram~1206_combout ))

	.dataa(\CPU|ACU|DOUT[3]~0_combout ),
	.datab(gnd),
	.datac(\CPU|MUX|saida_MUX[0]~0_combout ),
	.datad(\RAM_USAVEL|ram~1206_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[0]~1 .lut_mask = 16'hFAF0;
defparam \CPU|MUX|saida_MUX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N20
cycloneive_lcell_comb \CPU|ROM|memROM~176 (
// Equation(s):
// \CPU|ROM|memROM~176_combout  = (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [6]))) # (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [1] $ (\CPU|PC|DOUT [6] $ 
// (\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~176_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~176 .lut_mask = 16'h499E;
defparam \CPU|ROM|memROM~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N22
cycloneive_lcell_comb \CPU|ROM|memROM~177 (
// Equation(s):
// \CPU|ROM|memROM~177_combout  = (\CPU|PC|DOUT [6] & (((\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [0]))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~177_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~177 .lut_mask = 16'h0ACA;
defparam \CPU|ROM|memROM~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N16
cycloneive_lcell_comb \CPU|ROM|memROM~178 (
// Equation(s):
// \CPU|ROM|memROM~178_combout  = (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [6]))) # (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [6]) # (!\CPU|PC|DOUT [3]))))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [1]) # (\CPU|PC|DOUT [6] $ 
// (\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~178_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~178 .lut_mask = 16'hED7E;
defparam \CPU|ROM|memROM~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N14
cycloneive_lcell_comb \CPU|ROM|memROM~179 (
// Equation(s):
// \CPU|ROM|memROM~179_combout  = (\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~177_combout ) # ((\CPU|PC|DOUT [5])))) # (!\CPU|PC|DOUT [4] & (((!\CPU|PC|DOUT [5] & !\CPU|ROM|memROM~178_combout ))))

	.dataa(\CPU|ROM|memROM~177_combout ),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|ROM|memROM~178_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~179_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~179 .lut_mask = 16'hC8CB;
defparam \CPU|ROM|memROM~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N0
cycloneive_lcell_comb \CPU|ROM|memROM~180 (
// Equation(s):
// \CPU|ROM|memROM~180_combout  = (\CPU|PC|DOUT [0] & (((\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [3])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~180_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~180 .lut_mask = 16'hAB22;
defparam \CPU|ROM|memROM~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N30
cycloneive_lcell_comb \CPU|ROM|memROM~181 (
// Equation(s):
// \CPU|ROM|memROM~181_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~179_combout  & ((!\CPU|ROM|memROM~180_combout ))) # (!\CPU|ROM|memROM~179_combout  & (!\CPU|ROM|memROM~176_combout )))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~179_combout ))))

	.dataa(\CPU|ROM|memROM~176_combout ),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~179_combout ),
	.datad(\CPU|ROM|memROM~180_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~181_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~181 .lut_mask = 16'h34F4;
defparam \CPU|ROM|memROM~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N8
cycloneive_lcell_comb \CPU|ROM|memROM~174 (
// Equation(s):
// \CPU|ROM|memROM~174_combout  = (\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT [6] & \CPU|PC|DOUT [0])))) # (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [3]) # (\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~174_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~174 .lut_mask = 16'hC302;
defparam \CPU|ROM|memROM~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N18
cycloneive_lcell_comb \CPU|ROM|memROM~171 (
// Equation(s):
// \CPU|ROM|memROM~171_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [6]))))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~171_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~171 .lut_mask = 16'h67C0;
defparam \CPU|ROM|memROM~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N4
cycloneive_lcell_comb \CPU|ROM|memROM~172 (
// Equation(s):
// \CPU|ROM|memROM~172_combout  = (\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [0] $ (((!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [1]))))) # (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & !\CPU|PC|DOUT [1])))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~172_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~172 .lut_mask = 16'h90A4;
defparam \CPU|ROM|memROM~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N30
cycloneive_lcell_comb \CPU|ROM|memROM~173 (
// Equation(s):
// \CPU|ROM|memROM~173_combout  = (\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~171_combout ) # ((\CPU|PC|DOUT [5])))) # (!\CPU|PC|DOUT [4] & (((\CPU|ROM|memROM~172_combout  & !\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|ROM|memROM~171_combout ),
	.datac(\CPU|ROM|memROM~172_combout ),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~173_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~173 .lut_mask = 16'hAAD8;
defparam \CPU|ROM|memROM~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N16
cycloneive_lcell_comb \CPU|ROM|memROM~170 (
// Equation(s):
// \CPU|ROM|memROM~170_combout  = (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [0])))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~170_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~170 .lut_mask = 16'h0001;
defparam \CPU|ROM|memROM~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N10
cycloneive_lcell_comb \CPU|ROM|memROM~175 (
// Equation(s):
// \CPU|ROM|memROM~175_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~173_combout  & (\CPU|ROM|memROM~174_combout )) # (!\CPU|ROM|memROM~173_combout  & ((\CPU|ROM|memROM~170_combout ))))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~173_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~174_combout ),
	.datac(\CPU|ROM|memROM~173_combout ),
	.datad(\CPU|ROM|memROM~170_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~175_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~175 .lut_mask = 16'hDAD0;
defparam \CPU|ROM|memROM~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N12
cycloneive_lcell_comb \CPU|ROM|memROM~182 (
// Equation(s):
// \CPU|ROM|memROM~182_combout  = (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [7]) # ((\CPU|ROM|memROM~175_combout )))) # (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [7] & (\CPU|ROM|memROM~181_combout )))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~181_combout ),
	.datad(\CPU|ROM|memROM~175_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~182_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~182 .lut_mask = 16'hBA98;
defparam \CPU|ROM|memROM~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N26
cycloneive_lcell_comb \CPU|ROM|memROM~183 (
// Equation(s):
// \CPU|ROM|memROM~183_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT [3] & \CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [4] & ((!\CPU|PC|DOUT [0])))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~183_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~183 .lut_mask = 16'h0844;
defparam \CPU|ROM|memROM~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N2
cycloneive_lcell_comb \CPU|ROM|memROM~169 (
// Equation(s):
// \CPU|ROM|memROM~169_combout  = (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [4] $ (\CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] $ (((!\CPU|PC|DOUT [4] & \CPU|PC|DOUT [1])))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~169_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~169 .lut_mask = 16'h6B04;
defparam \CPU|ROM|memROM~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N28
cycloneive_lcell_comb \CPU|ROM|memROM~190 (
// Equation(s):
// \CPU|ROM|memROM~190_combout  = (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & ((\CPU|ROM|memROM~169_combout ) # (\CPU|ROM|memROM~182_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~169_combout ),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|ROM|memROM~182_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~190_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~190 .lut_mask = 16'h0504;
defparam \CPU|ROM|memROM~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y16_N22
cycloneive_lcell_comb \CPU|ROM|memROM~191 (
// Equation(s):
// \CPU|ROM|memROM~191_combout  = (\CPU|PC|DOUT [7] & (\CPU|ROM|memROM~190_combout  & ((\CPU|ROM|memROM~183_combout ) # (!\CPU|ROM|memROM~182_combout )))) # (!\CPU|PC|DOUT [7] & (\CPU|ROM|memROM~182_combout ))

	.dataa(\CPU|ROM|memROM~182_combout ),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~183_combout ),
	.datad(\CPU|ROM|memROM~190_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~191_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~191 .lut_mask = 16'hE622;
defparam \CPU|ROM|memROM~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y9_N17
dffeas \CPU|ACU|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|MUX|saida_MUX[0]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|ROM|memROM~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ACU|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ACU|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|ACU|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N20
cycloneive_lcell_comb \CPU|ULA|Add0~2 (
// Equation(s):
// \CPU|ULA|Add0~2_combout  = (\CPU|ACU|DOUT [1] & ((\CPU|ROM|memROM~81_combout  & (\CPU|ULA|Add0~1  & VCC)) # (!\CPU|ROM|memROM~81_combout  & (!\CPU|ULA|Add0~1 )))) # (!\CPU|ACU|DOUT [1] & ((\CPU|ROM|memROM~81_combout  & (!\CPU|ULA|Add0~1 )) # 
// (!\CPU|ROM|memROM~81_combout  & ((\CPU|ULA|Add0~1 ) # (GND)))))
// \CPU|ULA|Add0~3  = CARRY((\CPU|ACU|DOUT [1] & (!\CPU|ROM|memROM~81_combout  & !\CPU|ULA|Add0~1 )) # (!\CPU|ACU|DOUT [1] & ((!\CPU|ULA|Add0~1 ) # (!\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ACU|DOUT [1]),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~1 ),
	.combout(\CPU|ULA|Add0~2_combout ),
	.cout(\CPU|ULA|Add0~3 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~2 .lut_mask = 16'h9617;
defparam \CPU|ULA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N26
cycloneive_lcell_comb \CPU|MUX|saida_MUX[1]~2 (
// Equation(s):
// \CPU|MUX|saida_MUX[1]~2_combout  = (\CPU|ROM|memROM~159_combout  & ((\CPU|ROM|memROM~168_combout  & (\CPU|ROM|memROM~81_combout )) # (!\CPU|ROM|memROM~168_combout  & ((\CPU|ULA|Add0~2_combout )))))

	.dataa(\CPU|ROM|memROM~168_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\CPU|ROM|memROM~159_combout ),
	.datad(\CPU|ULA|Add0~2_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[1]~2 .lut_mask = 16'hD080;
defparam \CPU|MUX|saida_MUX[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N31
dffeas \RAM_USAVEL|ram~938 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~938 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y6_N29
dffeas \RAM_USAVEL|ram~930 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~930 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~930 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~934feeder (
// Equation(s):
// \RAM_USAVEL|ram~934feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~934feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N21
dffeas \RAM_USAVEL|ram~934 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~934 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y6_N11
dffeas \RAM_USAVEL|ram~926 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~926 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~926 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1238 (
// Equation(s):
// \RAM_USAVEL|ram~1238_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~934_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~926_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~934_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~926_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1238_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1238 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1239 (
// Equation(s):
// \RAM_USAVEL|ram~1239_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1238_combout  & (\RAM_USAVEL|ram~938_q )) # (!\RAM_USAVEL|ram~1238_combout  & ((\RAM_USAVEL|ram~930_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1238_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~938_q ),
	.datac(\RAM_USAVEL|ram~930_q ),
	.datad(\RAM_USAVEL|ram~1238_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1239_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1239 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~422feeder (
// Equation(s):
// \RAM_USAVEL|ram~422feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~422feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~422feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~422feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y12_N25
dffeas \RAM_USAVEL|ram~422 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~422 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N7
dffeas \RAM_USAVEL|ram~426 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~426 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~418feeder (
// Equation(s):
// \RAM_USAVEL|ram~418feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~418feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N27
dffeas \RAM_USAVEL|ram~418 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~418 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~418 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N13
dffeas \RAM_USAVEL|ram~414 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~414 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1242 (
// Equation(s):
// \RAM_USAVEL|ram~1242_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~418_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~414_q )))))

	.dataa(\RAM_USAVEL|ram~418_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~414_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1242_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1242 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1243 (
// Equation(s):
// \RAM_USAVEL|ram~1243_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1242_combout  & ((\RAM_USAVEL|ram~426_q ))) # (!\RAM_USAVEL|ram~1242_combout  & (\RAM_USAVEL|ram~422_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1242_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~422_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~426_q ),
	.datad(\RAM_USAVEL|ram~1242_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1243_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1243 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~490feeder (
// Equation(s):
// \RAM_USAVEL|ram~490feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~490feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~490feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~490feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y10_N21
dffeas \RAM_USAVEL|ram~490 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~490feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~490 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~486feeder (
// Equation(s):
// \RAM_USAVEL|ram~486feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~486feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~486feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~486feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N27
dffeas \RAM_USAVEL|ram~486 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~486feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~486 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~482feeder (
// Equation(s):
// \RAM_USAVEL|ram~482feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~482feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~482feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~482feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N29
dffeas \RAM_USAVEL|ram~482 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~482feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~482 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y9_N21
dffeas \RAM_USAVEL|ram~478 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~478 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1240 (
// Equation(s):
// \RAM_USAVEL|ram~1240_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~482_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~478_q )))))

	.dataa(\RAM_USAVEL|ram~482_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~478_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1240_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1240 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1241 (
// Equation(s):
// \RAM_USAVEL|ram~1241_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1240_combout  & (\RAM_USAVEL|ram~490_q )) # (!\RAM_USAVEL|ram~1240_combout  & ((\RAM_USAVEL|ram~486_q ))))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1240_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~490_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~486_q ),
	.datad(\RAM_USAVEL|ram~1240_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1241_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1241 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1244 (
// Equation(s):
// \RAM_USAVEL|ram~1244_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1241_combout ))) # (!\CPU|ROM|memROM~24_combout  & 
// (\RAM_USAVEL|ram~1243_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1243_combout ),
	.datad(\RAM_USAVEL|ram~1241_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1244_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1244 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~994feeder (
// Equation(s):
// \RAM_USAVEL|ram~994feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~994feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~994feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~994feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N23
dffeas \RAM_USAVEL|ram~994 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~994feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~994 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1002feeder (
// Equation(s):
// \RAM_USAVEL|ram~1002feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1002feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1002feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1002feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N29
dffeas \RAM_USAVEL|ram~1002 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1002 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N17
dffeas \RAM_USAVEL|ram~990 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~990 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~998feeder (
// Equation(s):
// \RAM_USAVEL|ram~998feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~998feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~998feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~998feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N23
dffeas \RAM_USAVEL|ram~998 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~998feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~998 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~998 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1245 (
// Equation(s):
// \RAM_USAVEL|ram~1245_combout  = (\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~998_q ) # (\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~990_q  & ((!\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~990_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~998_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1245_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1245 .lut_mask = 16'hCCE2;
defparam \RAM_USAVEL|ram~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1246 (
// Equation(s):
// \RAM_USAVEL|ram~1246_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1245_combout  & ((\RAM_USAVEL|ram~1002_q ))) # (!\RAM_USAVEL|ram~1245_combout  & (\RAM_USAVEL|ram~994_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1245_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~994_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1002_q ),
	.datad(\RAM_USAVEL|ram~1245_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1246_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1246 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1247 (
// Equation(s):
// \RAM_USAVEL|ram~1247_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1244_combout  & ((\RAM_USAVEL|ram~1246_combout ))) # (!\RAM_USAVEL|ram~1244_combout  & (\RAM_USAVEL|ram~1239_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1244_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1239_combout ),
	.datac(\RAM_USAVEL|ram~1244_combout ),
	.datad(\RAM_USAVEL|ram~1246_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1247_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1247 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~618feeder (
// Equation(s):
// \RAM_USAVEL|ram~618feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~618feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~618feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~618feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y12_N31
dffeas \RAM_USAVEL|ram~618 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1985_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~618 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y12_N13
dffeas \RAM_USAVEL|ram~610 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~610 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y5_N11
dffeas \RAM_USAVEL|ram~614 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~614 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~614 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y12_N29
dffeas \RAM_USAVEL|ram~606 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~606 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1234 (
// Equation(s):
// \RAM_USAVEL|ram~1234_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~614_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~606_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~614_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~606_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1234_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1234 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1235 (
// Equation(s):
// \RAM_USAVEL|ram~1235_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1234_combout  & (\RAM_USAVEL|ram~618_q )) # (!\RAM_USAVEL|ram~1234_combout  & ((\RAM_USAVEL|ram~610_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1234_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~618_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~610_q ),
	.datad(\RAM_USAVEL|ram~1234_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1235_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1235 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~102feeder (
// Equation(s):
// \RAM_USAVEL|ram~102feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~102feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N17
dffeas \RAM_USAVEL|ram~102 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~102 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y12_N21
dffeas \RAM_USAVEL|ram~106 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1987_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~106 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~98feeder (
// Equation(s):
// \RAM_USAVEL|ram~98feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~98feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N25
dffeas \RAM_USAVEL|ram~98 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~98 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y12_N27
dffeas \RAM_USAVEL|ram~94 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~94 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1229 (
// Equation(s):
// \RAM_USAVEL|ram~1229_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~98_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~94_q )))))

	.dataa(\RAM_USAVEL|ram~98_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~94_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1229_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1229 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1230 (
// Equation(s):
// \RAM_USAVEL|ram~1230_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1229_combout  & ((\RAM_USAVEL|ram~106_q ))) # (!\RAM_USAVEL|ram~1229_combout  & (\RAM_USAVEL|ram~102_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1229_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~102_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~106_q ),
	.datad(\RAM_USAVEL|ram~1229_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1230_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1230 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y7_N13
dffeas \RAM_USAVEL|ram~38 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~38 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y12_N25
dffeas \RAM_USAVEL|ram~42 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1979_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~42 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~34feeder (
// Equation(s):
// \RAM_USAVEL|ram~34feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~34feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N21
dffeas \RAM_USAVEL|ram~34 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~34 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y12_N11
dffeas \RAM_USAVEL|ram~30 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~30 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1231 (
// Equation(s):
// \RAM_USAVEL|ram~1231_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~34_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~30_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~34_q ),
	.datac(\RAM_USAVEL|ram~30_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1231_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1231 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1232 (
// Equation(s):
// \RAM_USAVEL|ram~1232_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1231_combout  & ((\RAM_USAVEL|ram~42_q ))) # (!\RAM_USAVEL|ram~1231_combout  & (\RAM_USAVEL|ram~38_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1231_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~38_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~42_q ),
	.datad(\RAM_USAVEL|ram~1231_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1232_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1232 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1233 (
// Equation(s):
// \RAM_USAVEL|ram~1233_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1230_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1232_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1230_combout ),
	.datad(\RAM_USAVEL|ram~1232_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1233_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1233 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N23
dffeas \RAM_USAVEL|ram~554 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1977_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~554 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y14_N5
dffeas \RAM_USAVEL|ram~546 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~546 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y8_N23
dffeas \RAM_USAVEL|ram~550 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~550 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y12_N7
dffeas \RAM_USAVEL|ram~542 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~542 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1227 (
// Equation(s):
// \RAM_USAVEL|ram~1227_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~550_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~542_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~550_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~542_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1227_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1227 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1228 (
// Equation(s):
// \RAM_USAVEL|ram~1228_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1227_combout  & (\RAM_USAVEL|ram~554_q )) # (!\RAM_USAVEL|ram~1227_combout  & ((\RAM_USAVEL|ram~546_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1227_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~554_q ),
	.datac(\RAM_USAVEL|ram~546_q ),
	.datad(\RAM_USAVEL|ram~1227_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1228_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1228 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1236 (
// Equation(s):
// \RAM_USAVEL|ram~1236_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1233_combout  & (\RAM_USAVEL|ram~1235_combout )) # (!\RAM_USAVEL|ram~1233_combout  & ((\RAM_USAVEL|ram~1228_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1233_combout ))))

	.dataa(\RAM_USAVEL|ram~1235_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1233_combout ),
	.datad(\RAM_USAVEL|ram~1228_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1236_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1236 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N5
dffeas \RAM_USAVEL|ram~682 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~682 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N21
dffeas \RAM_USAVEL|ram~674 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~674 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y8_N21
dffeas \RAM_USAVEL|ram~678 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~678 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y8_N1
dffeas \RAM_USAVEL|ram~670 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~670 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~670 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1217 (
// Equation(s):
// \RAM_USAVEL|ram~1217_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~678_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~670_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~678_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~670_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1217_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1217 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1218 (
// Equation(s):
// \RAM_USAVEL|ram~1218_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1217_combout  & (\RAM_USAVEL|ram~682_q )) # (!\RAM_USAVEL|ram~1217_combout  & ((\RAM_USAVEL|ram~674_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1217_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~682_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~674_q ),
	.datad(\RAM_USAVEL|ram~1217_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1218_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1218 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N25
dffeas \RAM_USAVEL|ram~230 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~230 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~226feeder (
// Equation(s):
// \RAM_USAVEL|ram~226feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~226feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N27
dffeas \RAM_USAVEL|ram~226 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~226 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y9_N11
dffeas \RAM_USAVEL|ram~222 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~222 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~222 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1219 (
// Equation(s):
// \RAM_USAVEL|ram~1219_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~226_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~222_q )))))

	.dataa(\RAM_USAVEL|ram~226_q ),
	.datab(\RAM_USAVEL|ram~222_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1219_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1219 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N31
dffeas \RAM_USAVEL|ram~234 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~234 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1220 (
// Equation(s):
// \RAM_USAVEL|ram~1220_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1219_combout  & ((\RAM_USAVEL|ram~234_q ))) # (!\RAM_USAVEL|ram~1219_combout  & (\RAM_USAVEL|ram~230_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1219_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~230_q ),
	.datac(\RAM_USAVEL|ram~1219_combout ),
	.datad(\RAM_USAVEL|ram~234_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1220_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1220 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y12_N13
dffeas \RAM_USAVEL|ram~166 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~166 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N23
dffeas \RAM_USAVEL|ram~170 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~170 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~162feeder (
// Equation(s):
// \RAM_USAVEL|ram~162feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~162feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N25
dffeas \RAM_USAVEL|ram~162 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~162 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y12_N23
dffeas \RAM_USAVEL|ram~158 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~158 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1221 (
// Equation(s):
// \RAM_USAVEL|ram~1221_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~162_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~158_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~162_q ),
	.datac(\RAM_USAVEL|ram~158_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1221_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1221 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1222 (
// Equation(s):
// \RAM_USAVEL|ram~1222_combout  = (\RAM_USAVEL|ram~1221_combout  & (((\RAM_USAVEL|ram~170_q ) # (!\CPU|ROM|memROM~81_combout )))) # (!\RAM_USAVEL|ram~1221_combout  & (\RAM_USAVEL|ram~166_q  & ((\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~166_q ),
	.datab(\RAM_USAVEL|ram~170_q ),
	.datac(\RAM_USAVEL|ram~1221_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1222_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1222 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1223 (
// Equation(s):
// \RAM_USAVEL|ram~1223_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1220_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1222_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1220_combout ),
	.datad(\RAM_USAVEL|ram~1222_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1223_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1223 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~738feeder (
// Equation(s):
// \RAM_USAVEL|ram~738feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~738feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y13_N25
dffeas \RAM_USAVEL|ram~738 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~738 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y6_N23
dffeas \RAM_USAVEL|ram~746 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~746 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~746 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~742feeder (
// Equation(s):
// \RAM_USAVEL|ram~742feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~742feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~742feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~742feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N5
dffeas \RAM_USAVEL|ram~742 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~742 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y6_N21
dffeas \RAM_USAVEL|ram~734 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~734 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1224 (
// Equation(s):
// \RAM_USAVEL|ram~1224_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~742_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~734_q )))))

	.dataa(\RAM_USAVEL|ram~742_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~734_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1224_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1224 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1225 (
// Equation(s):
// \RAM_USAVEL|ram~1225_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1224_combout  & ((\RAM_USAVEL|ram~746_q ))) # (!\RAM_USAVEL|ram~1224_combout  & (\RAM_USAVEL|ram~738_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1224_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~738_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~746_q ),
	.datad(\RAM_USAVEL|ram~1224_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1225_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1225 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1226 (
// Equation(s):
// \RAM_USAVEL|ram~1226_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1223_combout  & ((\RAM_USAVEL|ram~1225_combout ))) # (!\RAM_USAVEL|ram~1223_combout  & (\RAM_USAVEL|ram~1218_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1223_combout ))))

	.dataa(\RAM_USAVEL|ram~1218_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1223_combout ),
	.datad(\RAM_USAVEL|ram~1225_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1226_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1226 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1237 (
// Equation(s):
// \RAM_USAVEL|ram~1237_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1226_combout ))) # (!\CPU|ROM|memROM~44_combout  & 
// (\RAM_USAVEL|ram~1236_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1236_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1226_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1237_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1237 .lut_mask = 16'hF4A4;
defparam \RAM_USAVEL|ram~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y12_N17
dffeas \RAM_USAVEL|ram~810 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1980_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~810 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~802feeder (
// Equation(s):
// \RAM_USAVEL|ram~802feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~802feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~802feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~802feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N11
dffeas \RAM_USAVEL|ram~802 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~802 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y8_N5
dffeas \RAM_USAVEL|ram~806 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~806 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y10_N9
dffeas \RAM_USAVEL|ram~798 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~798 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1207 (
// Equation(s):
// \RAM_USAVEL|ram~1207_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~806_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~798_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~806_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~798_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1207_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1207 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1208 (
// Equation(s):
// \RAM_USAVEL|ram~1208_combout  = (\RAM_USAVEL|ram~1207_combout  & ((\RAM_USAVEL|ram~810_q ) # ((!\CPU|ROM|memROM~95_combout )))) # (!\RAM_USAVEL|ram~1207_combout  & (((\RAM_USAVEL|ram~802_q  & \CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~810_q ),
	.datab(\RAM_USAVEL|ram~802_q ),
	.datac(\RAM_USAVEL|ram~1207_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1208_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1208 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~874feeder (
// Equation(s):
// \RAM_USAVEL|ram~874feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~874feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N11
dffeas \RAM_USAVEL|ram~874 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1988_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~874 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~866feeder (
// Equation(s):
// \RAM_USAVEL|ram~866feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~866feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N17
dffeas \RAM_USAVEL|ram~866 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~866 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y5_N7
dffeas \RAM_USAVEL|ram~870 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~870 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y10_N13
dffeas \RAM_USAVEL|ram~862 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~862 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1214 (
// Equation(s):
// \RAM_USAVEL|ram~1214_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~870_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((!\CPU|ROM|memROM~95_combout  & \RAM_USAVEL|ram~862_q ))))

	.dataa(\RAM_USAVEL|ram~870_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\RAM_USAVEL|ram~862_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1214_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1214 .lut_mask = 16'hCBC8;
defparam \RAM_USAVEL|ram~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1215 (
// Equation(s):
// \RAM_USAVEL|ram~1215_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1214_combout  & (\RAM_USAVEL|ram~874_q )) # (!\RAM_USAVEL|ram~1214_combout  & ((\RAM_USAVEL|ram~866_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1214_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~874_q ),
	.datac(\RAM_USAVEL|ram~866_q ),
	.datad(\RAM_USAVEL|ram~1214_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1215_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1215 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y12_N25
dffeas \RAM_USAVEL|ram~294 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~294 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N13
dffeas \RAM_USAVEL|ram~298 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~298 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~286feeder (
// Equation(s):
// \RAM_USAVEL|ram~286feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~286feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~286feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~286feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y12_N15
dffeas \RAM_USAVEL|ram~286 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~286feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~286 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~290feeder (
// Equation(s):
// \RAM_USAVEL|ram~290feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~290feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N13
dffeas \RAM_USAVEL|ram~290 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~290 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y12_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1211 (
// Equation(s):
// \RAM_USAVEL|ram~1211_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~290_q ))) # (!\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~286_q ))))

	.dataa(\RAM_USAVEL|ram~286_q ),
	.datab(\RAM_USAVEL|ram~290_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1211_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1211 .lut_mask = 16'hFC0A;
defparam \RAM_USAVEL|ram~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1212 (
// Equation(s):
// \RAM_USAVEL|ram~1212_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1211_combout  & ((\RAM_USAVEL|ram~298_q ))) # (!\RAM_USAVEL|ram~1211_combout  & (\RAM_USAVEL|ram~294_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1211_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~294_q ),
	.datac(\RAM_USAVEL|ram~298_q ),
	.datad(\RAM_USAVEL|ram~1211_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1212_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1212 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~362feeder (
// Equation(s):
// \RAM_USAVEL|ram~362feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~362feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y10_N31
dffeas \RAM_USAVEL|ram~362 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1986_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~362 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~358feeder (
// Equation(s):
// \RAM_USAVEL|ram~358feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~358feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y10_N25
dffeas \RAM_USAVEL|ram~358 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~358 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y10_N25
dffeas \RAM_USAVEL|ram~354 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~354 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~350feeder (
// Equation(s):
// \RAM_USAVEL|ram~350feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~350feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y10_N17
dffeas \RAM_USAVEL|ram~350 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~350 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1209 (
// Equation(s):
// \RAM_USAVEL|ram~1209_combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~95_combout )) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~354_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~350_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~354_q ),
	.datad(\RAM_USAVEL|ram~350_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1209_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1209 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1210 (
// Equation(s):
// \RAM_USAVEL|ram~1210_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1209_combout  & (\RAM_USAVEL|ram~362_q )) # (!\RAM_USAVEL|ram~1209_combout  & ((\RAM_USAVEL|ram~358_q ))))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1209_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~362_q ),
	.datab(\RAM_USAVEL|ram~358_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\RAM_USAVEL|ram~1209_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1210_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1210 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1213 (
// Equation(s):
// \RAM_USAVEL|ram~1213_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1210_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1212_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1212_combout ),
	.datad(\RAM_USAVEL|ram~1210_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1213_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1213 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1216 (
// Equation(s):
// \RAM_USAVEL|ram~1216_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1213_combout  & ((\RAM_USAVEL|ram~1215_combout ))) # (!\RAM_USAVEL|ram~1213_combout  & (\RAM_USAVEL|ram~1208_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1213_combout ))))

	.dataa(\RAM_USAVEL|ram~1208_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1215_combout ),
	.datad(\RAM_USAVEL|ram~1213_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1216_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1216 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1248 (
// Equation(s):
// \RAM_USAVEL|ram~1248_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1237_combout  & (\RAM_USAVEL|ram~1247_combout )) # (!\RAM_USAVEL|ram~1237_combout  & ((\RAM_USAVEL|ram~1216_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1237_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1247_combout ),
	.datac(\RAM_USAVEL|ram~1237_combout ),
	.datad(\RAM_USAVEL|ram~1216_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1248_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1248 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N25
dffeas \RAM_USAVEL|ram~902 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~902 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N23
dffeas \RAM_USAVEL|ram~838 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~838 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~326feeder (
// Equation(s):
// \RAM_USAVEL|ram~326feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~326feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~326feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~326feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N29
dffeas \RAM_USAVEL|ram~326 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~326feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~326 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1334 (
// Equation(s):
// \RAM_USAVEL|ram~1334_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~838_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~326_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~838_q ),
	.datac(\RAM_USAVEL|ram~326_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1334_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1334 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y12_N23
dffeas \RAM_USAVEL|ram~390 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~390 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1335 (
// Equation(s):
// \RAM_USAVEL|ram~1335_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1334_combout  & (\RAM_USAVEL|ram~902_q )) # (!\RAM_USAVEL|ram~1334_combout  & ((\RAM_USAVEL|ram~390_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1334_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~902_q ),
	.datac(\RAM_USAVEL|ram~1334_combout ),
	.datad(\RAM_USAVEL|ram~390_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1335_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1335 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y12_N27
dffeas \RAM_USAVEL|ram~906 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~906 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N31
dffeas \RAM_USAVEL|ram~842 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~842 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N11
dffeas \RAM_USAVEL|ram~330 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~330 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~394feeder (
// Equation(s):
// \RAM_USAVEL|ram~394feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~394feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N15
dffeas \RAM_USAVEL|ram~394 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~394 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1341 (
// Equation(s):
// \RAM_USAVEL|ram~1341_combout  = (\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~394_q ) # (\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~330_q  & ((!\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~330_q ),
	.datab(\RAM_USAVEL|ram~394_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1341_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1341 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1342 (
// Equation(s):
// \RAM_USAVEL|ram~1342_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1341_combout  & (\RAM_USAVEL|ram~906_q )) # (!\RAM_USAVEL|ram~1341_combout  & ((\RAM_USAVEL|ram~842_q ))))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1341_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~906_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~842_q ),
	.datad(\RAM_USAVEL|ram~1341_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1342_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1342 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N11
dffeas \RAM_USAVEL|ram~830 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~830 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y7_N19
dffeas \RAM_USAVEL|ram~894 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~894 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y10_N19
dffeas \RAM_USAVEL|ram~382 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~382 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y6_N5
dffeas \RAM_USAVEL|ram~318 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~318 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~318 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1338 (
// Equation(s):
// \RAM_USAVEL|ram~1338_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~382_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((!\CPU|ROM|memROM~65_combout  & \RAM_USAVEL|ram~318_q ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~382_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~318_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1338_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1338 .lut_mask = 16'hADA8;
defparam \RAM_USAVEL|ram~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1339 (
// Equation(s):
// \RAM_USAVEL|ram~1339_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1338_combout  & ((\RAM_USAVEL|ram~894_q ))) # (!\RAM_USAVEL|ram~1338_combout  & (\RAM_USAVEL|ram~830_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1338_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~830_q ),
	.datac(\RAM_USAVEL|ram~894_q ),
	.datad(\RAM_USAVEL|ram~1338_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1339_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1339 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~898feeder (
// Equation(s):
// \RAM_USAVEL|ram~898feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~898feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~898feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~898feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N27
dffeas \RAM_USAVEL|ram~898 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~898feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~898 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~834feeder (
// Equation(s):
// \RAM_USAVEL|ram~834feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~834feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N1
dffeas \RAM_USAVEL|ram~834 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~834 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~834 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~386feeder (
// Equation(s):
// \RAM_USAVEL|ram~386feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~386feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~386feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~386feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N11
dffeas \RAM_USAVEL|ram~386 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~386 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N13
dffeas \RAM_USAVEL|ram~322 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~322 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1336 (
// Equation(s):
// \RAM_USAVEL|ram~1336_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~386_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~322_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~386_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~322_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1336_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1336 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1337 (
// Equation(s):
// \RAM_USAVEL|ram~1337_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1336_combout  & (\RAM_USAVEL|ram~898_q )) # (!\RAM_USAVEL|ram~1336_combout  & ((\RAM_USAVEL|ram~834_q ))))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1336_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~898_q ),
	.datac(\RAM_USAVEL|ram~834_q ),
	.datad(\RAM_USAVEL|ram~1336_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1337_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1337 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1340 (
// Equation(s):
// \RAM_USAVEL|ram~1340_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout ) # (\RAM_USAVEL|ram~1337_combout )))) # (!\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~1339_combout  & (!\CPU|ROM|memROM~81_combout )))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~1339_combout ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\RAM_USAVEL|ram~1337_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1340_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1340 .lut_mask = 16'hAEA4;
defparam \RAM_USAVEL|ram~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1343 (
// Equation(s):
// \RAM_USAVEL|ram~1343_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1340_combout  & ((\RAM_USAVEL|ram~1342_combout ))) # (!\RAM_USAVEL|ram~1340_combout  & (\RAM_USAVEL|ram~1335_combout )))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1340_combout ))))

	.dataa(\RAM_USAVEL|ram~1335_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1342_combout ),
	.datad(\RAM_USAVEL|ram~1340_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1343_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1343 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N27
dffeas \RAM_USAVEL|ram~1026 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1026 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N9
dffeas \RAM_USAVEL|ram~514 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~514 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y10_N13
dffeas \RAM_USAVEL|ram~962 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~962 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~450feeder (
// Equation(s):
// \RAM_USAVEL|ram~450feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~450feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N17
dffeas \RAM_USAVEL|ram~450 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~450 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1365 (
// Equation(s):
// \RAM_USAVEL|ram~1365_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~962_q )) # (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~450_q )))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~962_q ),
	.datac(\RAM_USAVEL|ram~450_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1365_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1365 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1366 (
// Equation(s):
// \RAM_USAVEL|ram~1366_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1365_combout  & (\RAM_USAVEL|ram~1026_q )) # (!\RAM_USAVEL|ram~1365_combout  & ((\RAM_USAVEL|ram~514_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1365_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~1026_q ),
	.datac(\RAM_USAVEL|ram~514_q ),
	.datad(\RAM_USAVEL|ram~1365_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1366_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1366 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N23
dffeas \RAM_USAVEL|ram~522 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1996_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~522 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N3
dffeas \RAM_USAVEL|ram~1034 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2004_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1034 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1034 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N19
dffeas \RAM_USAVEL|ram~458 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1994_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~458 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y10_N27
dffeas \RAM_USAVEL|ram~970 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2002_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~970 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1372 (
// Equation(s):
// \RAM_USAVEL|ram~1372_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~970_q ))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~458_q ))))

	.dataa(\RAM_USAVEL|ram~458_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~970_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1372_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1372 .lut_mask = 16'hFC22;
defparam \RAM_USAVEL|ram~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1373 (
// Equation(s):
// \RAM_USAVEL|ram~1373_combout  = (\RAM_USAVEL|ram~1372_combout  & (((\RAM_USAVEL|ram~1034_q ) # (!\CPU|ROM|memROM~24_combout )))) # (!\RAM_USAVEL|ram~1372_combout  & (\RAM_USAVEL|ram~522_q  & ((\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~522_q ),
	.datab(\RAM_USAVEL|ram~1034_q ),
	.datac(\RAM_USAVEL|ram~1372_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1373_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1373 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1022feeder (
// Equation(s):
// \RAM_USAVEL|ram~1022feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1022feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1022feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1022feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N1
dffeas \RAM_USAVEL|ram~1022 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1022feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1022 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~958feeder (
// Equation(s):
// \RAM_USAVEL|ram~958feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~958feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~958feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~958feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N19
dffeas \RAM_USAVEL|ram~958 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~958feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~958 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N29
dffeas \RAM_USAVEL|ram~510 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~510 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N27
dffeas \RAM_USAVEL|ram~446 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~446 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1369 (
// Equation(s):
// \RAM_USAVEL|ram~1369_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~510_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~446_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~510_q ),
	.datab(\RAM_USAVEL|ram~446_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1369_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1369 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1370 (
// Equation(s):
// \RAM_USAVEL|ram~1370_combout  = (\RAM_USAVEL|ram~1369_combout  & ((\RAM_USAVEL|ram~1022_q ) # ((!\CPU|ROM|memROM~65_combout )))) # (!\RAM_USAVEL|ram~1369_combout  & (((\RAM_USAVEL|ram~958_q  & \CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~1022_q ),
	.datab(\RAM_USAVEL|ram~958_q ),
	.datac(\RAM_USAVEL|ram~1369_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1370_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1370 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N11
dffeas \RAM_USAVEL|ram~966 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~966 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N19
dffeas \RAM_USAVEL|ram~1030 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1030 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1030 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N13
dffeas \RAM_USAVEL|ram~518 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~518 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y14_N17
dffeas \RAM_USAVEL|ram~454 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~454 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~454 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1367 (
// Equation(s):
// \RAM_USAVEL|ram~1367_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~518_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~454_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~518_q ),
	.datac(\RAM_USAVEL|ram~454_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1367_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1367 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1368 (
// Equation(s):
// \RAM_USAVEL|ram~1368_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1367_combout  & ((\RAM_USAVEL|ram~1030_q ))) # (!\RAM_USAVEL|ram~1367_combout  & (\RAM_USAVEL|ram~966_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1367_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~966_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1030_q ),
	.datad(\RAM_USAVEL|ram~1367_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1368_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1368 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1371 (
// Equation(s):
// \RAM_USAVEL|ram~1371_combout  = (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~81_combout )) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1368_combout ))) # (!\CPU|ROM|memROM~81_combout  & 
// (\RAM_USAVEL|ram~1370_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1370_combout ),
	.datad(\RAM_USAVEL|ram~1368_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1371_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1371 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1374 (
// Equation(s):
// \RAM_USAVEL|ram~1374_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1371_combout  & ((\RAM_USAVEL|ram~1373_combout ))) # (!\RAM_USAVEL|ram~1371_combout  & (\RAM_USAVEL|ram~1366_combout )))) # (!\CPU|ROM|memROM~95_combout  & 
// (((\RAM_USAVEL|ram~1371_combout ))))

	.dataa(\RAM_USAVEL|ram~1366_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1373_combout ),
	.datad(\RAM_USAVEL|ram~1371_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1374_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1374 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~578feeder (
// Equation(s):
// \RAM_USAVEL|ram~578feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~578feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~578feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~578feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N1
dffeas \RAM_USAVEL|ram~578 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~578 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~578 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N31
dffeas \RAM_USAVEL|ram~642 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~642 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~642 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N25
dffeas \RAM_USAVEL|ram~66 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~66 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~130feeder (
// Equation(s):
// \RAM_USAVEL|ram~130feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~130feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N3
dffeas \RAM_USAVEL|ram~130 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~130 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1354 (
// Equation(s):
// \RAM_USAVEL|ram~1354_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~130_q ))) # (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~66_q ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~66_q ),
	.datad(\RAM_USAVEL|ram~130_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1354_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1354 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1355 (
// Equation(s):
// \RAM_USAVEL|ram~1355_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1354_combout  & ((\RAM_USAVEL|ram~642_q ))) # (!\RAM_USAVEL|ram~1354_combout  & (\RAM_USAVEL|ram~578_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1354_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~578_q ),
	.datac(\RAM_USAVEL|ram~642_q ),
	.datad(\RAM_USAVEL|ram~1354_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1355_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1355 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N9
dffeas \RAM_USAVEL|ram~638 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~638 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y9_N15
dffeas \RAM_USAVEL|ram~126 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~126 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~62feeder (
// Equation(s):
// \RAM_USAVEL|ram~62feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~62feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y13_N19
dffeas \RAM_USAVEL|ram~62 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~62 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1358 (
// Equation(s):
// \RAM_USAVEL|ram~1358_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~126_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((!\CPU|ROM|memROM~65_combout  & \RAM_USAVEL|ram~62_q ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~126_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~62_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1358_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1358 .lut_mask = 16'hADA8;
defparam \RAM_USAVEL|ram~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N3
dffeas \RAM_USAVEL|ram~574 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~574 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1359 (
// Equation(s):
// \RAM_USAVEL|ram~1359_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1358_combout  & (\RAM_USAVEL|ram~638_q )) # (!\RAM_USAVEL|ram~1358_combout  & ((\RAM_USAVEL|ram~574_q ))))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1358_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~638_q ),
	.datac(\RAM_USAVEL|ram~1358_combout ),
	.datad(\RAM_USAVEL|ram~574_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1359_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1359 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N11
dffeas \RAM_USAVEL|ram~582 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~582 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y5_N5
dffeas \RAM_USAVEL|ram~646 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~646 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~134feeder (
// Equation(s):
// \RAM_USAVEL|ram~134feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~134feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y13_N1
dffeas \RAM_USAVEL|ram~134 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~134 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~70feeder (
// Equation(s):
// \RAM_USAVEL|ram~70feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~70feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y13_N15
dffeas \RAM_USAVEL|ram~70 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~70 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1356 (
// Equation(s):
// \RAM_USAVEL|ram~1356_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~134_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~70_q )))))

	.dataa(\RAM_USAVEL|ram~134_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~70_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1356_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1356 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1357 (
// Equation(s):
// \RAM_USAVEL|ram~1357_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1356_combout  & ((\RAM_USAVEL|ram~646_q ))) # (!\RAM_USAVEL|ram~1356_combout  & (\RAM_USAVEL|ram~582_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1356_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~582_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~646_q ),
	.datad(\RAM_USAVEL|ram~1356_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1357_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1357 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1360 (
// Equation(s):
// \RAM_USAVEL|ram~1360_combout  = (\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1357_combout ) # (\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1359_combout  & ((!\CPU|ROM|memROM~95_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~1359_combout ),
	.datac(\RAM_USAVEL|ram~1357_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1360_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1360 .lut_mask = 16'hAAE4;
defparam \RAM_USAVEL|ram~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~586feeder (
// Equation(s):
// \RAM_USAVEL|ram~586feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~586feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~586feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~586feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N7
dffeas \RAM_USAVEL|ram~586 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~586feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~586 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N9
dffeas \RAM_USAVEL|ram~650 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~650 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~138feeder (
// Equation(s):
// \RAM_USAVEL|ram~138feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~138feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N15
dffeas \RAM_USAVEL|ram~138 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~138 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N23
dffeas \RAM_USAVEL|ram~74 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~74 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1361 (
// Equation(s):
// \RAM_USAVEL|ram~1361_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~138_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~74_q )))))

	.dataa(\RAM_USAVEL|ram~138_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~74_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1361_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1361 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1362 (
// Equation(s):
// \RAM_USAVEL|ram~1362_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1361_combout  & ((\RAM_USAVEL|ram~650_q ))) # (!\RAM_USAVEL|ram~1361_combout  & (\RAM_USAVEL|ram~586_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1361_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~586_q ),
	.datac(\RAM_USAVEL|ram~650_q ),
	.datad(\RAM_USAVEL|ram~1361_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1362_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1362 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1363 (
// Equation(s):
// \RAM_USAVEL|ram~1363_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1360_combout  & ((\RAM_USAVEL|ram~1362_combout ))) # (!\RAM_USAVEL|ram~1360_combout  & (\RAM_USAVEL|ram~1355_combout )))) # (!\CPU|ROM|memROM~95_combout  & 
// (((\RAM_USAVEL|ram~1360_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~1355_combout ),
	.datac(\RAM_USAVEL|ram~1360_combout ),
	.datad(\RAM_USAVEL|ram~1362_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1363_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1363 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y4_N27
dffeas \RAM_USAVEL|ram~774 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~774 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N1
dffeas \RAM_USAVEL|ram~778 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1992_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~778 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~770feeder (
// Equation(s):
// \RAM_USAVEL|ram~770feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~770feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N27
dffeas \RAM_USAVEL|ram~770 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1865_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~770 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N3
dffeas \RAM_USAVEL|ram~766 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~766 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~766 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1351 (
// Equation(s):
// \RAM_USAVEL|ram~1351_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~770_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~766_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~770_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~766_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1351_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1351 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1352 (
// Equation(s):
// \RAM_USAVEL|ram~1352_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1351_combout  & ((\RAM_USAVEL|ram~778_q ))) # (!\RAM_USAVEL|ram~1351_combout  & (\RAM_USAVEL|ram~774_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1351_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~774_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~778_q ),
	.datad(\RAM_USAVEL|ram~1351_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1352_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1352 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~258feeder (
// Equation(s):
// \RAM_USAVEL|ram~258feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~258feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y11_N11
dffeas \RAM_USAVEL|ram~258 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~258 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N31
dffeas \RAM_USAVEL|ram~266 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2000_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~266 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~262feeder (
// Equation(s):
// \RAM_USAVEL|ram~262feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~262feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y13_N27
dffeas \RAM_USAVEL|ram~262 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~262 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N17
dffeas \RAM_USAVEL|ram~254 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~254 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1344 (
// Equation(s):
// \RAM_USAVEL|ram~1344_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~262_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~254_q )))))

	.dataa(\RAM_USAVEL|ram~262_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~254_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1344_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1344 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1345 (
// Equation(s):
// \RAM_USAVEL|ram~1345_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1344_combout  & ((\RAM_USAVEL|ram~266_q ))) # (!\RAM_USAVEL|ram~1344_combout  & (\RAM_USAVEL|ram~258_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1344_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~258_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~266_q ),
	.datad(\RAM_USAVEL|ram~1344_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1345_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1345 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~710feeder (
// Equation(s):
// \RAM_USAVEL|ram~710feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~710feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~710feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~710feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N19
dffeas \RAM_USAVEL|ram~710 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~710feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~710 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N23
dffeas \RAM_USAVEL|ram~714 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1990_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~714 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N23
dffeas \RAM_USAVEL|ram~706 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~706 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N21
dffeas \RAM_USAVEL|ram~702 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~702 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1346 (
// Equation(s):
// \RAM_USAVEL|ram~1346_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~706_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~702_q )))))

	.dataa(\RAM_USAVEL|ram~706_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~702_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1346_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1346 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1347 (
// Equation(s):
// \RAM_USAVEL|ram~1347_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1346_combout  & ((\RAM_USAVEL|ram~714_q ))) # (!\RAM_USAVEL|ram~1346_combout  & (\RAM_USAVEL|ram~710_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1346_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~710_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~714_q ),
	.datad(\RAM_USAVEL|ram~1346_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1347_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1347 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N5
dffeas \RAM_USAVEL|ram~202 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1998_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~202 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N13
dffeas \RAM_USAVEL|ram~194 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~194 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~198feeder (
// Equation(s):
// \RAM_USAVEL|ram~198feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~198feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N15
dffeas \RAM_USAVEL|ram~198 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~198 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N13
dffeas \RAM_USAVEL|ram~190 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~190 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1348 (
// Equation(s):
// \RAM_USAVEL|ram~1348_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~198_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~190_q )))))

	.dataa(\RAM_USAVEL|ram~198_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~190_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1348_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1348 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1349 (
// Equation(s):
// \RAM_USAVEL|ram~1349_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1348_combout  & (\RAM_USAVEL|ram~202_q )) # (!\RAM_USAVEL|ram~1348_combout  & ((\RAM_USAVEL|ram~194_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1348_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~202_q ),
	.datab(\RAM_USAVEL|ram~194_q ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\RAM_USAVEL|ram~1348_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1349_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1349 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1350 (
// Equation(s):
// \RAM_USAVEL|ram~1350_combout  = (\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~65_combout )) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1347_combout )) # (!\CPU|ROM|memROM~65_combout  & 
// ((\RAM_USAVEL|ram~1349_combout )))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1347_combout ),
	.datad(\RAM_USAVEL|ram~1349_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1350_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1350 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1353 (
// Equation(s):
// \RAM_USAVEL|ram~1353_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1350_combout  & (\RAM_USAVEL|ram~1352_combout )) # (!\RAM_USAVEL|ram~1350_combout  & ((\RAM_USAVEL|ram~1345_combout ))))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1350_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~1352_combout ),
	.datac(\RAM_USAVEL|ram~1345_combout ),
	.datad(\RAM_USAVEL|ram~1350_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1353_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1353 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1364 (
// Equation(s):
// \RAM_USAVEL|ram~1364_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1353_combout ))) # (!\CPU|ROM|memROM~44_combout  & 
// (\RAM_USAVEL|ram~1363_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1363_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1353_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1364_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1364 .lut_mask = 16'hF4A4;
defparam \RAM_USAVEL|ram~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1375 (
// Equation(s):
// \RAM_USAVEL|ram~1375_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1364_combout  & ((\RAM_USAVEL|ram~1374_combout ))) # (!\RAM_USAVEL|ram~1364_combout  & (\RAM_USAVEL|ram~1343_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1364_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1343_combout ),
	.datac(\RAM_USAVEL|ram~1374_combout ),
	.datad(\RAM_USAVEL|ram~1364_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1375_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1375 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N1
dffeas \RAM_USAVEL|ram~662 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~662 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~662 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y8_N13
dffeas \RAM_USAVEL|ram~654 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~654 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1291 (
// Equation(s):
// \RAM_USAVEL|ram~1291_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~662_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~654_q )))))

	.dataa(\RAM_USAVEL|ram~662_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~654_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1291_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1291 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N29
dffeas \RAM_USAVEL|ram~666 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~666 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y8_N9
dffeas \RAM_USAVEL|ram~658 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~658 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1292 (
// Equation(s):
// \RAM_USAVEL|ram~1292_combout  = (\RAM_USAVEL|ram~1291_combout  & ((\RAM_USAVEL|ram~666_q ) # ((!\CPU|ROM|memROM~95_combout )))) # (!\RAM_USAVEL|ram~1291_combout  & (((\RAM_USAVEL|ram~658_q  & \CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~1291_combout ),
	.datab(\RAM_USAVEL|ram~666_q ),
	.datac(\RAM_USAVEL|ram~658_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1292_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1292 .lut_mask = 16'hD8AA;
defparam \RAM_USAVEL|ram~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~526feeder (
// Equation(s):
// \RAM_USAVEL|ram~526feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~526feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~526feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~526feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N15
dffeas \RAM_USAVEL|ram~526 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~526feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~526 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N15
dffeas \RAM_USAVEL|ram~530 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~530 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1295 (
// Equation(s):
// \RAM_USAVEL|ram~1295_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~530_q ))) # (!\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~526_q ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~526_q ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\RAM_USAVEL|ram~530_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1295_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1295 .lut_mask = 16'hF4A4;
defparam \RAM_USAVEL|ram~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y6_N17
dffeas \RAM_USAVEL|ram~534 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~534 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~538feeder (
// Equation(s):
// \RAM_USAVEL|ram~538feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~538feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~538feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~538feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N9
dffeas \RAM_USAVEL|ram~538 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~538feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1981_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~538 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1296 (
// Equation(s):
// \RAM_USAVEL|ram~1296_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1295_combout  & ((\RAM_USAVEL|ram~538_q ))) # (!\RAM_USAVEL|ram~1295_combout  & (\RAM_USAVEL|ram~534_q )))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1295_combout ))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~1295_combout ),
	.datac(\RAM_USAVEL|ram~534_q ),
	.datad(\RAM_USAVEL|ram~538_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1296_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1296 .lut_mask = 16'hEC64;
defparam \RAM_USAVEL|ram~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N5
dffeas \RAM_USAVEL|ram~790 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~790 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N11
dffeas \RAM_USAVEL|ram~794 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1984_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~794 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N3
dffeas \RAM_USAVEL|ram~786 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~786 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N29
dffeas \RAM_USAVEL|ram~782 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~782 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1293 (
// Equation(s):
// \RAM_USAVEL|ram~1293_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~786_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~782_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~786_q ),
	.datac(\RAM_USAVEL|ram~782_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1293_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1293 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1294 (
// Equation(s):
// \RAM_USAVEL|ram~1294_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1293_combout  & ((\RAM_USAVEL|ram~794_q ))) # (!\RAM_USAVEL|ram~1293_combout  & (\RAM_USAVEL|ram~790_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1293_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~790_q ),
	.datac(\RAM_USAVEL|ram~794_q ),
	.datad(\RAM_USAVEL|ram~1293_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1294_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1294 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1297 (
// Equation(s):
// \RAM_USAVEL|ram~1297_combout  = (\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout ) # ((\RAM_USAVEL|ram~1294_combout )))) # (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1296_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1296_combout ),
	.datad(\RAM_USAVEL|ram~1294_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1297_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1297 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y5_N21
dffeas \RAM_USAVEL|ram~914 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~914 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N11
dffeas \RAM_USAVEL|ram~922 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~922 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~918feeder (
// Equation(s):
// \RAM_USAVEL|ram~918feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~918feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~918feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~918feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N17
dffeas \RAM_USAVEL|ram~918 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~918feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~918 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~918 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N23
dffeas \RAM_USAVEL|ram~910 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~910 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1298 (
// Equation(s):
// \RAM_USAVEL|ram~1298_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~918_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~910_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~918_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~910_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1298_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1298 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1299 (
// Equation(s):
// \RAM_USAVEL|ram~1299_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1298_combout  & ((\RAM_USAVEL|ram~922_q ))) # (!\RAM_USAVEL|ram~1298_combout  & (\RAM_USAVEL|ram~914_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1298_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~914_q ),
	.datac(\RAM_USAVEL|ram~922_q ),
	.datad(\RAM_USAVEL|ram~1298_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1299_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1299 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1300 (
// Equation(s):
// \RAM_USAVEL|ram~1300_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1297_combout  & ((\RAM_USAVEL|ram~1299_combout ))) # (!\RAM_USAVEL|ram~1297_combout  & (\RAM_USAVEL|ram~1292_combout )))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1297_combout ))))

	.dataa(\RAM_USAVEL|ram~1292_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1297_combout ),
	.datad(\RAM_USAVEL|ram~1299_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1300_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1300 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~210feeder (
// Equation(s):
// \RAM_USAVEL|ram~210feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~210feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y11_N25
dffeas \RAM_USAVEL|ram~210 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~210 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y8_N23
dffeas \RAM_USAVEL|ram~218 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~218 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y9_N27
dffeas \RAM_USAVEL|ram~214 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~214 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y8_N1
dffeas \RAM_USAVEL|ram~206 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~206 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1301 (
// Equation(s):
// \RAM_USAVEL|ram~1301_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~214_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~206_q )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~214_q ),
	.datac(\RAM_USAVEL|ram~206_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1301_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1301 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1302 (
// Equation(s):
// \RAM_USAVEL|ram~1302_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1301_combout  & ((\RAM_USAVEL|ram~218_q ))) # (!\RAM_USAVEL|ram~1301_combout  & (\RAM_USAVEL|ram~210_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1301_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~210_q ),
	.datac(\RAM_USAVEL|ram~218_q ),
	.datad(\RAM_USAVEL|ram~1301_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1302_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1302 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N25
dffeas \RAM_USAVEL|ram~466 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~466 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y5_N11
dffeas \RAM_USAVEL|ram~474 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~474 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y9_N5
dffeas \RAM_USAVEL|ram~470 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~470 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N23
dffeas \RAM_USAVEL|ram~462 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~462 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1308 (
// Equation(s):
// \RAM_USAVEL|ram~1308_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~470_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~462_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~470_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~462_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1308_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1308 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1309 (
// Equation(s):
// \RAM_USAVEL|ram~1309_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1308_combout  & ((\RAM_USAVEL|ram~474_q ))) # (!\RAM_USAVEL|ram~1308_combout  & (\RAM_USAVEL|ram~466_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1308_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~466_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~474_q ),
	.datad(\RAM_USAVEL|ram~1308_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1309_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1309 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y9_N11
dffeas \RAM_USAVEL|ram~86 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~86 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N31
dffeas \RAM_USAVEL|ram~90 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1975_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~90 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~82feeder (
// Equation(s):
// \RAM_USAVEL|ram~82feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~82feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N29
dffeas \RAM_USAVEL|ram~82 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~82 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y9_N13
dffeas \RAM_USAVEL|ram~78 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~78 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1305 (
// Equation(s):
// \RAM_USAVEL|ram~1305_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~82_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~78_q )))))

	.dataa(\RAM_USAVEL|ram~82_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~78_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1305_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1305 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1306 (
// Equation(s):
// \RAM_USAVEL|ram~1306_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1305_combout  & ((\RAM_USAVEL|ram~90_q ))) # (!\RAM_USAVEL|ram~1305_combout  & (\RAM_USAVEL|ram~86_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1305_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~86_q ),
	.datac(\RAM_USAVEL|ram~90_q ),
	.datad(\RAM_USAVEL|ram~1305_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1306_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1306 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N19
dffeas \RAM_USAVEL|ram~342 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~342 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~342 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N27
dffeas \RAM_USAVEL|ram~346 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~346 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~338feeder (
// Equation(s):
// \RAM_USAVEL|ram~338feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~338feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~338feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~338feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N31
dffeas \RAM_USAVEL|ram~338 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~338 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~338 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N25
dffeas \RAM_USAVEL|ram~334 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~334 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1303 (
// Equation(s):
// \RAM_USAVEL|ram~1303_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~338_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~334_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~338_q ),
	.datac(\RAM_USAVEL|ram~334_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1303_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1303 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1304 (
// Equation(s):
// \RAM_USAVEL|ram~1304_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1303_combout  & ((\RAM_USAVEL|ram~346_q ))) # (!\RAM_USAVEL|ram~1303_combout  & (\RAM_USAVEL|ram~342_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1303_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~342_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~346_q ),
	.datad(\RAM_USAVEL|ram~1303_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1304_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1304 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1307 (
// Equation(s):
// \RAM_USAVEL|ram~1307_combout  = (\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout ) # ((\RAM_USAVEL|ram~1304_combout )))) # (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1306_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1306_combout ),
	.datad(\RAM_USAVEL|ram~1304_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1307_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1307 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1310 (
// Equation(s):
// \RAM_USAVEL|ram~1310_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1307_combout  & ((\RAM_USAVEL|ram~1309_combout ))) # (!\RAM_USAVEL|ram~1307_combout  & (\RAM_USAVEL|ram~1302_combout )))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1307_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~1302_combout ),
	.datac(\RAM_USAVEL|ram~1309_combout ),
	.datad(\RAM_USAVEL|ram~1307_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1310_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1310 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y11_N13
dffeas \RAM_USAVEL|ram~402 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~402 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~402 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y11_N21
dffeas \RAM_USAVEL|ram~410 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~410 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N11
dffeas \RAM_USAVEL|ram~406 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~406 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N13
dffeas \RAM_USAVEL|ram~398 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~398 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1318 (
// Equation(s):
// \RAM_USAVEL|ram~1318_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~406_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~398_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~406_q ),
	.datab(\RAM_USAVEL|ram~398_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1318_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1318 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1319 (
// Equation(s):
// \RAM_USAVEL|ram~1319_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1318_combout  & ((\RAM_USAVEL|ram~410_q ))) # (!\RAM_USAVEL|ram~1318_combout  & (\RAM_USAVEL|ram~402_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1318_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~402_q ),
	.datac(\RAM_USAVEL|ram~410_q ),
	.datad(\RAM_USAVEL|ram~1318_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1319_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1319 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N25
dffeas \RAM_USAVEL|ram~278 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~278 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~274feeder (
// Equation(s):
// \RAM_USAVEL|ram~274feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~274feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N15
dffeas \RAM_USAVEL|ram~274 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~274 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N3
dffeas \RAM_USAVEL|ram~270 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~270 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1313 (
// Equation(s):
// \RAM_USAVEL|ram~1313_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~274_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~270_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~274_q ),
	.datac(\RAM_USAVEL|ram~270_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1313_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1313 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N21
dffeas \RAM_USAVEL|ram~282 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1982_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~282 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1314 (
// Equation(s):
// \RAM_USAVEL|ram~1314_combout  = (\RAM_USAVEL|ram~1313_combout  & (((\RAM_USAVEL|ram~282_q ) # (!\CPU|ROM|memROM~81_combout )))) # (!\RAM_USAVEL|ram~1313_combout  & (\RAM_USAVEL|ram~278_q  & ((\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~278_q ),
	.datab(\RAM_USAVEL|ram~1313_combout ),
	.datac(\RAM_USAVEL|ram~282_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1314_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1314 .lut_mask = 16'hE2CC;
defparam \RAM_USAVEL|ram~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y13_N17
dffeas \RAM_USAVEL|ram~22 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~22 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y9_N25
dffeas \RAM_USAVEL|ram~26 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1983_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~26 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N3
dffeas \RAM_USAVEL|ram~18 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~18 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N29
dffeas \RAM_USAVEL|ram~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~14 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1315 (
// Equation(s):
// \RAM_USAVEL|ram~1315_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~18_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~14_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~18_q ),
	.datac(\RAM_USAVEL|ram~14_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1315_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1315 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1316 (
// Equation(s):
// \RAM_USAVEL|ram~1316_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1315_combout  & ((\RAM_USAVEL|ram~26_q ))) # (!\RAM_USAVEL|ram~1315_combout  & (\RAM_USAVEL|ram~22_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1315_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~22_q ),
	.datac(\RAM_USAVEL|ram~26_q ),
	.datad(\RAM_USAVEL|ram~1315_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1316_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1316 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1317 (
// Equation(s):
// \RAM_USAVEL|ram~1317_combout  = (\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout ) # ((\RAM_USAVEL|ram~1314_combout )))) # (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1316_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1314_combout ),
	.datad(\RAM_USAVEL|ram~1316_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1317_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1317 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y10_N29
dffeas \RAM_USAVEL|ram~146 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~146 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y10_N31
dffeas \RAM_USAVEL|ram~154 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~154 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~150feeder (
// Equation(s):
// \RAM_USAVEL|ram~150feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~150feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N17
dffeas \RAM_USAVEL|ram~150 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~150 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N31
dffeas \RAM_USAVEL|ram~142 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~142 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1311 (
// Equation(s):
// \RAM_USAVEL|ram~1311_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~150_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~142_q )))))

	.dataa(\RAM_USAVEL|ram~150_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~142_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1311_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1311 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1312 (
// Equation(s):
// \RAM_USAVEL|ram~1312_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1311_combout  & ((\RAM_USAVEL|ram~154_q ))) # (!\RAM_USAVEL|ram~1311_combout  & (\RAM_USAVEL|ram~146_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1311_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~146_q ),
	.datab(\RAM_USAVEL|ram~154_q ),
	.datac(\CPU|ROM|memROM~95_combout ),
	.datad(\RAM_USAVEL|ram~1311_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1312_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1312 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1320 (
// Equation(s):
// \RAM_USAVEL|ram~1320_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1317_combout  & (\RAM_USAVEL|ram~1319_combout )) # (!\RAM_USAVEL|ram~1317_combout  & ((\RAM_USAVEL|ram~1312_combout ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1317_combout ))))

	.dataa(\RAM_USAVEL|ram~1319_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1317_combout ),
	.datad(\RAM_USAVEL|ram~1312_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1320_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1320 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1321 (
// Equation(s):
// \RAM_USAVEL|ram~1321_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1310_combout )) # (!\CPU|ROM|memROM~24_combout  & 
// ((\RAM_USAVEL|ram~1320_combout )))))

	.dataa(\RAM_USAVEL|ram~1310_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~1320_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1321_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1321 .lut_mask = 16'hE3E0;
defparam \RAM_USAVEL|ram~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~722feeder (
// Equation(s):
// \RAM_USAVEL|ram~722feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~722feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~722feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~722feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N21
dffeas \RAM_USAVEL|ram~722 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~722 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y8_N17
dffeas \RAM_USAVEL|ram~730 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~730 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~730 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y8_N3
dffeas \RAM_USAVEL|ram~718 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~718 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N1
dffeas \RAM_USAVEL|ram~726 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~726 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1322 (
// Equation(s):
// \RAM_USAVEL|ram~1322_combout  = (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~81_combout )) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~726_q ))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~718_q ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~718_q ),
	.datad(\RAM_USAVEL|ram~726_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1322_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1322 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1323 (
// Equation(s):
// \RAM_USAVEL|ram~1323_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1322_combout  & ((\RAM_USAVEL|ram~730_q ))) # (!\RAM_USAVEL|ram~1322_combout  & (\RAM_USAVEL|ram~722_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1322_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~722_q ),
	.datac(\RAM_USAVEL|ram~730_q ),
	.datad(\RAM_USAVEL|ram~1322_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1323_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1323 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N31
dffeas \RAM_USAVEL|ram~978 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~978 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y4_N13
dffeas \RAM_USAVEL|ram~986 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~986 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~982feeder (
// Equation(s):
// \RAM_USAVEL|ram~982feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~982feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N9
dffeas \RAM_USAVEL|ram~982 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~982 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y4_N11
dffeas \RAM_USAVEL|ram~974 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~974 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1329 (
// Equation(s):
// \RAM_USAVEL|ram~1329_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~982_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~974_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~982_q ),
	.datac(\RAM_USAVEL|ram~974_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1329_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1329 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1330 (
// Equation(s):
// \RAM_USAVEL|ram~1330_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1329_combout  & ((\RAM_USAVEL|ram~986_q ))) # (!\RAM_USAVEL|ram~1329_combout  & (\RAM_USAVEL|ram~978_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1329_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~978_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~986_q ),
	.datad(\RAM_USAVEL|ram~1329_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1330_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1330 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y5_N29
dffeas \RAM_USAVEL|ram~598 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~598 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N31
dffeas \RAM_USAVEL|ram~602 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1973_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~602 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N7
dffeas \RAM_USAVEL|ram~594 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~594 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N21
dffeas \RAM_USAVEL|ram~590 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~590 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1326 (
// Equation(s):
// \RAM_USAVEL|ram~1326_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~594_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~590_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~594_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~590_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1326_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1326 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1327 (
// Equation(s):
// \RAM_USAVEL|ram~1327_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1326_combout  & ((\RAM_USAVEL|ram~602_q ))) # (!\RAM_USAVEL|ram~1326_combout  & (\RAM_USAVEL|ram~598_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1326_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~598_q ),
	.datac(\RAM_USAVEL|ram~602_q ),
	.datad(\RAM_USAVEL|ram~1326_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1327_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1327 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N13
dffeas \RAM_USAVEL|ram~854 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~854 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N27
dffeas \RAM_USAVEL|ram~858 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~858 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~850feeder (
// Equation(s):
// \RAM_USAVEL|ram~850feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~850feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~850feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~850feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N9
dffeas \RAM_USAVEL|ram~850 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~850 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N17
dffeas \RAM_USAVEL|ram~846 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~846 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1324 (
// Equation(s):
// \RAM_USAVEL|ram~1324_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~850_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~846_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~850_q ),
	.datac(\RAM_USAVEL|ram~846_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1324_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1324 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1325 (
// Equation(s):
// \RAM_USAVEL|ram~1325_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1324_combout  & ((\RAM_USAVEL|ram~858_q ))) # (!\RAM_USAVEL|ram~1324_combout  & (\RAM_USAVEL|ram~854_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1324_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~854_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~858_q ),
	.datad(\RAM_USAVEL|ram~1324_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1325_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1325 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1328 (
// Equation(s):
// \RAM_USAVEL|ram~1328_combout  = (\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~62_combout )) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1325_combout ))) # (!\CPU|ROM|memROM~62_combout  & 
// (\RAM_USAVEL|ram~1327_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1327_combout ),
	.datad(\RAM_USAVEL|ram~1325_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1328_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1328 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1331 (
// Equation(s):
// \RAM_USAVEL|ram~1331_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1328_combout  & ((\RAM_USAVEL|ram~1330_combout ))) # (!\RAM_USAVEL|ram~1328_combout  & (\RAM_USAVEL|ram~1323_combout )))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1328_combout ))))

	.dataa(\RAM_USAVEL|ram~1323_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1330_combout ),
	.datad(\RAM_USAVEL|ram~1328_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1331_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1331 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1332 (
// Equation(s):
// \RAM_USAVEL|ram~1332_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1321_combout  & ((\RAM_USAVEL|ram~1331_combout ))) # (!\RAM_USAVEL|ram~1321_combout  & (\RAM_USAVEL|ram~1300_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1321_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1300_combout ),
	.datac(\RAM_USAVEL|ram~1321_combout ),
	.datad(\RAM_USAVEL|ram~1331_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1332_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1332 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y5_N31
dffeas \RAM_USAVEL|ram~886 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~886 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N3
dffeas \RAM_USAVEL|ram~1014 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1014 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y4_N27
dffeas \RAM_USAVEL|ram~630 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~630 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~758feeder (
// Equation(s):
// \RAM_USAVEL|ram~758feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~758feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N5
dffeas \RAM_USAVEL|ram~758 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~758 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1280 (
// Equation(s):
// \RAM_USAVEL|ram~1280_combout  = (\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~758_q ) # (\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~630_q  & ((!\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~630_q ),
	.datab(\RAM_USAVEL|ram~758_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1280_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1280 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1281 (
// Equation(s):
// \RAM_USAVEL|ram~1281_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1280_combout  & ((\RAM_USAVEL|ram~1014_q ))) # (!\RAM_USAVEL|ram~1280_combout  & (\RAM_USAVEL|ram~886_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1280_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~886_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1014_q ),
	.datad(\RAM_USAVEL|ram~1280_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1281_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1281 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N27
dffeas \RAM_USAVEL|ram~890 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~890 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N23
dffeas \RAM_USAVEL|ram~1018 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2001_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1018 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~762feeder (
// Equation(s):
// \RAM_USAVEL|ram~762feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~762feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N7
dffeas \RAM_USAVEL|ram~762 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1989_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~762 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~634feeder (
// Equation(s):
// \RAM_USAVEL|ram~634feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~634feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~634feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~634feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y13_N23
dffeas \RAM_USAVEL|ram~634 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~634feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~634 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1287 (
// Equation(s):
// \RAM_USAVEL|ram~1287_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~762_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((!\CPU|ROM|memROM~62_combout  & \RAM_USAVEL|ram~634_q ))))

	.dataa(\RAM_USAVEL|ram~762_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~634_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1287_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1287 .lut_mask = 16'hCBC8;
defparam \RAM_USAVEL|ram~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1288 (
// Equation(s):
// \RAM_USAVEL|ram~1288_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1287_combout  & ((\RAM_USAVEL|ram~1018_q ))) # (!\RAM_USAVEL|ram~1287_combout  & (\RAM_USAVEL|ram~890_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1287_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~890_q ),
	.datab(\RAM_USAVEL|ram~1018_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1287_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1288_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1288 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1006feeder (
// Equation(s):
// \RAM_USAVEL|ram~1006feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1006feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1006feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1006feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N11
dffeas \RAM_USAVEL|ram~1006 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1006feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1006 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N17
dffeas \RAM_USAVEL|ram~878 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~878 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~750feeder (
// Equation(s):
// \RAM_USAVEL|ram~750feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~750feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N11
dffeas \RAM_USAVEL|ram~750 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~750 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~622feeder (
// Equation(s):
// \RAM_USAVEL|ram~622feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~622feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~622feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~622feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N19
dffeas \RAM_USAVEL|ram~622 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~622 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1284 (
// Equation(s):
// \RAM_USAVEL|ram~1284_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~750_q )) # (!\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~622_q )))))

	.dataa(\RAM_USAVEL|ram~750_q ),
	.datab(\RAM_USAVEL|ram~622_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1284_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1284 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1285 (
// Equation(s):
// \RAM_USAVEL|ram~1285_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1284_combout  & (\RAM_USAVEL|ram~1006_q )) # (!\RAM_USAVEL|ram~1284_combout  & ((\RAM_USAVEL|ram~878_q ))))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1284_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~1006_q ),
	.datab(\RAM_USAVEL|ram~878_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1284_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1285_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1285 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1010feeder (
// Equation(s):
// \RAM_USAVEL|ram~1010feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1010feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1010feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1010feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N9
dffeas \RAM_USAVEL|ram~1010 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1010 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~882feeder (
// Equation(s):
// \RAM_USAVEL|ram~882feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~882feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N29
dffeas \RAM_USAVEL|ram~882 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~882 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N25
dffeas \RAM_USAVEL|ram~754 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~754 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N23
dffeas \RAM_USAVEL|ram~626 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~626 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1282 (
// Equation(s):
// \RAM_USAVEL|ram~1282_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~754_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~626_q  & !\CPU|ROM|memROM~62_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~754_q ),
	.datac(\RAM_USAVEL|ram~626_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1282_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1282 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1283 (
// Equation(s):
// \RAM_USAVEL|ram~1283_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1282_combout  & (\RAM_USAVEL|ram~1010_q )) # (!\RAM_USAVEL|ram~1282_combout  & ((\RAM_USAVEL|ram~882_q ))))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1282_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~1010_q ),
	.datab(\RAM_USAVEL|ram~882_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1282_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1283_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1283 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1286 (
// Equation(s):
// \RAM_USAVEL|ram~1286_combout  = (\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1283_combout ) # (\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~1285_combout  & ((!\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~1285_combout ),
	.datac(\RAM_USAVEL|ram~1283_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1286_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1286 .lut_mask = 16'hAAE4;
defparam \RAM_USAVEL|ram~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1289 (
// Equation(s):
// \RAM_USAVEL|ram~1289_combout  = (\RAM_USAVEL|ram~1286_combout  & (((\RAM_USAVEL|ram~1288_combout ) # (!\CPU|ROM|memROM~81_combout )))) # (!\RAM_USAVEL|ram~1286_combout  & (\RAM_USAVEL|ram~1281_combout  & ((\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~1281_combout ),
	.datab(\RAM_USAVEL|ram~1288_combout ),
	.datac(\RAM_USAVEL|ram~1286_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1289_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1289 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N7
dffeas \RAM_USAVEL|ram~954 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2003_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~954 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N5
dffeas \RAM_USAVEL|ram~950 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~950 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~826feeder (
// Equation(s):
// \RAM_USAVEL|ram~826feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~826feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N29
dffeas \RAM_USAVEL|ram~826 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~826 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N27
dffeas \RAM_USAVEL|ram~822 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~822 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1256 (
// Equation(s):
// \RAM_USAVEL|ram~1256_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~826_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~822_q )))))

	.dataa(\RAM_USAVEL|ram~826_q ),
	.datab(\RAM_USAVEL|ram~822_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1256_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1256 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1257 (
// Equation(s):
// \RAM_USAVEL|ram~1257_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1256_combout  & (\RAM_USAVEL|ram~954_q )) # (!\RAM_USAVEL|ram~1256_combout  & ((\RAM_USAVEL|ram~950_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1256_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~954_q ),
	.datab(\RAM_USAVEL|ram~950_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1256_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1257_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1257 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~694feeder (
// Equation(s):
// \RAM_USAVEL|ram~694feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~694feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~694feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~694feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N1
dffeas \RAM_USAVEL|ram~694 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~694 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N3
dffeas \RAM_USAVEL|ram~698 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1991_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~698 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~570feeder (
// Equation(s):
// \RAM_USAVEL|ram~570feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~570feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~570feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~570feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N5
dffeas \RAM_USAVEL|ram~570 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~570 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N25
dffeas \RAM_USAVEL|ram~566 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~566 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1251 (
// Equation(s):
// \RAM_USAVEL|ram~1251_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~570_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~566_q )))))

	.dataa(\RAM_USAVEL|ram~570_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~566_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1251_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1251 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1252 (
// Equation(s):
// \RAM_USAVEL|ram~1252_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1251_combout  & ((\RAM_USAVEL|ram~698_q ))) # (!\RAM_USAVEL|ram~1251_combout  & (\RAM_USAVEL|ram~694_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1251_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~694_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~698_q ),
	.datad(\RAM_USAVEL|ram~1251_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1252_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1252 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N17
dffeas \RAM_USAVEL|ram~686 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~686 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N7
dffeas \RAM_USAVEL|ram~690 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~690 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N13
dffeas \RAM_USAVEL|ram~562 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~562 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~562 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N11
dffeas \RAM_USAVEL|ram~558 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~558 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1253 (
// Equation(s):
// \RAM_USAVEL|ram~1253_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~562_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~558_q )))))

	.dataa(\RAM_USAVEL|ram~562_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~558_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1253_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1253 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1254 (
// Equation(s):
// \RAM_USAVEL|ram~1254_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1253_combout  & ((\RAM_USAVEL|ram~690_q ))) # (!\RAM_USAVEL|ram~1253_combout  & (\RAM_USAVEL|ram~686_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1253_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~686_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~690_q ),
	.datad(\RAM_USAVEL|ram~1253_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1254_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1254 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1255 (
// Equation(s):
// \RAM_USAVEL|ram~1255_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1252_combout )) # (!\CPU|ROM|memROM~81_combout  & 
// ((\RAM_USAVEL|ram~1254_combout )))))

	.dataa(\RAM_USAVEL|ram~1252_combout ),
	.datab(\RAM_USAVEL|ram~1254_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1255_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1255 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N1
dffeas \RAM_USAVEL|ram~946 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~946 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~946 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N13
dffeas \RAM_USAVEL|ram~942 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~942 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N21
dffeas \RAM_USAVEL|ram~818 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~818 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N31
dffeas \RAM_USAVEL|ram~814 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~814 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1249 (
// Equation(s):
// \RAM_USAVEL|ram~1249_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~818_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~814_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~818_q ),
	.datac(\RAM_USAVEL|ram~814_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1249_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1249 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1250 (
// Equation(s):
// \RAM_USAVEL|ram~1250_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1249_combout  & (\RAM_USAVEL|ram~946_q )) # (!\RAM_USAVEL|ram~1249_combout  & ((\RAM_USAVEL|ram~942_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1249_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~946_q ),
	.datac(\RAM_USAVEL|ram~942_q ),
	.datad(\RAM_USAVEL|ram~1249_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1250_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1250 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1258 (
// Equation(s):
// \RAM_USAVEL|ram~1258_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1255_combout  & (\RAM_USAVEL|ram~1257_combout )) # (!\RAM_USAVEL|ram~1255_combout  & ((\RAM_USAVEL|ram~1250_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1255_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1257_combout ),
	.datac(\RAM_USAVEL|ram~1255_combout ),
	.datad(\RAM_USAVEL|ram~1250_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1258_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1258 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N21
dffeas \RAM_USAVEL|ram~374 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~374 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N15
dffeas \RAM_USAVEL|ram~378 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~378 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~370feeder (
// Equation(s):
// \RAM_USAVEL|ram~370feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~370feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N29
dffeas \RAM_USAVEL|ram~370 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~370 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y8_N13
dffeas \RAM_USAVEL|ram~366 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~366 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~366 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1259 (
// Equation(s):
// \RAM_USAVEL|ram~1259_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~370_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~366_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~370_q ),
	.datac(\RAM_USAVEL|ram~366_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1259_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1259 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1260 (
// Equation(s):
// \RAM_USAVEL|ram~1260_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1259_combout  & ((\RAM_USAVEL|ram~378_q ))) # (!\RAM_USAVEL|ram~1259_combout  & (\RAM_USAVEL|ram~374_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1259_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~374_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~378_q ),
	.datad(\RAM_USAVEL|ram~1259_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1260_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1260 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~506feeder (
// Equation(s):
// \RAM_USAVEL|ram~506feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~506feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~506feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~506feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N15
dffeas \RAM_USAVEL|ram~506 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~506feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1993_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~506 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N5
dffeas \RAM_USAVEL|ram~498 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~498 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~502feeder (
// Equation(s):
// \RAM_USAVEL|ram~502feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~502feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~502feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~502feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N23
dffeas \RAM_USAVEL|ram~502 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~502 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N31
dffeas \RAM_USAVEL|ram~494 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~494 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1266 (
// Equation(s):
// \RAM_USAVEL|ram~1266_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~502_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~494_q )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~502_q ),
	.datac(\RAM_USAVEL|ram~494_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1266_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1266 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1267 (
// Equation(s):
// \RAM_USAVEL|ram~1267_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1266_combout  & (\RAM_USAVEL|ram~506_q )) # (!\RAM_USAVEL|ram~1266_combout  & ((\RAM_USAVEL|ram~498_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1266_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~506_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~498_q ),
	.datad(\RAM_USAVEL|ram~1266_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1267_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1267 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N23
dffeas \RAM_USAVEL|ram~242 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~242 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N15
dffeas \RAM_USAVEL|ram~250 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1997_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~250 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~246feeder (
// Equation(s):
// \RAM_USAVEL|ram~246feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~246feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y13_N23
dffeas \RAM_USAVEL|ram~246 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~246 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N13
dffeas \RAM_USAVEL|ram~238 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~238 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1261 (
// Equation(s):
// \RAM_USAVEL|ram~1261_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~246_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~238_q )))))

	.dataa(\RAM_USAVEL|ram~246_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~238_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1261_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1261 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1262 (
// Equation(s):
// \RAM_USAVEL|ram~1262_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1261_combout  & ((\RAM_USAVEL|ram~250_q ))) # (!\RAM_USAVEL|ram~1261_combout  & (\RAM_USAVEL|ram~242_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1261_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~242_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~250_q ),
	.datad(\RAM_USAVEL|ram~1261_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1262_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1262 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~118feeder (
// Equation(s):
// \RAM_USAVEL|ram~118feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~118feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N29
dffeas \RAM_USAVEL|ram~118 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~118 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N25
dffeas \RAM_USAVEL|ram~122 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~122 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y9_N13
dffeas \RAM_USAVEL|ram~114 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~114 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N19
dffeas \RAM_USAVEL|ram~110 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1873_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~110 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1263 (
// Equation(s):
// \RAM_USAVEL|ram~1263_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~114_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~110_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~114_q ),
	.datac(\RAM_USAVEL|ram~110_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1263_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1263 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1264 (
// Equation(s):
// \RAM_USAVEL|ram~1264_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1263_combout  & ((\RAM_USAVEL|ram~122_q ))) # (!\RAM_USAVEL|ram~1263_combout  & (\RAM_USAVEL|ram~118_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1263_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~118_q ),
	.datac(\RAM_USAVEL|ram~122_q ),
	.datad(\RAM_USAVEL|ram~1263_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1264_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1264 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1265 (
// Equation(s):
// \RAM_USAVEL|ram~1265_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~44_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1262_combout )) # (!\CPU|ROM|memROM~44_combout  & 
// ((\RAM_USAVEL|ram~1264_combout )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1262_combout ),
	.datad(\RAM_USAVEL|ram~1264_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1265_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1265 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1268 (
// Equation(s):
// \RAM_USAVEL|ram~1268_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1265_combout  & ((\RAM_USAVEL|ram~1267_combout ))) # (!\RAM_USAVEL|ram~1265_combout  & (\RAM_USAVEL|ram~1260_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1265_combout ))))

	.dataa(\RAM_USAVEL|ram~1260_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1267_combout ),
	.datad(\RAM_USAVEL|ram~1265_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1268_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1268 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~434feeder (
// Equation(s):
// \RAM_USAVEL|ram~434feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~434feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N25
dffeas \RAM_USAVEL|ram~434 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~434 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N15
dffeas \RAM_USAVEL|ram~442 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1995_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~442 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~314feeder (
// Equation(s):
// \RAM_USAVEL|ram~314feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~314feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N7
dffeas \RAM_USAVEL|ram~314 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~314 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N17
dffeas \RAM_USAVEL|ram~306 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~306 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1276 (
// Equation(s):
// \RAM_USAVEL|ram~1276_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~314_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~306_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~314_q ),
	.datac(\RAM_USAVEL|ram~306_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1276_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1276 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1277 (
// Equation(s):
// \RAM_USAVEL|ram~1277_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1276_combout  & ((\RAM_USAVEL|ram~442_q ))) # (!\RAM_USAVEL|ram~1276_combout  & (\RAM_USAVEL|ram~434_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1276_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~434_q ),
	.datac(\RAM_USAVEL|ram~442_q ),
	.datad(\RAM_USAVEL|ram~1276_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1277_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1277 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N13
dffeas \RAM_USAVEL|ram~430 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~430 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N19
dffeas \RAM_USAVEL|ram~438 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~438 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~310feeder (
// Equation(s):
// \RAM_USAVEL|ram~310feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~310feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N17
dffeas \RAM_USAVEL|ram~310 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~310 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y6_N19
dffeas \RAM_USAVEL|ram~302 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~302 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1269 (
// Equation(s):
// \RAM_USAVEL|ram~1269_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~310_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~302_q )))))

	.dataa(\RAM_USAVEL|ram~310_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~302_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1269_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1269 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1270 (
// Equation(s):
// \RAM_USAVEL|ram~1270_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1269_combout  & ((\RAM_USAVEL|ram~438_q ))) # (!\RAM_USAVEL|ram~1269_combout  & (\RAM_USAVEL|ram~430_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1269_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~430_q ),
	.datac(\RAM_USAVEL|ram~438_q ),
	.datad(\RAM_USAVEL|ram~1269_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1270_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1270 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N15
dffeas \RAM_USAVEL|ram~174 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~174 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N23
dffeas \RAM_USAVEL|ram~182 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~182 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N25
dffeas \RAM_USAVEL|ram~54 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~54 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N21
dffeas \RAM_USAVEL|ram~46 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~46 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1273 (
// Equation(s):
// \RAM_USAVEL|ram~1273_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~54_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~46_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~54_q ),
	.datac(\RAM_USAVEL|ram~46_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1273_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1273 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1274 (
// Equation(s):
// \RAM_USAVEL|ram~1274_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1273_combout  & ((\RAM_USAVEL|ram~182_q ))) # (!\RAM_USAVEL|ram~1273_combout  & (\RAM_USAVEL|ram~174_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1273_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~174_q ),
	.datac(\RAM_USAVEL|ram~182_q ),
	.datad(\RAM_USAVEL|ram~1273_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1274_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1274 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~178feeder (
// Equation(s):
// \RAM_USAVEL|ram~178feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~178feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N29
dffeas \RAM_USAVEL|ram~178 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~178 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N25
dffeas \RAM_USAVEL|ram~186 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1999_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~186 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~58feeder (
// Equation(s):
// \RAM_USAVEL|ram~58feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~58feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N1
dffeas \RAM_USAVEL|ram~58 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~58 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N7
dffeas \RAM_USAVEL|ram~50 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~50 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1271 (
// Equation(s):
// \RAM_USAVEL|ram~1271_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~58_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~50_q )))))

	.dataa(\RAM_USAVEL|ram~58_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~50_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1271_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1271 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1272 (
// Equation(s):
// \RAM_USAVEL|ram~1272_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1271_combout  & ((\RAM_USAVEL|ram~186_q ))) # (!\RAM_USAVEL|ram~1271_combout  & (\RAM_USAVEL|ram~178_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1271_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~178_q ),
	.datac(\RAM_USAVEL|ram~186_q ),
	.datad(\RAM_USAVEL|ram~1271_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1272_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1272 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1275 (
// Equation(s):
// \RAM_USAVEL|ram~1275_combout  = (\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1272_combout )))) # (!\CPU|ROM|memROM~95_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1274_combout )))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1274_combout ),
	.datad(\RAM_USAVEL|ram~1272_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1275_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1275 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1278 (
// Equation(s):
// \RAM_USAVEL|ram~1278_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1275_combout  & (\RAM_USAVEL|ram~1277_combout )) # (!\RAM_USAVEL|ram~1275_combout  & ((\RAM_USAVEL|ram~1270_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1275_combout ))))

	.dataa(\RAM_USAVEL|ram~1277_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1270_combout ),
	.datad(\RAM_USAVEL|ram~1275_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1278_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1278 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1279 (
// Equation(s):
// \RAM_USAVEL|ram~1279_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1268_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1278_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1268_combout ),
	.datad(\RAM_USAVEL|ram~1278_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1279_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1279 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1290 (
// Equation(s):
// \RAM_USAVEL|ram~1290_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1279_combout  & (\RAM_USAVEL|ram~1289_combout )) # (!\RAM_USAVEL|ram~1279_combout  & ((\RAM_USAVEL|ram~1258_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1279_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1289_combout ),
	.datac(\RAM_USAVEL|ram~1258_combout ),
	.datad(\RAM_USAVEL|ram~1279_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1290_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1290 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1333 (
// Equation(s):
// \RAM_USAVEL|ram~1333_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout ) # (\RAM_USAVEL|ram~1290_combout )))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~1332_combout  & (!\CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~1332_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1290_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1333_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1333 .lut_mask = 16'hAEA4;
defparam \RAM_USAVEL|ram~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N10
cycloneive_lcell_comb \CPU|MUX|saida_MUX[1]~3 (
// Equation(s):
// \CPU|MUX|saida_MUX[1]~3_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1333_combout  & ((\RAM_USAVEL|ram~1375_combout ))) # (!\RAM_USAVEL|ram~1333_combout  & (\RAM_USAVEL|ram~1248_combout )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1333_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~1248_combout ),
	.datac(\RAM_USAVEL|ram~1375_combout ),
	.datad(\RAM_USAVEL|ram~1333_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[1]~3 .lut_mask = 16'hF588;
defparam \CPU|MUX|saida_MUX[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y8_N16
cycloneive_lcell_comb \CPU|MUX|saida_MUX[1]~4 (
// Equation(s):
// \CPU|MUX|saida_MUX[1]~4_combout  = (\CPU|MUX|saida_MUX[1]~2_combout ) # ((\CPU|ACU|DOUT[3]~0_combout  & \CPU|MUX|saida_MUX[1]~3_combout ))

	.dataa(\CPU|ACU|DOUT[3]~0_combout ),
	.datab(gnd),
	.datac(\CPU|MUX|saida_MUX[1]~2_combout ),
	.datad(\CPU|MUX|saida_MUX[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[1]~4 .lut_mask = 16'hFAF0;
defparam \CPU|MUX|saida_MUX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y8_N17
dffeas \CPU|ACU|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|MUX|saida_MUX[1]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|ROM|memROM~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ACU|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ACU|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|ACU|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N28
cycloneive_lcell_comb \CPU|ACU|DOUT[3]~1 (
// Equation(s):
// \CPU|ACU|DOUT[3]~1_combout  = (\CPU|ACU|DOUT[3]~0_combout ) # ((\CPU|ROM|memROM~168_combout  & \CPU|ROM|memROM~159_combout ))

	.dataa(\CPU|ROM|memROM~168_combout ),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT[3]~0_combout ),
	.datad(\CPU|ROM|memROM~159_combout ),
	.cin(gnd),
	.combout(\CPU|ACU|DOUT[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ACU|DOUT[3]~1 .lut_mask = 16'hFAF0;
defparam \CPU|ACU|DOUT[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N10
cycloneive_lcell_comb \DECODER|SAIDA_DE_DADOS~5 (
// Equation(s):
// \DECODER|SAIDA_DE_DADOS~5_combout  = (\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~38_combout  & \DECODER|Equal1~0_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\DECODER|Equal1~0_combout ),
	.cin(gnd),
	.combout(\DECODER|SAIDA_DE_DADOS~5_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|SAIDA_DE_DADOS~5 .lut_mask = 16'h8000;
defparam \DECODER|SAIDA_DE_DADOS~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N4
cycloneive_lcell_comb \CPU|MUX|saida_MUX[3]~8 (
// Equation(s):
// \CPU|MUX|saida_MUX[3]~8_combout  = (!\CPU|ROM|memROM~81_combout  & (\SW[2]~input_o  & (\DECODER|SAIDA_DE_DADOS~5_combout  & !\CPU|ROM|memROM~201_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\SW[2]~input_o ),
	.datac(\DECODER|SAIDA_DE_DADOS~5_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[3]~8 .lut_mask = 16'h0040;
defparam \CPU|MUX|saida_MUX[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~967feeder (
// Equation(s):
// \RAM_USAVEL|ram~967feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~967feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~967feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~967feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N15
dffeas \RAM_USAVEL|ram~967 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~967feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~967 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~839feeder (
// Equation(s):
// \RAM_USAVEL|ram~839feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~839feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N15
dffeas \RAM_USAVEL|ram~839 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~839 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~711feeder (
// Equation(s):
// \RAM_USAVEL|ram~711feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~711feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N15
dffeas \RAM_USAVEL|ram~711 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~711 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N15
dffeas \RAM_USAVEL|ram~583 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~583 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1426 (
// Equation(s):
// \RAM_USAVEL|ram~1426_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~711_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~583_q  & !\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~711_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~583_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1426_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1426 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1427 (
// Equation(s):
// \RAM_USAVEL|ram~1427_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1426_combout  & (\RAM_USAVEL|ram~967_q )) # (!\RAM_USAVEL|ram~1426_combout  & ((\RAM_USAVEL|ram~839_q ))))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1426_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~967_q ),
	.datab(\RAM_USAVEL|ram~839_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1426_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1427_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1427 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~935feeder (
// Equation(s):
// \RAM_USAVEL|ram~935feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~935feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N9
dffeas \RAM_USAVEL|ram~935 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~935 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y8_N13
dffeas \RAM_USAVEL|ram~679 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~679 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~807feeder (
// Equation(s):
// \RAM_USAVEL|ram~807feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~807feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~807feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~807feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y8_N21
dffeas \RAM_USAVEL|ram~807 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~807 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y8_N19
dffeas \RAM_USAVEL|ram~551 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~551 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1419 (
// Equation(s):
// \RAM_USAVEL|ram~1419_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~807_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~551_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~807_q ),
	.datac(\RAM_USAVEL|ram~551_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1419_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1419 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1420 (
// Equation(s):
// \RAM_USAVEL|ram~1420_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1419_combout  & (\RAM_USAVEL|ram~935_q )) # (!\RAM_USAVEL|ram~1419_combout  & ((\RAM_USAVEL|ram~679_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1419_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~935_q ),
	.datac(\RAM_USAVEL|ram~679_q ),
	.datad(\RAM_USAVEL|ram~1419_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1420_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1420 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~919feeder (
// Equation(s):
// \RAM_USAVEL|ram~919feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~919feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~919feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~919feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N25
dffeas \RAM_USAVEL|ram~919 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~919feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~919 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~791feeder (
// Equation(s):
// \RAM_USAVEL|ram~791feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~791feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~791feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~791feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N1
dffeas \RAM_USAVEL|ram~791 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~791 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~663feeder (
// Equation(s):
// \RAM_USAVEL|ram~663feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~663feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N29
dffeas \RAM_USAVEL|ram~663 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~663 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N5
dffeas \RAM_USAVEL|ram~535 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~535 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1423 (
// Equation(s):
// \RAM_USAVEL|ram~1423_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~663_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~535_q  & !\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~663_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~535_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1423_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1423 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1424 (
// Equation(s):
// \RAM_USAVEL|ram~1424_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1423_combout  & (\RAM_USAVEL|ram~919_q )) # (!\RAM_USAVEL|ram~1423_combout  & ((\RAM_USAVEL|ram~791_q ))))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1423_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~919_q ),
	.datab(\RAM_USAVEL|ram~791_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1423_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1424_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1424 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~823feeder (
// Equation(s):
// \RAM_USAVEL|ram~823feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~823feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y7_N17
dffeas \RAM_USAVEL|ram~823 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~823 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N21
dffeas \RAM_USAVEL|ram~951 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~951 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~695feeder (
// Equation(s):
// \RAM_USAVEL|ram~695feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~695feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~695feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~695feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N29
dffeas \RAM_USAVEL|ram~695 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~695 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N29
dffeas \RAM_USAVEL|ram~567 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~567 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1421 (
// Equation(s):
// \RAM_USAVEL|ram~1421_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~695_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~567_q  & !\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~695_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~567_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1421_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1421 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1422 (
// Equation(s):
// \RAM_USAVEL|ram~1422_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1421_combout  & ((\RAM_USAVEL|ram~951_q ))) # (!\RAM_USAVEL|ram~1421_combout  & (\RAM_USAVEL|ram~823_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1421_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~823_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~951_q ),
	.datad(\RAM_USAVEL|ram~1421_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1422_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1422 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1425 (
// Equation(s):
// \RAM_USAVEL|ram~1425_combout  = (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout )) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1422_combout ))) # (!\CPU|ROM|memROM~38_combout  & 
// (\RAM_USAVEL|ram~1424_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~1424_combout ),
	.datad(\RAM_USAVEL|ram~1422_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1425_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1425 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1428 (
// Equation(s):
// \RAM_USAVEL|ram~1428_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1425_combout  & (\RAM_USAVEL|ram~1427_combout )) # (!\RAM_USAVEL|ram~1425_combout  & ((\RAM_USAVEL|ram~1420_combout ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1425_combout ))))

	.dataa(\RAM_USAVEL|ram~1427_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1420_combout ),
	.datad(\RAM_USAVEL|ram~1425_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1428_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1428 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~135feeder (
// Equation(s):
// \RAM_USAVEL|ram~135feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~135feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~135feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~135feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y13_N21
dffeas \RAM_USAVEL|ram~135 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~135 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y13_N31
dffeas \RAM_USAVEL|ram~263 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~263 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1436 (
// Equation(s):
// \RAM_USAVEL|ram~1436_combout  = (\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~263_q ) # (\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~135_q  & ((!\CPU|ROM|memROM~62_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~135_q ),
	.datac(\RAM_USAVEL|ram~263_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1436_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1436 .lut_mask = 16'hAAE4;
defparam \RAM_USAVEL|ram~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y12_N15
dffeas \RAM_USAVEL|ram~391 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~391 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y12_N25
dffeas \RAM_USAVEL|ram~519 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~519 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1437 (
// Equation(s):
// \RAM_USAVEL|ram~1437_combout  = (\RAM_USAVEL|ram~1436_combout  & (((\RAM_USAVEL|ram~519_q ) # (!\CPU|ROM|memROM~62_combout )))) # (!\RAM_USAVEL|ram~1436_combout  & (\RAM_USAVEL|ram~391_q  & (\CPU|ROM|memROM~62_combout )))

	.dataa(\RAM_USAVEL|ram~1436_combout ),
	.datab(\RAM_USAVEL|ram~391_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~519_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1437_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1437 .lut_mask = 16'hEA4A;
defparam \RAM_USAVEL|ram~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~231feeder (
// Equation(s):
// \RAM_USAVEL|ram~231feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~231feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N13
dffeas \RAM_USAVEL|ram~231 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~231 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y11_N29
dffeas \RAM_USAVEL|ram~487 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~487 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y10_N1
dffeas \RAM_USAVEL|ram~359 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~359 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y11_N23
dffeas \RAM_USAVEL|ram~103 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~103 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1429 (
// Equation(s):
// \RAM_USAVEL|ram~1429_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~359_q ) # ((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~103_q  & !\CPU|ROM|memROM~44_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~359_q ),
	.datac(\RAM_USAVEL|ram~103_q ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1429_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1429 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1430 (
// Equation(s):
// \RAM_USAVEL|ram~1430_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1429_combout  & ((\RAM_USAVEL|ram~487_q ))) # (!\RAM_USAVEL|ram~1429_combout  & (\RAM_USAVEL|ram~231_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1429_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~231_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~487_q ),
	.datad(\RAM_USAVEL|ram~1429_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1430_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1430 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~375feeder (
// Equation(s):
// \RAM_USAVEL|ram~375feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~375feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~375feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~375feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N5
dffeas \RAM_USAVEL|ram~375 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~375feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~375 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~503feeder (
// Equation(s):
// \RAM_USAVEL|ram~503feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~503feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N31
dffeas \RAM_USAVEL|ram~503 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~503 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~119feeder (
// Equation(s):
// \RAM_USAVEL|ram~119feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~119feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~119feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~119feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N21
dffeas \RAM_USAVEL|ram~119 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~119 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N31
dffeas \RAM_USAVEL|ram~247 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~247 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1431 (
// Equation(s):
// \RAM_USAVEL|ram~1431_combout  = (\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~247_q ) # (\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~119_q  & ((!\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~119_q ),
	.datab(\RAM_USAVEL|ram~247_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1431_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1431 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1432 (
// Equation(s):
// \RAM_USAVEL|ram~1432_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1431_combout  & ((\RAM_USAVEL|ram~503_q ))) # (!\RAM_USAVEL|ram~1431_combout  & (\RAM_USAVEL|ram~375_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1431_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~375_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~503_q ),
	.datad(\RAM_USAVEL|ram~1431_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1432_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1432 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~215feeder (
// Equation(s):
// \RAM_USAVEL|ram~215feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~215feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~215feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~215feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y9_N15
dffeas \RAM_USAVEL|ram~215 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~215feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~215 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y9_N1
dffeas \RAM_USAVEL|ram~471 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~471 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~343feeder (
// Equation(s):
// \RAM_USAVEL|ram~343feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~343feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N3
dffeas \RAM_USAVEL|ram~343 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~343 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N25
dffeas \RAM_USAVEL|ram~87 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~87 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1433 (
// Equation(s):
// \RAM_USAVEL|ram~1433_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~343_q ) # ((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~87_q  & !\CPU|ROM|memROM~44_combout ))))

	.dataa(\RAM_USAVEL|ram~343_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~87_q ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1433_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1433 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1434 (
// Equation(s):
// \RAM_USAVEL|ram~1434_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1433_combout  & ((\RAM_USAVEL|ram~471_q ))) # (!\RAM_USAVEL|ram~1433_combout  & (\RAM_USAVEL|ram~215_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1433_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~215_q ),
	.datac(\RAM_USAVEL|ram~471_q ),
	.datad(\RAM_USAVEL|ram~1433_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1434_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1434 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1435 (
// Equation(s):
// \RAM_USAVEL|ram~1435_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1432_combout ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((!\CPU|ROM|memROM~201_combout  & \RAM_USAVEL|ram~1434_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~1432_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1434_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1435_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1435 .lut_mask = 16'hADA8;
defparam \RAM_USAVEL|ram~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1438 (
// Equation(s):
// \RAM_USAVEL|ram~1438_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1435_combout  & (\RAM_USAVEL|ram~1437_combout )) # (!\RAM_USAVEL|ram~1435_combout  & ((\RAM_USAVEL|ram~1430_combout ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1435_combout ))))

	.dataa(\RAM_USAVEL|ram~1437_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1430_combout ),
	.datad(\RAM_USAVEL|ram~1435_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1438_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1438 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y12_N19
dffeas \RAM_USAVEL|ram~295 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~295 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~423feeder (
// Equation(s):
// \RAM_USAVEL|ram~423feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~423feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y12_N27
dffeas \RAM_USAVEL|ram~423 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~423 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~39feeder (
// Equation(s):
// \RAM_USAVEL|ram~39feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~39feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y7_N7
dffeas \RAM_USAVEL|ram~39 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~39 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~167feeder (
// Equation(s):
// \RAM_USAVEL|ram~167feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~167feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y12_N19
dffeas \RAM_USAVEL|ram~167 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~167 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1439 (
// Equation(s):
// \RAM_USAVEL|ram~1439_combout  = (\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~167_q ) # (\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~39_q  & ((!\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~39_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~167_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1439_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1439 .lut_mask = 16'hCCE2;
defparam \RAM_USAVEL|ram~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1440 (
// Equation(s):
// \RAM_USAVEL|ram~1440_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1439_combout  & ((\RAM_USAVEL|ram~423_q ))) # (!\RAM_USAVEL|ram~1439_combout  & (\RAM_USAVEL|ram~295_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1439_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~295_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~423_q ),
	.datad(\RAM_USAVEL|ram~1439_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1440_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1440 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~327feeder (
// Equation(s):
// \RAM_USAVEL|ram~327feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~327feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N7
dffeas \RAM_USAVEL|ram~327 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~327 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~455feeder (
// Equation(s):
// \RAM_USAVEL|ram~455feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~455feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N5
dffeas \RAM_USAVEL|ram~455 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~455 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y13_N31
dffeas \RAM_USAVEL|ram~71 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~71 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~199feeder (
// Equation(s):
// \RAM_USAVEL|ram~199feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~199feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~199feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~199feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N7
dffeas \RAM_USAVEL|ram~199 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~199feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~199 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1446 (
// Equation(s):
// \RAM_USAVEL|ram~1446_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~44_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~199_q ))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~71_q ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~71_q ),
	.datad(\RAM_USAVEL|ram~199_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1446_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1446 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1447 (
// Equation(s):
// \RAM_USAVEL|ram~1447_combout  = (\RAM_USAVEL|ram~1446_combout  & (((\RAM_USAVEL|ram~455_q ) # (!\CPU|ROM|memROM~62_combout )))) # (!\RAM_USAVEL|ram~1446_combout  & (\RAM_USAVEL|ram~327_q  & ((\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~327_q ),
	.datab(\RAM_USAVEL|ram~455_q ),
	.datac(\RAM_USAVEL|ram~1446_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1447_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1447 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~311feeder (
// Equation(s):
// \RAM_USAVEL|ram~311feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~311feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N25
dffeas \RAM_USAVEL|ram~311 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~311 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N13
dffeas \RAM_USAVEL|ram~439 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~439 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N9
dffeas \RAM_USAVEL|ram~183 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~183 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N7
dffeas \RAM_USAVEL|ram~55 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~55 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1441 (
// Equation(s):
// \RAM_USAVEL|ram~1441_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~183_q )) # (!\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~55_q )))))

	.dataa(\RAM_USAVEL|ram~183_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~55_q ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1441_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1441 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1442 (
// Equation(s):
// \RAM_USAVEL|ram~1442_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1441_combout  & ((\RAM_USAVEL|ram~439_q ))) # (!\RAM_USAVEL|ram~1441_combout  & (\RAM_USAVEL|ram~311_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1441_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~311_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~439_q ),
	.datad(\RAM_USAVEL|ram~1441_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1442_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1442 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~279feeder (
// Equation(s):
// \RAM_USAVEL|ram~279feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~279feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~279feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~279feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N21
dffeas \RAM_USAVEL|ram~279 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~279feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~279 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N19
dffeas \RAM_USAVEL|ram~407 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~407 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~151feeder (
// Equation(s):
// \RAM_USAVEL|ram~151feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~151feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~151feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~151feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N21
dffeas \RAM_USAVEL|ram~151 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~151feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~151 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y13_N29
dffeas \RAM_USAVEL|ram~23 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~23 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1443 (
// Equation(s):
// \RAM_USAVEL|ram~1443_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~151_q )) # (!\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~23_q )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~151_q ),
	.datac(\RAM_USAVEL|ram~23_q ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1443_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1443 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1444 (
// Equation(s):
// \RAM_USAVEL|ram~1444_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1443_combout  & ((\RAM_USAVEL|ram~407_q ))) # (!\RAM_USAVEL|ram~1443_combout  & (\RAM_USAVEL|ram~279_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1443_combout 
// ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~279_q ),
	.datac(\RAM_USAVEL|ram~407_q ),
	.datad(\RAM_USAVEL|ram~1443_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1444_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1444 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1445 (
// Equation(s):
// \RAM_USAVEL|ram~1445_combout  = (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout )) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~1442_combout )) # (!\CPU|ROM|memROM~38_combout  & 
// ((\RAM_USAVEL|ram~1444_combout )))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~1442_combout ),
	.datad(\RAM_USAVEL|ram~1444_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1445_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1445 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1448 (
// Equation(s):
// \RAM_USAVEL|ram~1448_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1445_combout  & ((\RAM_USAVEL|ram~1447_combout ))) # (!\RAM_USAVEL|ram~1445_combout  & (\RAM_USAVEL|ram~1440_combout )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1445_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~1440_combout ),
	.datac(\RAM_USAVEL|ram~1447_combout ),
	.datad(\RAM_USAVEL|ram~1445_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1448_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1448 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1449 (
// Equation(s):
// \RAM_USAVEL|ram~1449_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1438_combout )) # (!\CPU|ROM|memROM~24_combout  & 
// ((\RAM_USAVEL|ram~1448_combout )))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1438_combout ),
	.datad(\RAM_USAVEL|ram~1448_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1449_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1449 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N25
dffeas \RAM_USAVEL|ram~743 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~743 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N31
dffeas \RAM_USAVEL|ram~775 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~775 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1457 (
// Equation(s):
// \RAM_USAVEL|ram~1457_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~775_q ))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~743_q ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~743_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~775_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1457_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1457 .lut_mask = 16'hF4A4;
defparam \RAM_USAVEL|ram~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N17
dffeas \RAM_USAVEL|ram~1031 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1031 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1031 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~999feeder (
// Equation(s):
// \RAM_USAVEL|ram~999feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~999feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~999feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~999feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N7
dffeas \RAM_USAVEL|ram~999 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~999feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~999 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1458 (
// Equation(s):
// \RAM_USAVEL|ram~1458_combout  = (\RAM_USAVEL|ram~1457_combout  & (((\RAM_USAVEL|ram~1031_q )) # (!\CPU|ROM|memROM~62_combout ))) # (!\RAM_USAVEL|ram~1457_combout  & (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~999_q ))))

	.dataa(\RAM_USAVEL|ram~1457_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1031_q ),
	.datad(\RAM_USAVEL|ram~999_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1458_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1458 .lut_mask = 16'hE6A2;
defparam \RAM_USAVEL|ram~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~983feeder (
// Equation(s):
// \RAM_USAVEL|ram~983feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~983feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~983feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~983feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N11
dffeas \RAM_USAVEL|ram~983 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~983 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N17
dffeas \RAM_USAVEL|ram~1015 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1015 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~759feeder (
// Equation(s):
// \RAM_USAVEL|ram~759feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~759feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N13
dffeas \RAM_USAVEL|ram~759 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~759 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N25
dffeas \RAM_USAVEL|ram~727 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~727 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y4_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1450 (
// Equation(s):
// \RAM_USAVEL|ram~1450_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~759_q ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~727_q  & !\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~759_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~727_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1450_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1450 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1451 (
// Equation(s):
// \RAM_USAVEL|ram~1451_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1450_combout  & ((\RAM_USAVEL|ram~1015_q ))) # (!\RAM_USAVEL|ram~1450_combout  & (\RAM_USAVEL|ram~983_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1450_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~983_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1015_q ),
	.datad(\RAM_USAVEL|ram~1450_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1451_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1451 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~855feeder (
// Equation(s):
// \RAM_USAVEL|ram~855feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~855feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N25
dffeas \RAM_USAVEL|ram~855 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~855 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N25
dffeas \RAM_USAVEL|ram~887 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~887 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~631feeder (
// Equation(s):
// \RAM_USAVEL|ram~631feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~631feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~631feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~631feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N11
dffeas \RAM_USAVEL|ram~631 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~631 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N19
dffeas \RAM_USAVEL|ram~599 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~599 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1454 (
// Equation(s):
// \RAM_USAVEL|ram~1454_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~631_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~599_q )))))

	.dataa(\RAM_USAVEL|ram~631_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~599_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1454_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1454 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y5_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1455 (
// Equation(s):
// \RAM_USAVEL|ram~1455_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1454_combout  & ((\RAM_USAVEL|ram~887_q ))) # (!\RAM_USAVEL|ram~1454_combout  & (\RAM_USAVEL|ram~855_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1454_combout 
// ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~855_q ),
	.datac(\RAM_USAVEL|ram~887_q ),
	.datad(\RAM_USAVEL|ram~1454_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1455_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1455 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~871feeder (
// Equation(s):
// \RAM_USAVEL|ram~871feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~871feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~871feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~871feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N31
dffeas \RAM_USAVEL|ram~871 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~871 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N21
dffeas \RAM_USAVEL|ram~903 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~903 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y5_N23
dffeas \RAM_USAVEL|ram~647 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~647 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y5_N29
dffeas \RAM_USAVEL|ram~615 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~615 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y5_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1452 (
// Equation(s):
// \RAM_USAVEL|ram~1452_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~647_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~615_q )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~647_q ),
	.datac(\RAM_USAVEL|ram~615_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1452_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1452 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1453 (
// Equation(s):
// \RAM_USAVEL|ram~1453_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1452_combout  & ((\RAM_USAVEL|ram~903_q ))) # (!\RAM_USAVEL|ram~1452_combout  & (\RAM_USAVEL|ram~871_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1452_combout 
// ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~871_q ),
	.datac(\RAM_USAVEL|ram~903_q ),
	.datad(\RAM_USAVEL|ram~1452_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1453_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1453 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1456 (
// Equation(s):
// \RAM_USAVEL|ram~1456_combout  = (\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~201_combout )) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1453_combout ))) # (!\CPU|ROM|memROM~201_combout  & 
// (\RAM_USAVEL|ram~1455_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1455_combout ),
	.datad(\RAM_USAVEL|ram~1453_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1456_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1456 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1459 (
// Equation(s):
// \RAM_USAVEL|ram~1459_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1456_combout  & (\RAM_USAVEL|ram~1458_combout )) # (!\RAM_USAVEL|ram~1456_combout  & ((\RAM_USAVEL|ram~1451_combout ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1456_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~1458_combout ),
	.datac(\RAM_USAVEL|ram~1451_combout ),
	.datad(\RAM_USAVEL|ram~1456_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1459_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1459 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1460 (
// Equation(s):
// \RAM_USAVEL|ram~1460_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1449_combout  & ((\RAM_USAVEL|ram~1459_combout ))) # (!\RAM_USAVEL|ram~1449_combout  & (\RAM_USAVEL|ram~1428_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1449_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1428_combout ),
	.datac(\RAM_USAVEL|ram~1449_combout ),
	.datad(\RAM_USAVEL|ram~1459_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1460_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1460 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~719feeder (
// Equation(s):
// \RAM_USAVEL|ram~719feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~719feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y8_N7
dffeas \RAM_USAVEL|ram~719 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~719 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N21
dffeas \RAM_USAVEL|ram~751 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~751 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N31
dffeas \RAM_USAVEL|ram~623 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~623 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N25
dffeas \RAM_USAVEL|ram~591 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~591 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1496 (
// Equation(s):
// \RAM_USAVEL|ram~1496_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~623_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~591_q )))))

	.dataa(\RAM_USAVEL|ram~623_q ),
	.datab(\RAM_USAVEL|ram~591_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1496_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1496 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1497 (
// Equation(s):
// \RAM_USAVEL|ram~1497_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1496_combout  & ((\RAM_USAVEL|ram~751_q ))) # (!\RAM_USAVEL|ram~1496_combout  & (\RAM_USAVEL|ram~719_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1496_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~719_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~751_q ),
	.datad(\RAM_USAVEL|ram~1496_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1497_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1497 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~735feeder (
// Equation(s):
// \RAM_USAVEL|ram~735feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~735feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y6_N13
dffeas \RAM_USAVEL|ram~735 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~735 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N15
dffeas \RAM_USAVEL|ram~767 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~767 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~767 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~639feeder (
// Equation(s):
// \RAM_USAVEL|ram~639feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~639feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~639feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~639feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N27
dffeas \RAM_USAVEL|ram~639 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~639 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y12_N25
dffeas \RAM_USAVEL|ram~607 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~607 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~607 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1494 (
// Equation(s):
// \RAM_USAVEL|ram~1494_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~639_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~607_q )))))

	.dataa(\RAM_USAVEL|ram~639_q ),
	.datab(\RAM_USAVEL|ram~607_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1494_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1494 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1495 (
// Equation(s):
// \RAM_USAVEL|ram~1495_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1494_combout  & ((\RAM_USAVEL|ram~767_q ))) # (!\RAM_USAVEL|ram~1494_combout  & (\RAM_USAVEL|ram~735_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1494_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~735_q ),
	.datac(\RAM_USAVEL|ram~767_q ),
	.datad(\RAM_USAVEL|ram~1494_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1495_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1495 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1498 (
// Equation(s):
// \RAM_USAVEL|ram~1498_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~201_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1495_combout ))) # (!\CPU|ROM|memROM~201_combout  & 
// (\RAM_USAVEL|ram~1497_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1497_combout ),
	.datad(\RAM_USAVEL|ram~1495_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1498_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1498 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N27
dffeas \RAM_USAVEL|ram~1007 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1007 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N29
dffeas \RAM_USAVEL|ram~879 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~879 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~879 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~975feeder (
// Equation(s):
// \RAM_USAVEL|ram~975feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~975feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~975feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~975feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N31
dffeas \RAM_USAVEL|ram~975 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~975 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N29
dffeas \RAM_USAVEL|ram~847 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~847 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1492 (
// Equation(s):
// \RAM_USAVEL|ram~1492_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~975_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~847_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~975_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~847_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1492_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1492 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1493 (
// Equation(s):
// \RAM_USAVEL|ram~1493_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1492_combout  & (\RAM_USAVEL|ram~1007_q )) # (!\RAM_USAVEL|ram~1492_combout  & ((\RAM_USAVEL|ram~879_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1492_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~1007_q ),
	.datac(\RAM_USAVEL|ram~879_q ),
	.datad(\RAM_USAVEL|ram~1492_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1493_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1493 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y6_N11
dffeas \RAM_USAVEL|ram~1023 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1023 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~991feeder (
// Equation(s):
// \RAM_USAVEL|ram~991feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~991feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~991feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~991feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y6_N27
dffeas \RAM_USAVEL|ram~991 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~991feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~991 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~895feeder (
// Equation(s):
// \RAM_USAVEL|ram~895feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~895feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N29
dffeas \RAM_USAVEL|ram~895 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~895 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y10_N17
dffeas \RAM_USAVEL|ram~863 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~863 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1499 (
// Equation(s):
// \RAM_USAVEL|ram~1499_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~895_q ) # ((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~863_q  & !\CPU|ROM|memROM~44_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~895_q ),
	.datac(\RAM_USAVEL|ram~863_q ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1499_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1499 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1500 (
// Equation(s):
// \RAM_USAVEL|ram~1500_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1499_combout  & (\RAM_USAVEL|ram~1023_q )) # (!\RAM_USAVEL|ram~1499_combout  & ((\RAM_USAVEL|ram~991_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1499_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~1023_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~991_q ),
	.datad(\RAM_USAVEL|ram~1499_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1500_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1500 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1501 (
// Equation(s):
// \RAM_USAVEL|ram~1501_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1498_combout  & ((\RAM_USAVEL|ram~1500_combout ))) # (!\RAM_USAVEL|ram~1498_combout  & (\RAM_USAVEL|ram~1493_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (\RAM_USAVEL|ram~1498_combout ))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1498_combout ),
	.datac(\RAM_USAVEL|ram~1493_combout ),
	.datad(\RAM_USAVEL|ram~1500_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1501_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1501 .lut_mask = 16'hEC64;
defparam \RAM_USAVEL|ram~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~447feeder (
// Equation(s):
// \RAM_USAVEL|ram~447feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~447feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~447feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~447feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N31
dffeas \RAM_USAVEL|ram~447 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~447 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~447 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~431feeder (
// Equation(s):
// \RAM_USAVEL|ram~431feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~431feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~431feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~431feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N9
dffeas \RAM_USAVEL|ram~431 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~431 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~415feeder (
// Equation(s):
// \RAM_USAVEL|ram~415feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~415feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N9
dffeas \RAM_USAVEL|ram~415 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~415 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~415 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N9
dffeas \RAM_USAVEL|ram~399 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~399 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1488 (
// Equation(s):
// \RAM_USAVEL|ram~1488_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~415_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~399_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~415_q ),
	.datac(\RAM_USAVEL|ram~399_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1488_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1488 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1489 (
// Equation(s):
// \RAM_USAVEL|ram~1489_combout  = (\RAM_USAVEL|ram~1488_combout  & ((\RAM_USAVEL|ram~447_q ) # ((!\CPU|ROM|memROM~38_combout )))) # (!\RAM_USAVEL|ram~1488_combout  & (((\RAM_USAVEL|ram~431_q  & \CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~447_q ),
	.datab(\RAM_USAVEL|ram~431_q ),
	.datac(\RAM_USAVEL|ram~1488_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1489_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1489 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N27
dffeas \RAM_USAVEL|ram~175 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~175 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N25
dffeas \RAM_USAVEL|ram~191 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~191 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~159feeder (
// Equation(s):
// \RAM_USAVEL|ram~159feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~159feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N11
dffeas \RAM_USAVEL|ram~159 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~159 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~159 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N3
dffeas \RAM_USAVEL|ram~143 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~143 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1483 (
// Equation(s):
// \RAM_USAVEL|ram~1483_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~159_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~143_q 
// )))))

	.dataa(\RAM_USAVEL|ram~159_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~143_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1483_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1483 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1484 (
// Equation(s):
// \RAM_USAVEL|ram~1484_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1483_combout  & ((\RAM_USAVEL|ram~191_q ))) # (!\RAM_USAVEL|ram~1483_combout  & (\RAM_USAVEL|ram~175_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1483_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~175_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~191_q ),
	.datad(\RAM_USAVEL|ram~1483_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1484_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1484 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y10_N27
dffeas \RAM_USAVEL|ram~47 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~47 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N27
dffeas \RAM_USAVEL|ram~63 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~63 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y12_N7
dffeas \RAM_USAVEL|ram~31 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~31 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N17
dffeas \RAM_USAVEL|ram~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~15 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1485 (
// Equation(s):
// \RAM_USAVEL|ram~1485_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~31_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~15_q )))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~31_q ),
	.datac(\RAM_USAVEL|ram~15_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1485_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1485 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1486 (
// Equation(s):
// \RAM_USAVEL|ram~1486_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1485_combout  & ((\RAM_USAVEL|ram~63_q ))) # (!\RAM_USAVEL|ram~1485_combout  & (\RAM_USAVEL|ram~47_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1485_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~47_q ),
	.datac(\RAM_USAVEL|ram~63_q ),
	.datad(\RAM_USAVEL|ram~1485_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1486_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1486 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1487 (
// Equation(s):
// \RAM_USAVEL|ram~1487_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1484_combout ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((!\CPU|ROM|memROM~62_combout  & \RAM_USAVEL|ram~1486_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~1484_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1486_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1487_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1487 .lut_mask = 16'hADA8;
defparam \RAM_USAVEL|ram~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N27
dffeas \RAM_USAVEL|ram~303 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~303 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y6_N9
dffeas \RAM_USAVEL|ram~319 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~319 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N27
dffeas \RAM_USAVEL|ram~271 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~271 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~287feeder (
// Equation(s):
// \RAM_USAVEL|ram~287feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~287feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~287feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~287feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y12_N5
dffeas \RAM_USAVEL|ram~287 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~287 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1481 (
// Equation(s):
// \RAM_USAVEL|ram~1481_combout  = (\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout ) # ((\RAM_USAVEL|ram~287_q )))) # (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~271_q )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~271_q ),
	.datad(\RAM_USAVEL|ram~287_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1481_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1481 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1482 (
// Equation(s):
// \RAM_USAVEL|ram~1482_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1481_combout  & ((\RAM_USAVEL|ram~319_q ))) # (!\RAM_USAVEL|ram~1481_combout  & (\RAM_USAVEL|ram~303_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1481_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~303_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~319_q ),
	.datad(\RAM_USAVEL|ram~1481_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1482_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1482 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1490 (
// Equation(s):
// \RAM_USAVEL|ram~1490_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1487_combout  & (\RAM_USAVEL|ram~1489_combout )) # (!\RAM_USAVEL|ram~1487_combout  & ((\RAM_USAVEL|ram~1482_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1487_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1489_combout ),
	.datac(\RAM_USAVEL|ram~1487_combout ),
	.datad(\RAM_USAVEL|ram~1482_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1490_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1490 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y7_N15
dffeas \RAM_USAVEL|ram~495 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~495 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N9
dffeas \RAM_USAVEL|ram~511 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~511 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N31
dffeas \RAM_USAVEL|ram~463 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~463 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y9_N1
dffeas \RAM_USAVEL|ram~479 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~479 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1478 (
// Equation(s):
// \RAM_USAVEL|ram~1478_combout  = (\CPU|ROM|memROM~38_combout  & (\CPU|ROM|memROM~201_combout )) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~479_q ))) # (!\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~463_q ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~463_q ),
	.datad(\RAM_USAVEL|ram~479_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1478_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1478 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1479 (
// Equation(s):
// \RAM_USAVEL|ram~1479_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1478_combout  & ((\RAM_USAVEL|ram~511_q ))) # (!\RAM_USAVEL|ram~1478_combout  & (\RAM_USAVEL|ram~495_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1478_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~495_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~511_q ),
	.datad(\RAM_USAVEL|ram~1478_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1479_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1479 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N19
dffeas \RAM_USAVEL|ram~239 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~239 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N13
dffeas \RAM_USAVEL|ram~255 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~255 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y9_N23
dffeas \RAM_USAVEL|ram~223 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~223 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y8_N19
dffeas \RAM_USAVEL|ram~207 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~207 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1471 (
// Equation(s):
// \RAM_USAVEL|ram~1471_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~223_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~207_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~223_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~207_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1471_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1471 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1472 (
// Equation(s):
// \RAM_USAVEL|ram~1472_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1471_combout  & ((\RAM_USAVEL|ram~255_q ))) # (!\RAM_USAVEL|ram~1471_combout  & (\RAM_USAVEL|ram~239_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1471_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~239_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~255_q ),
	.datad(\RAM_USAVEL|ram~1471_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1472_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1472 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~351feeder (
// Equation(s):
// \RAM_USAVEL|ram~351feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~351feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~351feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~351feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y10_N23
dffeas \RAM_USAVEL|ram~351 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~351feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~351 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~383feeder (
// Equation(s):
// \RAM_USAVEL|ram~383feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~383feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~383feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~383feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y10_N13
dffeas \RAM_USAVEL|ram~383 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~383feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~383 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N1
dffeas \RAM_USAVEL|ram~335 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~335 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~367feeder (
// Equation(s):
// \RAM_USAVEL|ram~367feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~367feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N25
dffeas \RAM_USAVEL|ram~367 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~367 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1473 (
// Equation(s):
// \RAM_USAVEL|ram~1473_combout  = (\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~367_q ) # (\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~335_q  & ((!\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~335_q ),
	.datab(\RAM_USAVEL|ram~367_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1473_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1473 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1474 (
// Equation(s):
// \RAM_USAVEL|ram~1474_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1473_combout  & ((\RAM_USAVEL|ram~383_q ))) # (!\RAM_USAVEL|ram~1473_combout  & (\RAM_USAVEL|ram~351_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1473_combout ))))

	.dataa(\RAM_USAVEL|ram~351_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~383_q ),
	.datad(\RAM_USAVEL|ram~1473_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1474_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1474 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N1
dffeas \RAM_USAVEL|ram~111 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1873_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~111 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y9_N3
dffeas \RAM_USAVEL|ram~127 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~127 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~95feeder (
// Equation(s):
// \RAM_USAVEL|ram~95feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~95feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~95feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~95feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y12_N11
dffeas \RAM_USAVEL|ram~95 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~95 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y9_N17
dffeas \RAM_USAVEL|ram~79 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~79 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1475 (
// Equation(s):
// \RAM_USAVEL|ram~1475_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~95_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~79_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~95_q ),
	.datac(\RAM_USAVEL|ram~79_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1475_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1475 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1476 (
// Equation(s):
// \RAM_USAVEL|ram~1476_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1475_combout  & ((\RAM_USAVEL|ram~127_q ))) # (!\RAM_USAVEL|ram~1475_combout  & (\RAM_USAVEL|ram~111_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1475_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~111_q ),
	.datac(\RAM_USAVEL|ram~127_q ),
	.datad(\RAM_USAVEL|ram~1475_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1476_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1476 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1477 (
// Equation(s):
// \RAM_USAVEL|ram~1477_combout  = (\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout ) # ((\RAM_USAVEL|ram~1474_combout )))) # (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1476_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1474_combout ),
	.datad(\RAM_USAVEL|ram~1476_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1477_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1477 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1480 (
// Equation(s):
// \RAM_USAVEL|ram~1480_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1477_combout  & (\RAM_USAVEL|ram~1479_combout )) # (!\RAM_USAVEL|ram~1477_combout  & ((\RAM_USAVEL|ram~1472_combout ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1477_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~1479_combout ),
	.datac(\RAM_USAVEL|ram~1472_combout ),
	.datad(\RAM_USAVEL|ram~1477_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1480_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1480 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1491 (
// Equation(s):
// \RAM_USAVEL|ram~1491_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1480_combout ))) # (!\CPU|ROM|memROM~24_combout  & 
// (\RAM_USAVEL|ram~1490_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1490_combout ),
	.datad(\RAM_USAVEL|ram~1480_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1491_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1491 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y7_N27
dffeas \RAM_USAVEL|ram~815 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~815 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N1
dffeas \RAM_USAVEL|ram~783 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~783 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y10_N7
dffeas \RAM_USAVEL|ram~799 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~799 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~799 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1461 (
// Equation(s):
// \RAM_USAVEL|ram~1461_combout  = (\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout ) # ((\RAM_USAVEL|ram~799_q )))) # (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~783_q )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~783_q ),
	.datad(\RAM_USAVEL|ram~799_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1461_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1461 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y5_N19
dffeas \RAM_USAVEL|ram~831 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~831 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1462 (
// Equation(s):
// \RAM_USAVEL|ram~1462_combout  = (\RAM_USAVEL|ram~1461_combout  & (((\RAM_USAVEL|ram~831_q ) # (!\CPU|ROM|memROM~38_combout )))) # (!\RAM_USAVEL|ram~1461_combout  & (\RAM_USAVEL|ram~815_q  & ((\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~815_q ),
	.datab(\RAM_USAVEL|ram~1461_combout ),
	.datac(\RAM_USAVEL|ram~831_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1462_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1462 .lut_mask = 16'hE2CC;
defparam \RAM_USAVEL|ram~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y10_N17
dffeas \RAM_USAVEL|ram~559 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~559 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N9
dffeas \RAM_USAVEL|ram~575 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~575 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~543feeder (
// Equation(s):
// \RAM_USAVEL|ram~543feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~543feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~543feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~543feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y12_N31
dffeas \RAM_USAVEL|ram~543 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~543 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \RAM_USAVEL|ram~527 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~527 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1465 (
// Equation(s):
// \RAM_USAVEL|ram~1465_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~543_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~527_q 
// )))))

	.dataa(\RAM_USAVEL|ram~543_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~527_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1465_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1465 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1466 (
// Equation(s):
// \RAM_USAVEL|ram~1466_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1465_combout  & ((\RAM_USAVEL|ram~575_q ))) # (!\RAM_USAVEL|ram~1465_combout  & (\RAM_USAVEL|ram~559_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1465_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~559_q ),
	.datac(\RAM_USAVEL|ram~575_q ),
	.datad(\RAM_USAVEL|ram~1465_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1466_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1466 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y10_N29
dffeas \RAM_USAVEL|ram~687 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~687 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N19
dffeas \RAM_USAVEL|ram~703 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~703 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~671feeder (
// Equation(s):
// \RAM_USAVEL|ram~671feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~671feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y8_N17
dffeas \RAM_USAVEL|ram~671 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~671 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y8_N11
dffeas \RAM_USAVEL|ram~655 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~655 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1463 (
// Equation(s):
// \RAM_USAVEL|ram~1463_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~671_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~655_q 
// )))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~671_q ),
	.datac(\RAM_USAVEL|ram~655_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1463_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1463 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1464 (
// Equation(s):
// \RAM_USAVEL|ram~1464_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1463_combout  & ((\RAM_USAVEL|ram~703_q ))) # (!\RAM_USAVEL|ram~1463_combout  & (\RAM_USAVEL|ram~687_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1463_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~687_q ),
	.datac(\RAM_USAVEL|ram~703_q ),
	.datad(\RAM_USAVEL|ram~1463_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1464_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1464 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1467 (
// Equation(s):
// \RAM_USAVEL|ram~1467_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~44_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1464_combout ))) # (!\CPU|ROM|memROM~44_combout  & 
// (\RAM_USAVEL|ram~1466_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1466_combout ),
	.datad(\RAM_USAVEL|ram~1464_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1467_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1467 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~959feeder (
// Equation(s):
// \RAM_USAVEL|ram~959feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~959feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N23
dffeas \RAM_USAVEL|ram~959 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~959 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~943feeder (
// Equation(s):
// \RAM_USAVEL|ram~943feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~943feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~943feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~943feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y6_N1
dffeas \RAM_USAVEL|ram~943 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~943 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~927feeder (
// Equation(s):
// \RAM_USAVEL|ram~927feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~927feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N23
dffeas \RAM_USAVEL|ram~927 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~927 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N29
dffeas \RAM_USAVEL|ram~911 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~911 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1468 (
// Equation(s):
// \RAM_USAVEL|ram~1468_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~927_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~911_q 
// )))))

	.dataa(\RAM_USAVEL|ram~927_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~911_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1468_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1468 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1469 (
// Equation(s):
// \RAM_USAVEL|ram~1469_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1468_combout  & (\RAM_USAVEL|ram~959_q )) # (!\RAM_USAVEL|ram~1468_combout  & ((\RAM_USAVEL|ram~943_q ))))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1468_combout 
// ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~959_q ),
	.datac(\RAM_USAVEL|ram~943_q ),
	.datad(\RAM_USAVEL|ram~1468_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1469_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1469 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1470 (
// Equation(s):
// \RAM_USAVEL|ram~1470_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1467_combout  & ((\RAM_USAVEL|ram~1469_combout ))) # (!\RAM_USAVEL|ram~1467_combout  & (\RAM_USAVEL|ram~1462_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1467_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1462_combout ),
	.datac(\RAM_USAVEL|ram~1467_combout ),
	.datad(\RAM_USAVEL|ram~1469_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1470_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1470 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1502 (
// Equation(s):
// \RAM_USAVEL|ram~1502_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1491_combout  & (\RAM_USAVEL|ram~1501_combout )) # (!\RAM_USAVEL|ram~1491_combout  & ((\RAM_USAVEL|ram~1470_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1491_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1501_combout ),
	.datac(\RAM_USAVEL|ram~1491_combout ),
	.datad(\RAM_USAVEL|ram~1470_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1502_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1502 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1503 (
// Equation(s):
// \RAM_USAVEL|ram~1503_combout  = (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~81_combout )) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1460_combout )) # (!\CPU|ROM|memROM~81_combout  & 
// ((\RAM_USAVEL|ram~1502_combout )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1460_combout ),
	.datad(\RAM_USAVEL|ram~1502_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1503_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1503 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N31
dffeas \RAM_USAVEL|ram~803 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~803 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~835feeder (
// Equation(s):
// \RAM_USAVEL|ram~835feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~835feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~835feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~835feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N13
dffeas \RAM_USAVEL|ram~835 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~835feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~835 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~291feeder (
// Equation(s):
// \RAM_USAVEL|ram~291feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~291feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N25
dffeas \RAM_USAVEL|ram~291 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~291 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~323feeder (
// Equation(s):
// \RAM_USAVEL|ram~323feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~323feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~323feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~323feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N17
dffeas \RAM_USAVEL|ram~323 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~323 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1379 (
// Equation(s):
// \RAM_USAVEL|ram~1379_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~323_q ))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~291_q ))))

	.dataa(\RAM_USAVEL|ram~291_q ),
	.datab(\RAM_USAVEL|ram~323_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1379_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1379 .lut_mask = 16'hFC0A;
defparam \RAM_USAVEL|ram~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1380 (
// Equation(s):
// \RAM_USAVEL|ram~1380_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1379_combout  & ((\RAM_USAVEL|ram~835_q ))) # (!\RAM_USAVEL|ram~1379_combout  & (\RAM_USAVEL|ram~803_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1379_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~803_q ),
	.datab(\RAM_USAVEL|ram~835_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~1379_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1380_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1380 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~787feeder (
// Equation(s):
// \RAM_USAVEL|ram~787feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~787feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~787feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~787feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N25
dffeas \RAM_USAVEL|ram~787 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~787 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N25
dffeas \RAM_USAVEL|ram~819 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~819 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~275feeder (
// Equation(s):
// \RAM_USAVEL|ram~275feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~275feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N29
dffeas \RAM_USAVEL|ram~275 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~275 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~275 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N13
dffeas \RAM_USAVEL|ram~307 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~307 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1381 (
// Equation(s):
// \RAM_USAVEL|ram~1381_combout  = (\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~307_q ) # (\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~275_q  & ((!\CPU|ROM|memROM~65_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~275_q ),
	.datac(\RAM_USAVEL|ram~307_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1381_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1381 .lut_mask = 16'hAAE4;
defparam \RAM_USAVEL|ram~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1382 (
// Equation(s):
// \RAM_USAVEL|ram~1382_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1381_combout  & ((\RAM_USAVEL|ram~819_q ))) # (!\RAM_USAVEL|ram~1381_combout  & (\RAM_USAVEL|ram~787_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1381_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~787_q ),
	.datab(\RAM_USAVEL|ram~819_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~1381_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1382_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1382 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1383 (
// Equation(s):
// \RAM_USAVEL|ram~1383_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~1380_combout )) # (!\CPU|ROM|memROM~201_combout  & 
// ((\RAM_USAVEL|ram~1382_combout )))))

	.dataa(\RAM_USAVEL|ram~1380_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1382_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1383_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1383 .lut_mask = 16'hE3E0;
defparam \RAM_USAVEL|ram~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~883feeder (
// Equation(s):
// \RAM_USAVEL|ram~883feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~883feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~883feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~883feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N1
dffeas \RAM_USAVEL|ram~883 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~883 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y5_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~851feeder (
// Equation(s):
// \RAM_USAVEL|ram~851feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~851feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~851feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~851feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y5_N21
dffeas \RAM_USAVEL|ram~851 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~851 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y15_N19
dffeas \RAM_USAVEL|ram~339 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~339 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1377 (
// Equation(s):
// \RAM_USAVEL|ram~1377_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~851_q )) # (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~339_q )))))

	.dataa(\RAM_USAVEL|ram~851_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~339_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1377_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1377 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N13
dffeas \RAM_USAVEL|ram~371 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~371 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1378 (
// Equation(s):
// \RAM_USAVEL|ram~1378_combout  = (\RAM_USAVEL|ram~1377_combout  & ((\RAM_USAVEL|ram~883_q ) # ((!\CPU|ROM|memROM~38_combout )))) # (!\RAM_USAVEL|ram~1377_combout  & (((\RAM_USAVEL|ram~371_q  & \CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~883_q ),
	.datab(\RAM_USAVEL|ram~1377_combout ),
	.datac(\RAM_USAVEL|ram~371_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1378_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1378 .lut_mask = 16'hB8CC;
defparam \RAM_USAVEL|ram~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N19
dffeas \RAM_USAVEL|ram~899 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~899 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~867feeder (
// Equation(s):
// \RAM_USAVEL|ram~867feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~867feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N29
dffeas \RAM_USAVEL|ram~867 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~867 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~387feeder (
// Equation(s):
// \RAM_USAVEL|ram~387feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~387feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~387feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~387feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N17
dffeas \RAM_USAVEL|ram~387 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~387feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~387 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~387 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y10_N15
dffeas \RAM_USAVEL|ram~355 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~355 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1384 (
// Equation(s):
// \RAM_USAVEL|ram~1384_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~387_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~355_q )))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~387_q ),
	.datac(\RAM_USAVEL|ram~355_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1384_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1384 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1385 (
// Equation(s):
// \RAM_USAVEL|ram~1385_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1384_combout  & (\RAM_USAVEL|ram~899_q )) # (!\RAM_USAVEL|ram~1384_combout  & ((\RAM_USAVEL|ram~867_q ))))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1384_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~899_q ),
	.datab(\RAM_USAVEL|ram~867_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~1384_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1385_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1385 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1386 (
// Equation(s):
// \RAM_USAVEL|ram~1386_combout  = (\RAM_USAVEL|ram~1383_combout  & (((\RAM_USAVEL|ram~1385_combout )) # (!\CPU|ROM|memROM~24_combout ))) # (!\RAM_USAVEL|ram~1383_combout  & (\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1378_combout )))

	.dataa(\RAM_USAVEL|ram~1383_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1378_combout ),
	.datad(\RAM_USAVEL|ram~1385_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1386_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1386 .lut_mask = 16'hEA62;
defparam \RAM_USAVEL|ram~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y6_N5
dffeas \RAM_USAVEL|ram~1011 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1011 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N7
dffeas \RAM_USAVEL|ram~979 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~979 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~947feeder (
// Equation(s):
// \RAM_USAVEL|ram~947feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~947feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N11
dffeas \RAM_USAVEL|ram~947 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~947 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N25
dffeas \RAM_USAVEL|ram~915 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~915 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1408 (
// Equation(s):
// \RAM_USAVEL|ram~1408_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~947_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~915_q )))))

	.dataa(\RAM_USAVEL|ram~947_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~915_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1408_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1408 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1409 (
// Equation(s):
// \RAM_USAVEL|ram~1409_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1408_combout  & (\RAM_USAVEL|ram~1011_q )) # (!\RAM_USAVEL|ram~1408_combout  & ((\RAM_USAVEL|ram~979_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1408_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~1011_q ),
	.datac(\RAM_USAVEL|ram~979_q ),
	.datad(\RAM_USAVEL|ram~1408_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1409_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1409 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~499feeder (
// Equation(s):
// \RAM_USAVEL|ram~499feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~499feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~499feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~499feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N25
dffeas \RAM_USAVEL|ram~499 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~499 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~467feeder (
// Equation(s):
// \RAM_USAVEL|ram~467feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~467feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N23
dffeas \RAM_USAVEL|ram~467 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~467 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~435feeder (
// Equation(s):
// \RAM_USAVEL|ram~435feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~435feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N19
dffeas \RAM_USAVEL|ram~435 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~435 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~435 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y11_N25
dffeas \RAM_USAVEL|ram~403 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~403 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1412 (
// Equation(s):
// \RAM_USAVEL|ram~1412_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~435_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~403_q )))))

	.dataa(\RAM_USAVEL|ram~435_q ),
	.datab(\RAM_USAVEL|ram~403_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1412_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1412 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1413 (
// Equation(s):
// \RAM_USAVEL|ram~1413_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1412_combout  & (\RAM_USAVEL|ram~499_q )) # (!\RAM_USAVEL|ram~1412_combout  & ((\RAM_USAVEL|ram~467_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1412_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~499_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~467_q ),
	.datad(\RAM_USAVEL|ram~1412_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1413_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1413 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~515feeder (
// Equation(s):
// \RAM_USAVEL|ram~515feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~515feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y15_N11
dffeas \RAM_USAVEL|ram~515 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~515 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~483feeder (
// Equation(s):
// \RAM_USAVEL|ram~483feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~483feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~483feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~483feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N1
dffeas \RAM_USAVEL|ram~483 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~483 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~451feeder (
// Equation(s):
// \RAM_USAVEL|ram~451feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~451feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~451feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~451feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N29
dffeas \RAM_USAVEL|ram~451 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~451feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~451 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~419feeder (
// Equation(s):
// \RAM_USAVEL|ram~419feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~419feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N7
dffeas \RAM_USAVEL|ram~419 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~419 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1410 (
// Equation(s):
// \RAM_USAVEL|ram~1410_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~451_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~419_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~451_q ),
	.datab(\RAM_USAVEL|ram~419_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1410_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1410 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y15_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1411 (
// Equation(s):
// \RAM_USAVEL|ram~1411_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1410_combout  & (\RAM_USAVEL|ram~515_q )) # (!\RAM_USAVEL|ram~1410_combout  & ((\RAM_USAVEL|ram~483_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1410_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~515_q ),
	.datac(\RAM_USAVEL|ram~483_q ),
	.datad(\RAM_USAVEL|ram~1410_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1411_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1411 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1414 (
// Equation(s):
// \RAM_USAVEL|ram~1414_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1411_combout ))) # (!\CPU|ROM|memROM~201_combout  & 
// (\RAM_USAVEL|ram~1413_combout ))))

	.dataa(\RAM_USAVEL|ram~1413_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1411_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1414_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1414 .lut_mask = 16'hFC22;
defparam \RAM_USAVEL|ram~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1027feeder (
// Equation(s):
// \RAM_USAVEL|ram~1027feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1027feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1027feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1027feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N11
dffeas \RAM_USAVEL|ram~1027 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1027 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y5_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~995feeder (
// Equation(s):
// \RAM_USAVEL|ram~995feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~995feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~995feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~995feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N7
dffeas \RAM_USAVEL|ram~995 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~995 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~963feeder (
// Equation(s):
// \RAM_USAVEL|ram~963feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~963feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~963feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~963feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y10_N25
dffeas \RAM_USAVEL|ram~963 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~963feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~963 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y6_N17
dffeas \RAM_USAVEL|ram~931 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~931 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1415 (
// Equation(s):
// \RAM_USAVEL|ram~1415_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~963_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~931_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~963_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~931_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1415_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1415 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1416 (
// Equation(s):
// \RAM_USAVEL|ram~1416_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1415_combout  & (\RAM_USAVEL|ram~1027_q )) # (!\RAM_USAVEL|ram~1415_combout  & ((\RAM_USAVEL|ram~995_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1415_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~1027_q ),
	.datab(\RAM_USAVEL|ram~995_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~1415_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1416_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1416 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1417 (
// Equation(s):
// \RAM_USAVEL|ram~1417_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1414_combout  & ((\RAM_USAVEL|ram~1416_combout ))) # (!\RAM_USAVEL|ram~1414_combout  & (\RAM_USAVEL|ram~1409_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1414_combout ))))

	.dataa(\RAM_USAVEL|ram~1409_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1414_combout ),
	.datad(\RAM_USAVEL|ram~1416_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1417_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1417 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y11_N25
dffeas \RAM_USAVEL|ram~195 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~195 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~163feeder (
// Equation(s):
// \RAM_USAVEL|ram~163feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~163feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N9
dffeas \RAM_USAVEL|ram~163 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~163 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y10_N21
dffeas \RAM_USAVEL|ram~147 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~147 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~179feeder (
// Equation(s):
// \RAM_USAVEL|ram~179feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~179feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N17
dffeas \RAM_USAVEL|ram~179 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~179 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1391 (
// Equation(s):
// \RAM_USAVEL|ram~1391_combout  = (\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~179_q ) # (\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~147_q  & ((!\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~147_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~179_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1391_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1391 .lut_mask = 16'hCCE2;
defparam \RAM_USAVEL|ram~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1392 (
// Equation(s):
// \RAM_USAVEL|ram~1392_combout  = (\RAM_USAVEL|ram~1391_combout  & ((\RAM_USAVEL|ram~195_q ) # ((!\CPU|ROM|memROM~201_combout )))) # (!\RAM_USAVEL|ram~1391_combout  & (((\RAM_USAVEL|ram~163_q  & \CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~195_q ),
	.datab(\RAM_USAVEL|ram~163_q ),
	.datac(\RAM_USAVEL|ram~1391_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1392_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1392 .lut_mask = 16'hACF0;
defparam \RAM_USAVEL|ram~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N25
dffeas \RAM_USAVEL|ram~675 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~675 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N19
dffeas \RAM_USAVEL|ram~707 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~707 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~691feeder (
// Equation(s):
// \RAM_USAVEL|ram~691feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~691feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~691feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~691feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y13_N27
dffeas \RAM_USAVEL|ram~691 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~691feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~691 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~659feeder (
// Equation(s):
// \RAM_USAVEL|ram~659feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~659feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N23
dffeas \RAM_USAVEL|ram~659 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~659 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1389 (
// Equation(s):
// \RAM_USAVEL|ram~1389_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~691_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~659_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~691_q ),
	.datab(\RAM_USAVEL|ram~659_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1389_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1389 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1390 (
// Equation(s):
// \RAM_USAVEL|ram~1390_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1389_combout  & ((\RAM_USAVEL|ram~707_q ))) # (!\RAM_USAVEL|ram~1389_combout  & (\RAM_USAVEL|ram~675_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1389_combout ))))

	.dataa(\RAM_USAVEL|ram~675_q ),
	.datab(\RAM_USAVEL|ram~707_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1389_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1390_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1390 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1393 (
// Equation(s):
// \RAM_USAVEL|ram~1393_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1390_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1392_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1392_combout ),
	.datad(\RAM_USAVEL|ram~1390_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1393_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1393 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y13_N13
dffeas \RAM_USAVEL|ram~739 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~739 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~771feeder (
// Equation(s):
// \RAM_USAVEL|ram~771feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~771feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N23
dffeas \RAM_USAVEL|ram~771 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1865_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~771 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~755feeder (
// Equation(s):
// \RAM_USAVEL|ram~755feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~755feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N13
dffeas \RAM_USAVEL|ram~755 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~755 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~723feeder (
// Equation(s):
// \RAM_USAVEL|ram~723feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~723feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N5
dffeas \RAM_USAVEL|ram~723 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~723 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1394 (
// Equation(s):
// \RAM_USAVEL|ram~1394_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~755_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~723_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~755_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~723_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1394_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1394 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1395 (
// Equation(s):
// \RAM_USAVEL|ram~1395_combout  = (\RAM_USAVEL|ram~1394_combout  & (((\RAM_USAVEL|ram~771_q ) # (!\CPU|ROM|memROM~201_combout )))) # (!\RAM_USAVEL|ram~1394_combout  & (\RAM_USAVEL|ram~739_q  & ((\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~739_q ),
	.datab(\RAM_USAVEL|ram~771_q ),
	.datac(\RAM_USAVEL|ram~1394_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1395_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1395 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~227feeder (
// Equation(s):
// \RAM_USAVEL|ram~227feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~227feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N3
dffeas \RAM_USAVEL|ram~227 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~227 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y11_N15
dffeas \RAM_USAVEL|ram~259 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~259 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y9_N31
dffeas \RAM_USAVEL|ram~243 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~243 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y11_N17
dffeas \RAM_USAVEL|ram~211 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~211 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1387 (
// Equation(s):
// \RAM_USAVEL|ram~1387_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~243_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~211_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~243_q ),
	.datac(\RAM_USAVEL|ram~211_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1387_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1387 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1388 (
// Equation(s):
// \RAM_USAVEL|ram~1388_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1387_combout  & ((\RAM_USAVEL|ram~259_q ))) # (!\RAM_USAVEL|ram~1387_combout  & (\RAM_USAVEL|ram~227_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1387_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~227_q ),
	.datac(\RAM_USAVEL|ram~259_q ),
	.datad(\RAM_USAVEL|ram~1387_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1388_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1388 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1396 (
// Equation(s):
// \RAM_USAVEL|ram~1396_combout  = (\RAM_USAVEL|ram~1393_combout  & (((\RAM_USAVEL|ram~1395_combout )) # (!\CPU|ROM|memROM~24_combout ))) # (!\RAM_USAVEL|ram~1393_combout  & (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1388_combout ))))

	.dataa(\RAM_USAVEL|ram~1393_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1395_combout ),
	.datad(\RAM_USAVEL|ram~1388_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1396_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1396 .lut_mask = 16'hE6A2;
defparam \RAM_USAVEL|ram~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~611feeder (
// Equation(s):
// \RAM_USAVEL|ram~611feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~611feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~611feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~611feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y12_N25
dffeas \RAM_USAVEL|ram~611 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~611 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N19
dffeas \RAM_USAVEL|ram~643 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~643 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~627feeder (
// Equation(s):
// \RAM_USAVEL|ram~627feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~627feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~627feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~627feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N11
dffeas \RAM_USAVEL|ram~627 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~627 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~595feeder (
// Equation(s):
// \RAM_USAVEL|ram~595feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~595feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~595feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~595feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N19
dffeas \RAM_USAVEL|ram~595 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~595 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1404 (
// Equation(s):
// \RAM_USAVEL|ram~1404_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~627_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~595_q )))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~627_q ),
	.datac(\RAM_USAVEL|ram~595_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1404_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1404 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1405 (
// Equation(s):
// \RAM_USAVEL|ram~1405_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1404_combout  & ((\RAM_USAVEL|ram~643_q ))) # (!\RAM_USAVEL|ram~1404_combout  & (\RAM_USAVEL|ram~611_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1404_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~611_q ),
	.datac(\RAM_USAVEL|ram~643_q ),
	.datad(\RAM_USAVEL|ram~1404_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1405_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1405 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~35feeder (
// Equation(s):
// \RAM_USAVEL|ram~35feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~35feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N1
dffeas \RAM_USAVEL|ram~35 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~35 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N7
dffeas \RAM_USAVEL|ram~67 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~67 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N15
dffeas \RAM_USAVEL|ram~51 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~51 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y11_N1
dffeas \RAM_USAVEL|ram~19 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~19 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1401 (
// Equation(s):
// \RAM_USAVEL|ram~1401_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~51_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~19_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~51_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~19_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1401_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1401 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1402 (
// Equation(s):
// \RAM_USAVEL|ram~1402_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1401_combout  & ((\RAM_USAVEL|ram~67_q ))) # (!\RAM_USAVEL|ram~1401_combout  & (\RAM_USAVEL|ram~35_q )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~1401_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~35_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~67_q ),
	.datad(\RAM_USAVEL|ram~1401_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1402_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1402 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~99feeder (
// Equation(s):
// \RAM_USAVEL|ram~99feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~99feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~99feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~99feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N3
dffeas \RAM_USAVEL|ram~99 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~99 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N23
dffeas \RAM_USAVEL|ram~131 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~131 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y9_N29
dffeas \RAM_USAVEL|ram~115 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~115 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~115 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y7_N25
dffeas \RAM_USAVEL|ram~83 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~83 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1399 (
// Equation(s):
// \RAM_USAVEL|ram~1399_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~115_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~83_q )))))

	.dataa(\RAM_USAVEL|ram~115_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~83_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1399_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1399 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1400 (
// Equation(s):
// \RAM_USAVEL|ram~1400_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1399_combout  & ((\RAM_USAVEL|ram~131_q ))) # (!\RAM_USAVEL|ram~1399_combout  & (\RAM_USAVEL|ram~99_q )))) # (!\CPU|ROM|memROM~201_combout  & (((\RAM_USAVEL|ram~1399_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~99_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~131_q ),
	.datad(\RAM_USAVEL|ram~1399_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1400_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1400 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1403 (
// Equation(s):
// \RAM_USAVEL|ram~1403_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~65_combout ) # (\RAM_USAVEL|ram~1400_combout )))) # (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1402_combout  & (!\CPU|ROM|memROM~65_combout )))

	.dataa(\RAM_USAVEL|ram~1402_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~1400_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1403_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1403 .lut_mask = 16'hCEC2;
defparam \RAM_USAVEL|ram~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N25
dffeas \RAM_USAVEL|ram~547 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~547 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N17
dffeas \RAM_USAVEL|ram~579 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~579 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N19
dffeas \RAM_USAVEL|ram~563 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~563 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N19
dffeas \RAM_USAVEL|ram~531 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~531 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1397 (
// Equation(s):
// \RAM_USAVEL|ram~1397_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~563_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~531_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~563_q ),
	.datac(\RAM_USAVEL|ram~531_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1397_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1397 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1398 (
// Equation(s):
// \RAM_USAVEL|ram~1398_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1397_combout  & ((\RAM_USAVEL|ram~579_q ))) # (!\RAM_USAVEL|ram~1397_combout  & (\RAM_USAVEL|ram~547_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1397_combout ))))

	.dataa(\RAM_USAVEL|ram~547_q ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~579_q ),
	.datad(\RAM_USAVEL|ram~1397_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1398_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1398 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1406 (
// Equation(s):
// \RAM_USAVEL|ram~1406_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1403_combout  & (\RAM_USAVEL|ram~1405_combout )) # (!\RAM_USAVEL|ram~1403_combout  & ((\RAM_USAVEL|ram~1398_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1403_combout ))))

	.dataa(\RAM_USAVEL|ram~1405_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1403_combout ),
	.datad(\RAM_USAVEL|ram~1398_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1406_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1406 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1407 (
// Equation(s):
// \RAM_USAVEL|ram~1407_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~44_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1396_combout )) # (!\CPU|ROM|memROM~44_combout  & 
// ((\RAM_USAVEL|ram~1406_combout )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1396_combout ),
	.datad(\RAM_USAVEL|ram~1406_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1407_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1407 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1418 (
// Equation(s):
// \RAM_USAVEL|ram~1418_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1407_combout  & ((\RAM_USAVEL|ram~1417_combout ))) # (!\RAM_USAVEL|ram~1407_combout  & (\RAM_USAVEL|ram~1386_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1407_combout ))))

	.dataa(\RAM_USAVEL|ram~1386_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1417_combout ),
	.datad(\RAM_USAVEL|ram~1407_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1418_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1418 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N17
dffeas \RAM_USAVEL|ram~1003 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1003 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N1
dffeas \RAM_USAVEL|ram~1035 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2004_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1035 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~971feeder (
// Equation(s):
// \RAM_USAVEL|ram~971feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~971feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~971feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~971feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y10_N23
dffeas \RAM_USAVEL|ram~971 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~971feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~2002_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~971 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~971 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y8_N19
dffeas \RAM_USAVEL|ram~939 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~939 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1542 (
// Equation(s):
// \RAM_USAVEL|ram~1542_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~971_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~939_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\RAM_USAVEL|ram~971_q ),
	.datac(\RAM_USAVEL|ram~939_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1542_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1542 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1543 (
// Equation(s):
// \RAM_USAVEL|ram~1543_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1542_combout  & ((\RAM_USAVEL|ram~1035_q ))) # (!\RAM_USAVEL|ram~1542_combout  & (\RAM_USAVEL|ram~1003_q )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1542_combout ))))

	.dataa(\RAM_USAVEL|ram~1003_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1035_q ),
	.datad(\RAM_USAVEL|ram~1542_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1543_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1543 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N19
dffeas \RAM_USAVEL|ram~955 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2003_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~955 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1019feeder (
// Equation(s):
// \RAM_USAVEL|ram~1019feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1019feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1019feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1019feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y7_N11
dffeas \RAM_USAVEL|ram~1019 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~2001_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1019 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~987feeder (
// Equation(s):
// \RAM_USAVEL|ram~987feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~987feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~987feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~987feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y4_N21
dffeas \RAM_USAVEL|ram~987 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~987feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~987 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~987 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N19
dffeas \RAM_USAVEL|ram~923 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~923 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1535 (
// Equation(s):
// \RAM_USAVEL|ram~1535_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~987_q ) # ((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~923_q  & !\CPU|ROM|memROM~38_combout ))))

	.dataa(\RAM_USAVEL|ram~987_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~923_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1535_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1535 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1536 (
// Equation(s):
// \RAM_USAVEL|ram~1536_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1535_combout  & ((\RAM_USAVEL|ram~1019_q ))) # (!\RAM_USAVEL|ram~1535_combout  & (\RAM_USAVEL|ram~955_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1535_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~955_q ),
	.datab(\RAM_USAVEL|ram~1019_q ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1535_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1536_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1536 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y13_N7
dffeas \RAM_USAVEL|ram~443 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1995_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~443 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~507feeder (
// Equation(s):
// \RAM_USAVEL|ram~507feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~507feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~507feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~507feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y11_N9
dffeas \RAM_USAVEL|ram~507 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1993_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~507 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~475feeder (
// Equation(s):
// \RAM_USAVEL|ram~475feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~475feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~475feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~475feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N13
dffeas \RAM_USAVEL|ram~475 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~475feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~475 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y11_N7
dffeas \RAM_USAVEL|ram~411 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~411 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1539 (
// Equation(s):
// \RAM_USAVEL|ram~1539_combout  = (\CPU|ROM|memROM~38_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~475_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~411_q )))))

	.dataa(\RAM_USAVEL|ram~475_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~411_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1539_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1539 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1540 (
// Equation(s):
// \RAM_USAVEL|ram~1540_combout  = (\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1539_combout  & ((\RAM_USAVEL|ram~507_q ))) # (!\RAM_USAVEL|ram~1539_combout  & (\RAM_USAVEL|ram~443_q )))) # (!\CPU|ROM|memROM~38_combout  & (((\RAM_USAVEL|ram~1539_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~443_q ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~507_q ),
	.datad(\RAM_USAVEL|ram~1539_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1540_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1540 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y8_N27
dffeas \RAM_USAVEL|ram~523 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1996_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~523 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~523 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y10_N17
dffeas \RAM_USAVEL|ram~491 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~491 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~459feeder (
// Equation(s):
// \RAM_USAVEL|ram~459feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~459feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N5
dffeas \RAM_USAVEL|ram~459 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1994_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~459 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y14_N11
dffeas \RAM_USAVEL|ram~427 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~427 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1537 (
// Equation(s):
// \RAM_USAVEL|ram~1537_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~459_q )) # (!\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~427_q )))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~459_q ),
	.datac(\RAM_USAVEL|ram~427_q ),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1537_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1537 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1538 (
// Equation(s):
// \RAM_USAVEL|ram~1538_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1537_combout  & (\RAM_USAVEL|ram~523_q )) # (!\RAM_USAVEL|ram~1537_combout  & ((\RAM_USAVEL|ram~491_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1537_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~523_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~491_q ),
	.datad(\RAM_USAVEL|ram~1537_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1538_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1538 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1541 (
// Equation(s):
// \RAM_USAVEL|ram~1541_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1538_combout ))) # (!\CPU|ROM|memROM~201_combout  & 
// (\RAM_USAVEL|ram~1540_combout ))))

	.dataa(\RAM_USAVEL|ram~1540_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1538_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1541_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1541 .lut_mask = 16'hF2C2;
defparam \RAM_USAVEL|ram~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1544 (
// Equation(s):
// \RAM_USAVEL|ram~1544_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1541_combout  & (\RAM_USAVEL|ram~1543_combout )) # (!\RAM_USAVEL|ram~1541_combout  & ((\RAM_USAVEL|ram~1536_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1541_combout ))))

	.dataa(\RAM_USAVEL|ram~1543_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1536_combout ),
	.datad(\RAM_USAVEL|ram~1541_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1544_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1544 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N19
dffeas \RAM_USAVEL|ram~875 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1988_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~875 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N21
dffeas \RAM_USAVEL|ram~811 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1980_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~811 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y10_N23
dffeas \RAM_USAVEL|ram~363 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1986_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~363 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~299feeder (
// Equation(s):
// \RAM_USAVEL|ram~299feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~299feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y12_N21
dffeas \RAM_USAVEL|ram~299 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~299 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1504 (
// Equation(s):
// \RAM_USAVEL|ram~1504_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~363_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~299_q )))))

	.dataa(\RAM_USAVEL|ram~363_q ),
	.datab(\RAM_USAVEL|ram~299_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1504_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1504 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1505 (
// Equation(s):
// \RAM_USAVEL|ram~1505_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1504_combout  & (\RAM_USAVEL|ram~875_q )) # (!\RAM_USAVEL|ram~1504_combout  & ((\RAM_USAVEL|ram~811_q ))))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1504_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~875_q ),
	.datac(\RAM_USAVEL|ram~811_q ),
	.datad(\RAM_USAVEL|ram~1504_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1505_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1505 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y12_N21
dffeas \RAM_USAVEL|ram~843 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~843 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N23
dffeas \RAM_USAVEL|ram~907 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~907 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~395feeder (
// Equation(s):
// \RAM_USAVEL|ram~395feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~395feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~395feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~395feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N3
dffeas \RAM_USAVEL|ram~395 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~395 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~395 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N29
dffeas \RAM_USAVEL|ram~331 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~331 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1511 (
// Equation(s):
// \RAM_USAVEL|ram~1511_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~395_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~331_q )))))

	.dataa(\RAM_USAVEL|ram~395_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~331_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1511_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1511 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1512 (
// Equation(s):
// \RAM_USAVEL|ram~1512_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1511_combout  & ((\RAM_USAVEL|ram~907_q ))) # (!\RAM_USAVEL|ram~1511_combout  & (\RAM_USAVEL|ram~843_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1511_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~843_q ),
	.datab(\RAM_USAVEL|ram~907_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\RAM_USAVEL|ram~1511_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1512_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1512 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~379feeder (
// Equation(s):
// \RAM_USAVEL|ram~379feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~379feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~379feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~379feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N11
dffeas \RAM_USAVEL|ram~379 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~379 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N19
dffeas \RAM_USAVEL|ram~891 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~891 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~315feeder (
// Equation(s):
// \RAM_USAVEL|ram~315feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~315feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N19
dffeas \RAM_USAVEL|ram~315 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~315 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~827feeder (
// Equation(s):
// \RAM_USAVEL|ram~827feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~827feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N9
dffeas \RAM_USAVEL|ram~827 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~827 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1506 (
// Equation(s):
// \RAM_USAVEL|ram~1506_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~827_q ))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~315_q ))))

	.dataa(\RAM_USAVEL|ram~315_q ),
	.datab(\RAM_USAVEL|ram~827_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1506_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1506 .lut_mask = 16'hFC0A;
defparam \RAM_USAVEL|ram~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1507 (
// Equation(s):
// \RAM_USAVEL|ram~1507_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1506_combout  & ((\RAM_USAVEL|ram~891_q ))) # (!\RAM_USAVEL|ram~1506_combout  & (\RAM_USAVEL|ram~379_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1506_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~379_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~891_q ),
	.datad(\RAM_USAVEL|ram~1506_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1507_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1507 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y10_N15
dffeas \RAM_USAVEL|ram~347 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~347 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N21
dffeas \RAM_USAVEL|ram~859 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~859 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N7
dffeas \RAM_USAVEL|ram~795 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1984_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~795 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N13
dffeas \RAM_USAVEL|ram~283 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1982_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~283 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1508 (
// Equation(s):
// \RAM_USAVEL|ram~1508_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~795_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~283_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~795_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~283_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1508_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1508 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1509 (
// Equation(s):
// \RAM_USAVEL|ram~1509_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1508_combout  & ((\RAM_USAVEL|ram~859_q ))) # (!\RAM_USAVEL|ram~1508_combout  & (\RAM_USAVEL|ram~347_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1508_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~347_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~859_q ),
	.datad(\RAM_USAVEL|ram~1508_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1509_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1509 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1510 (
// Equation(s):
// \RAM_USAVEL|ram~1510_combout  = (\CPU|ROM|memROM~38_combout  & ((\CPU|ROM|memROM~201_combout ) # ((\RAM_USAVEL|ram~1507_combout )))) # (!\CPU|ROM|memROM~38_combout  & (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1509_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1507_combout ),
	.datad(\RAM_USAVEL|ram~1509_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1510_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1510 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1513 (
// Equation(s):
// \RAM_USAVEL|ram~1513_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1510_combout  & ((\RAM_USAVEL|ram~1512_combout ))) # (!\RAM_USAVEL|ram~1510_combout  & (\RAM_USAVEL|ram~1505_combout )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1510_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~1505_combout ),
	.datac(\RAM_USAVEL|ram~1512_combout ),
	.datad(\RAM_USAVEL|ram~1510_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1513_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1513 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~587feeder (
// Equation(s):
// \RAM_USAVEL|ram~587feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~587feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~587feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~587feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N11
dffeas \RAM_USAVEL|ram~587 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~587 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N15
dffeas \RAM_USAVEL|ram~651 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~651 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~139feeder (
// Equation(s):
// \RAM_USAVEL|ram~139feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~139feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N3
dffeas \RAM_USAVEL|ram~139 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~139 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y14_N31
dffeas \RAM_USAVEL|ram~75 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~75 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1531 (
// Equation(s):
// \RAM_USAVEL|ram~1531_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~139_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~75_q )))))

	.dataa(\RAM_USAVEL|ram~139_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~75_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1531_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1531 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1532 (
// Equation(s):
// \RAM_USAVEL|ram~1532_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1531_combout  & ((\RAM_USAVEL|ram~651_q ))) # (!\RAM_USAVEL|ram~1531_combout  & (\RAM_USAVEL|ram~587_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1531_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~587_q ),
	.datac(\RAM_USAVEL|ram~651_q ),
	.datad(\RAM_USAVEL|ram~1531_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1532_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1532 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~27feeder (
// Equation(s):
// \RAM_USAVEL|ram~27feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~27feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~27feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~27feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y9_N1
dffeas \RAM_USAVEL|ram~27 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1983_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~27 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N3
dffeas \RAM_USAVEL|ram~91 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1975_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~91 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1528 (
// Equation(s):
// \RAM_USAVEL|ram~1528_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~91_q ))) # (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~27_q ))))

	.dataa(\RAM_USAVEL|ram~27_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~91_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1528_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1528 .lut_mask = 16'hFC22;
defparam \RAM_USAVEL|ram~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~539feeder (
// Equation(s):
// \RAM_USAVEL|ram~539feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~539feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~539feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~539feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y8_N13
dffeas \RAM_USAVEL|ram~539 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~539feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1981_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~539 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~539 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N11
dffeas \RAM_USAVEL|ram~603 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1973_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~603 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1529 (
// Equation(s):
// \RAM_USAVEL|ram~1529_combout  = (\RAM_USAVEL|ram~1528_combout  & (((\RAM_USAVEL|ram~603_q ) # (!\CPU|ROM|memROM~65_combout )))) # (!\RAM_USAVEL|ram~1528_combout  & (\RAM_USAVEL|ram~539_q  & ((\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~1528_combout ),
	.datab(\RAM_USAVEL|ram~539_q ),
	.datac(\RAM_USAVEL|ram~603_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1529_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1529 .lut_mask = 16'hE4AA;
defparam \RAM_USAVEL|ram~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y8_N23
dffeas \RAM_USAVEL|ram~123 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~123 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y13_N29
dffeas \RAM_USAVEL|ram~635 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~635 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~59feeder (
// Equation(s):
// \RAM_USAVEL|ram~59feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~59feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N13
dffeas \RAM_USAVEL|ram~59 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~59 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~571feeder (
// Equation(s):
// \RAM_USAVEL|ram~571feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~571feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~571feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~571feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N25
dffeas \RAM_USAVEL|ram~571 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~571 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1526 (
// Equation(s):
// \RAM_USAVEL|ram~1526_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout ) # (\RAM_USAVEL|ram~571_q )))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~59_q  & (!\CPU|ROM|memROM~24_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~59_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~571_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1526_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1526 .lut_mask = 16'hAEA4;
defparam \RAM_USAVEL|ram~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1527 (
// Equation(s):
// \RAM_USAVEL|ram~1527_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1526_combout  & ((\RAM_USAVEL|ram~635_q ))) # (!\RAM_USAVEL|ram~1526_combout  & (\RAM_USAVEL|ram~123_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1526_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~123_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~635_q ),
	.datad(\RAM_USAVEL|ram~1526_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1527_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1527 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1530 (
// Equation(s):
// \RAM_USAVEL|ram~1530_combout  = (\CPU|ROM|memROM~201_combout  & (((\CPU|ROM|memROM~38_combout )))) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1527_combout ))) # (!\CPU|ROM|memROM~38_combout  & 
// (\RAM_USAVEL|ram~1529_combout ))))

	.dataa(\RAM_USAVEL|ram~1529_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\RAM_USAVEL|ram~1527_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1530_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1530 .lut_mask = 16'hF2C2;
defparam \RAM_USAVEL|ram~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~555feeder (
// Equation(s):
// \RAM_USAVEL|ram~555feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~555feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N15
dffeas \RAM_USAVEL|ram~555 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1977_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~555 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~619feeder (
// Equation(s):
// \RAM_USAVEL|ram~619feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~619feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y12_N9
dffeas \RAM_USAVEL|ram~619 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1985_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~619 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~43feeder (
// Equation(s):
// \RAM_USAVEL|ram~43feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~43feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y12_N13
dffeas \RAM_USAVEL|ram~43 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1979_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~43 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y12_N13
dffeas \RAM_USAVEL|ram~107 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1987_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~107 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1524 (
// Equation(s):
// \RAM_USAVEL|ram~1524_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~107_q ))) # (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~43_q ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~43_q ),
	.datac(\RAM_USAVEL|ram~107_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1524_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1524 .lut_mask = 16'hFA44;
defparam \RAM_USAVEL|ram~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1525 (
// Equation(s):
// \RAM_USAVEL|ram~1525_combout  = (\RAM_USAVEL|ram~1524_combout  & (((\RAM_USAVEL|ram~619_q ) # (!\CPU|ROM|memROM~65_combout )))) # (!\RAM_USAVEL|ram~1524_combout  & (\RAM_USAVEL|ram~555_q  & ((\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~555_q ),
	.datab(\RAM_USAVEL|ram~619_q ),
	.datac(\RAM_USAVEL|ram~1524_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1525_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1525 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1533 (
// Equation(s):
// \RAM_USAVEL|ram~1533_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1530_combout  & (\RAM_USAVEL|ram~1532_combout )) # (!\RAM_USAVEL|ram~1530_combout  & ((\RAM_USAVEL|ram~1525_combout ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1530_combout ))))

	.dataa(\RAM_USAVEL|ram~1532_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1530_combout ),
	.datad(\RAM_USAVEL|ram~1525_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1533_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1533 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N23
dffeas \RAM_USAVEL|ram~267 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2000_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~267 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~267 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N25
dffeas \RAM_USAVEL|ram~779 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1992_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~779 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~779 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N25
dffeas \RAM_USAVEL|ram~251 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1997_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~251 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~763feeder (
// Equation(s):
// \RAM_USAVEL|ram~763feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~763feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N11
dffeas \RAM_USAVEL|ram~763 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1989_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~763 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1521 (
// Equation(s):
// \RAM_USAVEL|ram~1521_combout  = (\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~763_q ) # (\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~251_q  & ((!\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~251_q ),
	.datab(\RAM_USAVEL|ram~763_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1521_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1521 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1522 (
// Equation(s):
// \RAM_USAVEL|ram~1522_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1521_combout  & ((\RAM_USAVEL|ram~779_q ))) # (!\RAM_USAVEL|ram~1521_combout  & (\RAM_USAVEL|ram~267_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1521_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~267_q ),
	.datac(\RAM_USAVEL|ram~779_q ),
	.datad(\RAM_USAVEL|ram~1521_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1522_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1522 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y8_N13
dffeas \RAM_USAVEL|ram~731 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~731 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y6_N7
dffeas \RAM_USAVEL|ram~747 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~747 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~235feeder (
// Equation(s):
// \RAM_USAVEL|ram~235feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~235feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N15
dffeas \RAM_USAVEL|ram~235 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~235 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y8_N21
dffeas \RAM_USAVEL|ram~219 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~219 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1514 (
// Equation(s):
// \RAM_USAVEL|ram~1514_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~201_combout  & (\RAM_USAVEL|ram~235_q )) # (!\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~219_q 
// )))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~235_q ),
	.datac(\RAM_USAVEL|ram~219_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1514_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1514 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1515 (
// Equation(s):
// \RAM_USAVEL|ram~1515_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1514_combout  & ((\RAM_USAVEL|ram~747_q ))) # (!\RAM_USAVEL|ram~1514_combout  & (\RAM_USAVEL|ram~731_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1514_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~731_q ),
	.datac(\RAM_USAVEL|ram~747_q ),
	.datad(\RAM_USAVEL|ram~1514_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1515_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1515 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~171feeder (
// Equation(s):
// \RAM_USAVEL|ram~171feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~171feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y12_N29
dffeas \RAM_USAVEL|ram~171 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~171 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N27
dffeas \RAM_USAVEL|ram~683 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~683 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~667feeder (
// Equation(s):
// \RAM_USAVEL|ram~667feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~667feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N25
dffeas \RAM_USAVEL|ram~667 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~667 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y10_N23
dffeas \RAM_USAVEL|ram~155 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~155 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1518 (
// Equation(s):
// \RAM_USAVEL|ram~1518_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~667_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~155_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~667_q ),
	.datac(\RAM_USAVEL|ram~155_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1518_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1518 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1519 (
// Equation(s):
// \RAM_USAVEL|ram~1519_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1518_combout  & ((\RAM_USAVEL|ram~683_q ))) # (!\RAM_USAVEL|ram~1518_combout  & (\RAM_USAVEL|ram~171_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1518_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~171_q ),
	.datac(\RAM_USAVEL|ram~683_q ),
	.datad(\RAM_USAVEL|ram~1518_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1519_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1519 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~203feeder (
// Equation(s):
// \RAM_USAVEL|ram~203feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~203feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N13
dffeas \RAM_USAVEL|ram~203 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1998_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~203 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~203 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y8_N31
dffeas \RAM_USAVEL|ram~715 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1990_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~715 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~699feeder (
// Equation(s):
// \RAM_USAVEL|ram~699feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~699feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~699feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~699feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N27
dffeas \RAM_USAVEL|ram~699 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1991_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~699 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N21
dffeas \RAM_USAVEL|ram~187 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1999_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~187 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1516 (
// Equation(s):
// \RAM_USAVEL|ram~1516_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~699_q ) # ((\CPU|ROM|memROM~201_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~187_q  & !\CPU|ROM|memROM~201_combout ))))

	.dataa(\RAM_USAVEL|ram~699_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~187_q ),
	.datad(\CPU|ROM|memROM~201_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1516_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1516 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1517 (
// Equation(s):
// \RAM_USAVEL|ram~1517_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1516_combout  & ((\RAM_USAVEL|ram~715_q ))) # (!\RAM_USAVEL|ram~1516_combout  & (\RAM_USAVEL|ram~203_q )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1516_combout ))))

	.dataa(\RAM_USAVEL|ram~203_q ),
	.datab(\RAM_USAVEL|ram~715_q ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\RAM_USAVEL|ram~1516_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1517_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1517 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1520 (
// Equation(s):
// \RAM_USAVEL|ram~1520_combout  = (\CPU|ROM|memROM~24_combout  & (\CPU|ROM|memROM~38_combout )) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~38_combout  & ((\RAM_USAVEL|ram~1517_combout ))) # (!\CPU|ROM|memROM~38_combout  & 
// (\RAM_USAVEL|ram~1519_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~1519_combout ),
	.datad(\RAM_USAVEL|ram~1517_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1520_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1520 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1523 (
// Equation(s):
// \RAM_USAVEL|ram~1523_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1520_combout  & (\RAM_USAVEL|ram~1522_combout )) # (!\RAM_USAVEL|ram~1520_combout  & ((\RAM_USAVEL|ram~1515_combout ))))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1520_combout ))))

	.dataa(\RAM_USAVEL|ram~1522_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1515_combout ),
	.datad(\RAM_USAVEL|ram~1520_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1523_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1523 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1534 (
// Equation(s):
// \RAM_USAVEL|ram~1534_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1523_combout ))) # (!\CPU|ROM|memROM~44_combout  & 
// (\RAM_USAVEL|ram~1533_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1533_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1523_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1534_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1534 .lut_mask = 16'hF4A4;
defparam \RAM_USAVEL|ram~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1545 (
// Equation(s):
// \RAM_USAVEL|ram~1545_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1534_combout  & (\RAM_USAVEL|ram~1544_combout )) # (!\RAM_USAVEL|ram~1534_combout  & ((\RAM_USAVEL|ram~1513_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1534_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1544_combout ),
	.datac(\RAM_USAVEL|ram~1513_combout ),
	.datad(\RAM_USAVEL|ram~1534_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1545_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1545 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1546 (
// Equation(s):
// \RAM_USAVEL|ram~1546_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1503_combout  & ((\RAM_USAVEL|ram~1545_combout ))) # (!\RAM_USAVEL|ram~1503_combout  & (\RAM_USAVEL|ram~1418_combout )))) # (!\CPU|ROM|memROM~95_combout  & 
// (\RAM_USAVEL|ram~1503_combout ))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~1503_combout ),
	.datac(\RAM_USAVEL|ram~1418_combout ),
	.datad(\RAM_USAVEL|ram~1545_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1546_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1546 .lut_mask = 16'hEC64;
defparam \RAM_USAVEL|ram~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N22
cycloneive_lcell_comb \CPU|ULA|Add0~4 (
// Equation(s):
// \CPU|ULA|Add0~4_combout  = ((\CPU|ACU|DOUT [2] $ (\CPU|ROM|memROM~201_combout  $ (!\CPU|ULA|Add0~3 )))) # (GND)
// \CPU|ULA|Add0~5  = CARRY((\CPU|ACU|DOUT [2] & ((\CPU|ROM|memROM~201_combout ) # (!\CPU|ULA|Add0~3 ))) # (!\CPU|ACU|DOUT [2] & (\CPU|ROM|memROM~201_combout  & !\CPU|ULA|Add0~3 )))

	.dataa(\CPU|ACU|DOUT [2]),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|ULA|Add0~3 ),
	.combout(\CPU|ULA|Add0~4_combout ),
	.cout(\CPU|ULA|Add0~5 ));
// synopsys translate_off
defparam \CPU|ULA|Add0~4 .lut_mask = 16'h698E;
defparam \CPU|ULA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N28
cycloneive_lcell_comb \DECODER|SAIDA_DE_DADOS~1 (
// Equation(s):
// \DECODER|SAIDA_DE_DADOS~1_combout  = (\SW[2]~input_o  & (\CPU|ROM|memROM~38_combout  & (!\CPU|ROM|memROM~201_combout  & !\CPU|ROM|memROM~81_combout )))

	.dataa(\SW[2]~input_o ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\DECODER|SAIDA_DE_DADOS~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|SAIDA_DE_DADOS~1 .lut_mask = 16'h0008;
defparam \DECODER|SAIDA_DE_DADOS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N16
cycloneive_lcell_comb \DECODER|Equal1~1 (
// Equation(s):
// \DECODER|Equal1~1_combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~38_combout  & (!\CPU|ROM|memROM~201_combout  & !\CPU|ROM|memROM~95_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\CPU|ROM|memROM~201_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\DECODER|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Equal1~1 .lut_mask = 16'h0001;
defparam \DECODER|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~0 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~0_combout  = \BASE_DE_TEMPO_2|contador [0] $ (VCC)
// \BASE_DE_TEMPO_2|Add0~1  = CARRY(\BASE_DE_TEMPO_2|contador [0])

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|Add0~0_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~1 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~0 .lut_mask = 16'h33CC;
defparam \BASE_DE_TEMPO_2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_2|contador~0 (
// Equation(s):
// \BASE_DE_TEMPO_2|contador~0_combout  = (\BASE_DE_TEMPO_2|Add0~0_combout  & !\BASE_DE_TEMPO_2|Equal0~4_combout )

	.dataa(\BASE_DE_TEMPO_2|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador~0 .lut_mask = 16'h00AA;
defparam \BASE_DE_TEMPO_2|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N21
dffeas \BASE_DE_TEMPO_2|contador[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\BASE_DE_TEMPO_2|contador~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[0] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~2 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~2_combout  = (\BASE_DE_TEMPO_2|contador [1] & (!\BASE_DE_TEMPO_2|Add0~1 )) # (!\BASE_DE_TEMPO_2|contador [1] & ((\BASE_DE_TEMPO_2|Add0~1 ) # (GND)))
// \BASE_DE_TEMPO_2|Add0~3  = CARRY((!\BASE_DE_TEMPO_2|Add0~1 ) # (!\BASE_DE_TEMPO_2|contador [1]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~1 ),
	.combout(\BASE_DE_TEMPO_2|Add0~2_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~3 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~2 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N5
dffeas \BASE_DE_TEMPO_2|contador[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[1] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~4 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~4_combout  = (\BASE_DE_TEMPO_2|contador [2] & (\BASE_DE_TEMPO_2|Add0~3  $ (GND))) # (!\BASE_DE_TEMPO_2|contador [2] & (!\BASE_DE_TEMPO_2|Add0~3  & VCC))
// \BASE_DE_TEMPO_2|Add0~5  = CARRY((\BASE_DE_TEMPO_2|contador [2] & !\BASE_DE_TEMPO_2|Add0~3 ))

	.dataa(\BASE_DE_TEMPO_2|contador [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~3 ),
	.combout(\BASE_DE_TEMPO_2|Add0~4_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~5 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~4 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N7
dffeas \BASE_DE_TEMPO_2|contador[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[2] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~6 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~6_combout  = (\BASE_DE_TEMPO_2|contador [3] & (!\BASE_DE_TEMPO_2|Add0~5 )) # (!\BASE_DE_TEMPO_2|contador [3] & ((\BASE_DE_TEMPO_2|Add0~5 ) # (GND)))
// \BASE_DE_TEMPO_2|Add0~7  = CARRY((!\BASE_DE_TEMPO_2|Add0~5 ) # (!\BASE_DE_TEMPO_2|contador [3]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~5 ),
	.combout(\BASE_DE_TEMPO_2|Add0~6_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~7 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~6 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \BASE_DE_TEMPO_2|contador[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[3] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~8 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~8_combout  = (\BASE_DE_TEMPO_2|contador [4] & (\BASE_DE_TEMPO_2|Add0~7  $ (GND))) # (!\BASE_DE_TEMPO_2|contador [4] & (!\BASE_DE_TEMPO_2|Add0~7  & VCC))
// \BASE_DE_TEMPO_2|Add0~9  = CARRY((\BASE_DE_TEMPO_2|contador [4] & !\BASE_DE_TEMPO_2|Add0~7 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~7 ),
	.combout(\BASE_DE_TEMPO_2|Add0~8_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~9 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~8 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cycloneive_lcell_comb \BASE_DE_TEMPO_2|contador~1 (
// Equation(s):
// \BASE_DE_TEMPO_2|contador~1_combout  = (!\BASE_DE_TEMPO_2|Equal0~4_combout  & \BASE_DE_TEMPO_2|Add0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.datad(\BASE_DE_TEMPO_2|Add0~8_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador~1 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_2|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N1
dffeas \BASE_DE_TEMPO_2|contador[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[4] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~10 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~10_combout  = (\BASE_DE_TEMPO_2|contador [5] & (!\BASE_DE_TEMPO_2|Add0~9 )) # (!\BASE_DE_TEMPO_2|contador [5] & ((\BASE_DE_TEMPO_2|Add0~9 ) # (GND)))
// \BASE_DE_TEMPO_2|Add0~11  = CARRY((!\BASE_DE_TEMPO_2|Add0~9 ) # (!\BASE_DE_TEMPO_2|contador [5]))

	.dataa(\BASE_DE_TEMPO_2|contador [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~9 ),
	.combout(\BASE_DE_TEMPO_2|Add0~10_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~11 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~10 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N13
dffeas \BASE_DE_TEMPO_2|contador[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[5] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~12 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~12_combout  = (\BASE_DE_TEMPO_2|contador [6] & (\BASE_DE_TEMPO_2|Add0~11  $ (GND))) # (!\BASE_DE_TEMPO_2|contador [6] & (!\BASE_DE_TEMPO_2|Add0~11  & VCC))
// \BASE_DE_TEMPO_2|Add0~13  = CARRY((\BASE_DE_TEMPO_2|contador [6] & !\BASE_DE_TEMPO_2|Add0~11 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~11 ),
	.combout(\BASE_DE_TEMPO_2|Add0~12_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~13 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~12 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N15
dffeas \BASE_DE_TEMPO_2|contador[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[6] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~14 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~14_combout  = (\BASE_DE_TEMPO_2|contador [7] & (!\BASE_DE_TEMPO_2|Add0~13 )) # (!\BASE_DE_TEMPO_2|contador [7] & ((\BASE_DE_TEMPO_2|Add0~13 ) # (GND)))
// \BASE_DE_TEMPO_2|Add0~15  = CARRY((!\BASE_DE_TEMPO_2|Add0~13 ) # (!\BASE_DE_TEMPO_2|contador [7]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~13 ),
	.combout(\BASE_DE_TEMPO_2|Add0~14_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~15 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~14 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_2|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N17
dffeas \BASE_DE_TEMPO_2|contador[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[7] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~16 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~16_combout  = (\BASE_DE_TEMPO_2|contador [8] & (\BASE_DE_TEMPO_2|Add0~15  $ (GND))) # (!\BASE_DE_TEMPO_2|contador [8] & (!\BASE_DE_TEMPO_2|Add0~15  & VCC))
// \BASE_DE_TEMPO_2|Add0~17  = CARRY((\BASE_DE_TEMPO_2|contador [8] & !\BASE_DE_TEMPO_2|Add0~15 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~15 ),
	.combout(\BASE_DE_TEMPO_2|Add0~16_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~17 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~16 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_2|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_2|contador~2 (
// Equation(s):
// \BASE_DE_TEMPO_2|contador~2_combout  = (!\BASE_DE_TEMPO_2|Equal0~4_combout  & \BASE_DE_TEMPO_2|Add0~16_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_2|Add0~16_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador~2 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_2|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N23
dffeas \BASE_DE_TEMPO_2|contador[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|contador~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[8] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~18 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~18_combout  = (\BASE_DE_TEMPO_2|contador [9] & (!\BASE_DE_TEMPO_2|Add0~17 )) # (!\BASE_DE_TEMPO_2|contador [9] & ((\BASE_DE_TEMPO_2|Add0~17 ) # (GND)))
// \BASE_DE_TEMPO_2|Add0~19  = CARRY((!\BASE_DE_TEMPO_2|Add0~17 ) # (!\BASE_DE_TEMPO_2|contador [9]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~17 ),
	.combout(\BASE_DE_TEMPO_2|Add0~18_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~19 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~18 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_2|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_2|contador~3 (
// Equation(s):
// \BASE_DE_TEMPO_2|contador~3_combout  = (!\BASE_DE_TEMPO_2|Equal0~4_combout  & \BASE_DE_TEMPO_2|Add0~18_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_2|Add0~18_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador~3 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_2|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N25
dffeas \BASE_DE_TEMPO_2|contador[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|contador~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[9] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~20 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~20_combout  = (\BASE_DE_TEMPO_2|contador [10] & (\BASE_DE_TEMPO_2|Add0~19  $ (GND))) # (!\BASE_DE_TEMPO_2|contador [10] & (!\BASE_DE_TEMPO_2|Add0~19  & VCC))
// \BASE_DE_TEMPO_2|Add0~21  = CARRY((\BASE_DE_TEMPO_2|contador [10] & !\BASE_DE_TEMPO_2|Add0~19 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~19 ),
	.combout(\BASE_DE_TEMPO_2|Add0~20_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~21 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~20 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_2|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_2|contador~4 (
// Equation(s):
// \BASE_DE_TEMPO_2|contador~4_combout  = (!\BASE_DE_TEMPO_2|Equal0~4_combout  & \BASE_DE_TEMPO_2|Add0~20_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_2|Add0~20_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|contador~4_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador~4 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_2|contador~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N29
dffeas \BASE_DE_TEMPO_2|contador[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|contador~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[10] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~22 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~22_combout  = (\BASE_DE_TEMPO_2|contador [11] & (!\BASE_DE_TEMPO_2|Add0~21 )) # (!\BASE_DE_TEMPO_2|contador [11] & ((\BASE_DE_TEMPO_2|Add0~21 ) # (GND)))
// \BASE_DE_TEMPO_2|Add0~23  = CARRY((!\BASE_DE_TEMPO_2|Add0~21 ) # (!\BASE_DE_TEMPO_2|contador [11]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_2|contador [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~21 ),
	.combout(\BASE_DE_TEMPO_2|Add0~22_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~23 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~22 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_2|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \BASE_DE_TEMPO_2|contador[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[11] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Equal0~2 (
// Equation(s):
// \BASE_DE_TEMPO_2|Equal0~2_combout  = (\BASE_DE_TEMPO_2|contador [10] & (\BASE_DE_TEMPO_2|contador [9] & (\BASE_DE_TEMPO_2|contador [8] & !\BASE_DE_TEMPO_2|contador [11])))

	.dataa(\BASE_DE_TEMPO_2|contador [10]),
	.datab(\BASE_DE_TEMPO_2|contador [9]),
	.datac(\BASE_DE_TEMPO_2|contador [8]),
	.datad(\BASE_DE_TEMPO_2|contador [11]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Equal0~2 .lut_mask = 16'h0080;
defparam \BASE_DE_TEMPO_2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N8
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Equal0~0 (
// Equation(s):
// \BASE_DE_TEMPO_2|Equal0~0_combout  = (!\BASE_DE_TEMPO_2|contador [3] & (!\BASE_DE_TEMPO_2|contador [2] & (!\BASE_DE_TEMPO_2|contador [1] & !\BASE_DE_TEMPO_2|contador [0])))

	.dataa(\BASE_DE_TEMPO_2|contador [3]),
	.datab(\BASE_DE_TEMPO_2|contador [2]),
	.datac(\BASE_DE_TEMPO_2|contador [1]),
	.datad(\BASE_DE_TEMPO_2|contador [0]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Equal0~0 .lut_mask = 16'h0001;
defparam \BASE_DE_TEMPO_2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~24 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~24_combout  = (\BASE_DE_TEMPO_2|contador [12] & (\BASE_DE_TEMPO_2|Add0~23  $ (GND))) # (!\BASE_DE_TEMPO_2|contador [12] & (!\BASE_DE_TEMPO_2|Add0~23  & VCC))
// \BASE_DE_TEMPO_2|Add0~25  = CARRY((\BASE_DE_TEMPO_2|contador [12] & !\BASE_DE_TEMPO_2|Add0~23 ))

	.dataa(\BASE_DE_TEMPO_2|contador [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_2|Add0~23 ),
	.combout(\BASE_DE_TEMPO_2|Add0~24_combout ),
	.cout(\BASE_DE_TEMPO_2|Add0~25 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~24 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_2|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y25_N27
dffeas \BASE_DE_TEMPO_2|contador[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[12] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Add0~26 (
// Equation(s):
// \BASE_DE_TEMPO_2|Add0~26_combout  = \BASE_DE_TEMPO_2|contador [13] $ (\BASE_DE_TEMPO_2|Add0~25 )

	.dataa(\BASE_DE_TEMPO_2|contador [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\BASE_DE_TEMPO_2|Add0~25 ),
	.combout(\BASE_DE_TEMPO_2|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Add0~26 .lut_mask = 16'h5A5A;
defparam \BASE_DE_TEMPO_2|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_2|contador~5 (
// Equation(s):
// \BASE_DE_TEMPO_2|contador~5_combout  = (!\BASE_DE_TEMPO_2|Equal0~4_combout  & \BASE_DE_TEMPO_2|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.datad(\BASE_DE_TEMPO_2|Add0~26_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador~5 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_2|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N31
dffeas \BASE_DE_TEMPO_2|contador[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_2|contador~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|contador[13] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Equal0~3 (
// Equation(s):
// \BASE_DE_TEMPO_2|Equal0~3_combout  = (!\BASE_DE_TEMPO_2|contador [12] & \BASE_DE_TEMPO_2|contador [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_2|contador [12]),
	.datad(\BASE_DE_TEMPO_2|contador [13]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Equal0~3 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Equal0~1 (
// Equation(s):
// \BASE_DE_TEMPO_2|Equal0~1_combout  = (!\BASE_DE_TEMPO_2|contador [5] & (\BASE_DE_TEMPO_2|contador [4] & (!\BASE_DE_TEMPO_2|contador [7] & !\BASE_DE_TEMPO_2|contador [6])))

	.dataa(\BASE_DE_TEMPO_2|contador [5]),
	.datab(\BASE_DE_TEMPO_2|contador [4]),
	.datac(\BASE_DE_TEMPO_2|contador [7]),
	.datad(\BASE_DE_TEMPO_2|contador [6]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Equal0~1 .lut_mask = 16'h0004;
defparam \BASE_DE_TEMPO_2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cycloneive_lcell_comb \BASE_DE_TEMPO_2|Equal0~4 (
// Equation(s):
// \BASE_DE_TEMPO_2|Equal0~4_combout  = (\BASE_DE_TEMPO_2|Equal0~2_combout  & (\BASE_DE_TEMPO_2|Equal0~0_combout  & (\BASE_DE_TEMPO_2|Equal0~3_combout  & \BASE_DE_TEMPO_2|Equal0~1_combout )))

	.dataa(\BASE_DE_TEMPO_2|Equal0~2_combout ),
	.datab(\BASE_DE_TEMPO_2|Equal0~0_combout ),
	.datac(\BASE_DE_TEMPO_2|Equal0~3_combout ),
	.datad(\BASE_DE_TEMPO_2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|Equal0~4 .lut_mask = 16'h8000;
defparam \BASE_DE_TEMPO_2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cycloneive_lcell_comb \BASE_DE_TEMPO_2|tick~0 (
// Equation(s):
// \BASE_DE_TEMPO_2|tick~0_combout  = \BASE_DE_TEMPO_2|tick~q  $ (\BASE_DE_TEMPO_2|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_2|tick~q ),
	.datad(\BASE_DE_TEMPO_2|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_2|tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|tick~0 .lut_mask = 16'h0FF0;
defparam \BASE_DE_TEMPO_2|tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \BASE_DE_TEMPO_2|tick (
	.clk(\CLOCK_50~input_o ),
	.d(\BASE_DE_TEMPO_2|tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_2|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_2|tick .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_2|tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~0 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~0_combout  = \BASE_DE_TEMPO_3|contador [0] $ (VCC)
// \BASE_DE_TEMPO_3|Add0~1  = CARRY(\BASE_DE_TEMPO_3|contador [0])

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Add0~0_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~1 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~0 .lut_mask = 16'h33CC;
defparam \BASE_DE_TEMPO_3|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~3 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~3_combout  = (\BASE_DE_TEMPO_3|Add0~0_combout  & !\BASE_DE_TEMPO_3|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Add0~0_combout ),
	.datad(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~3 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_3|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \BASE_DE_TEMPO_3|contador[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[0] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~2 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~2_combout  = (\BASE_DE_TEMPO_3|contador [1] & (!\BASE_DE_TEMPO_3|Add0~1 )) # (!\BASE_DE_TEMPO_3|contador [1] & ((\BASE_DE_TEMPO_3|Add0~1 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~3  = CARRY((!\BASE_DE_TEMPO_3|Add0~1 ) # (!\BASE_DE_TEMPO_3|contador [1]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~1 ),
	.combout(\BASE_DE_TEMPO_3|Add0~2_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~3 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~2 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_3|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \BASE_DE_TEMPO_3|contador[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[1] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~4 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~4_combout  = (\BASE_DE_TEMPO_3|contador [2] & (\BASE_DE_TEMPO_3|Add0~3  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [2] & (!\BASE_DE_TEMPO_3|Add0~3  & VCC))
// \BASE_DE_TEMPO_3|Add0~5  = CARRY((\BASE_DE_TEMPO_3|contador [2] & !\BASE_DE_TEMPO_3|Add0~3 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~3 ),
	.combout(\BASE_DE_TEMPO_3|Add0~4_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~5 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~4 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_3|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \BASE_DE_TEMPO_3|contador[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[2] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~6 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~6_combout  = (\BASE_DE_TEMPO_3|contador [3] & (!\BASE_DE_TEMPO_3|Add0~5 )) # (!\BASE_DE_TEMPO_3|contador [3] & ((\BASE_DE_TEMPO_3|Add0~5 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~7  = CARRY((!\BASE_DE_TEMPO_3|Add0~5 ) # (!\BASE_DE_TEMPO_3|contador [3]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~5 ),
	.combout(\BASE_DE_TEMPO_3|Add0~6_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~7 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~6 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_3|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \BASE_DE_TEMPO_3|contador[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[3] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~8 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~8_combout  = (\BASE_DE_TEMPO_3|contador [4] & (\BASE_DE_TEMPO_3|Add0~7  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [4] & (!\BASE_DE_TEMPO_3|Add0~7  & VCC))
// \BASE_DE_TEMPO_3|Add0~9  = CARRY((\BASE_DE_TEMPO_3|contador [4] & !\BASE_DE_TEMPO_3|Add0~7 ))

	.dataa(\BASE_DE_TEMPO_3|contador [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~7 ),
	.combout(\BASE_DE_TEMPO_3|Add0~8_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~9 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~8 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_3|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \BASE_DE_TEMPO_3|contador[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[4] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~10 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~10_combout  = (\BASE_DE_TEMPO_3|contador [5] & (!\BASE_DE_TEMPO_3|Add0~9 )) # (!\BASE_DE_TEMPO_3|contador [5] & ((\BASE_DE_TEMPO_3|Add0~9 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~11  = CARRY((!\BASE_DE_TEMPO_3|Add0~9 ) # (!\BASE_DE_TEMPO_3|contador [5]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~9 ),
	.combout(\BASE_DE_TEMPO_3|Add0~10_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~11 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~10 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_3|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~4 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~4_combout  = (!\BASE_DE_TEMPO_3|Equal0~5_combout  & \BASE_DE_TEMPO_3|Add0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.datad(\BASE_DE_TEMPO_3|Add0~10_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~4_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~4 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_3|contador~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N7
dffeas \BASE_DE_TEMPO_3|contador[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[5] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~12 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~12_combout  = (\BASE_DE_TEMPO_3|contador [6] & (\BASE_DE_TEMPO_3|Add0~11  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [6] & (!\BASE_DE_TEMPO_3|Add0~11  & VCC))
// \BASE_DE_TEMPO_3|Add0~13  = CARRY((\BASE_DE_TEMPO_3|contador [6] & !\BASE_DE_TEMPO_3|Add0~11 ))

	.dataa(\BASE_DE_TEMPO_3|contador [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~11 ),
	.combout(\BASE_DE_TEMPO_3|Add0~12_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~13 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~12 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_3|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \BASE_DE_TEMPO_3|contador[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[6] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~14 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~14_combout  = (\BASE_DE_TEMPO_3|contador [7] & (!\BASE_DE_TEMPO_3|Add0~13 )) # (!\BASE_DE_TEMPO_3|contador [7] & ((\BASE_DE_TEMPO_3|Add0~13 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~15  = CARRY((!\BASE_DE_TEMPO_3|Add0~13 ) # (!\BASE_DE_TEMPO_3|contador [7]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~13 ),
	.combout(\BASE_DE_TEMPO_3|Add0~14_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~15 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~14 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_3|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \BASE_DE_TEMPO_3|contador[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[7] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~16 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~16_combout  = (\BASE_DE_TEMPO_3|contador [8] & (\BASE_DE_TEMPO_3|Add0~15  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [8] & (!\BASE_DE_TEMPO_3|Add0~15  & VCC))
// \BASE_DE_TEMPO_3|Add0~17  = CARRY((\BASE_DE_TEMPO_3|contador [8] & !\BASE_DE_TEMPO_3|Add0~15 ))

	.dataa(\BASE_DE_TEMPO_3|contador [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~15 ),
	.combout(\BASE_DE_TEMPO_3|Add0~16_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~17 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~16 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_3|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~5 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~5_combout  = (\BASE_DE_TEMPO_3|Add0~16_combout  & !\BASE_DE_TEMPO_3|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Add0~16_combout ),
	.datad(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~5 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_3|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \BASE_DE_TEMPO_3|contador[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[8] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N0
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~18 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~18_combout  = (\BASE_DE_TEMPO_3|contador [9] & (!\BASE_DE_TEMPO_3|Add0~17 )) # (!\BASE_DE_TEMPO_3|contador [9] & ((\BASE_DE_TEMPO_3|Add0~17 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~19  = CARRY((!\BASE_DE_TEMPO_3|Add0~17 ) # (!\BASE_DE_TEMPO_3|contador [9]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~17 ),
	.combout(\BASE_DE_TEMPO_3|Add0~18_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~19 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~18 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_3|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N1
dffeas \BASE_DE_TEMPO_3|contador[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[9] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N2
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~20 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~20_combout  = (\BASE_DE_TEMPO_3|contador [10] & (\BASE_DE_TEMPO_3|Add0~19  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [10] & (!\BASE_DE_TEMPO_3|Add0~19  & VCC))
// \BASE_DE_TEMPO_3|Add0~21  = CARRY((\BASE_DE_TEMPO_3|contador [10] & !\BASE_DE_TEMPO_3|Add0~19 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~19 ),
	.combout(\BASE_DE_TEMPO_3|Add0~20_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~21 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~20 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_3|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N3
dffeas \BASE_DE_TEMPO_3|contador[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[10] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N4
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~22 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~22_combout  = (\BASE_DE_TEMPO_3|contador [11] & (!\BASE_DE_TEMPO_3|Add0~21 )) # (!\BASE_DE_TEMPO_3|contador [11] & ((\BASE_DE_TEMPO_3|Add0~21 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~23  = CARRY((!\BASE_DE_TEMPO_3|Add0~21 ) # (!\BASE_DE_TEMPO_3|contador [11]))

	.dataa(\BASE_DE_TEMPO_3|contador [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~21 ),
	.combout(\BASE_DE_TEMPO_3|Add0~22_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~23 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~22 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_3|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N5
dffeas \BASE_DE_TEMPO_3|contador[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[11] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~24 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~24_combout  = (\BASE_DE_TEMPO_3|contador [12] & (\BASE_DE_TEMPO_3|Add0~23  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [12] & (!\BASE_DE_TEMPO_3|Add0~23  & VCC))
// \BASE_DE_TEMPO_3|Add0~25  = CARRY((\BASE_DE_TEMPO_3|contador [12] & !\BASE_DE_TEMPO_3|Add0~23 ))

	.dataa(\BASE_DE_TEMPO_3|contador [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~23 ),
	.combout(\BASE_DE_TEMPO_3|Add0~24_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~25 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~24 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_3|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N7
dffeas \BASE_DE_TEMPO_3|contador[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[12] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N8
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~26 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~26_combout  = (\BASE_DE_TEMPO_3|contador [13] & (!\BASE_DE_TEMPO_3|Add0~25 )) # (!\BASE_DE_TEMPO_3|contador [13] & ((\BASE_DE_TEMPO_3|Add0~25 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~27  = CARRY((!\BASE_DE_TEMPO_3|Add0~25 ) # (!\BASE_DE_TEMPO_3|contador [13]))

	.dataa(\BASE_DE_TEMPO_3|contador [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~25 ),
	.combout(\BASE_DE_TEMPO_3|Add0~26_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~27 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~26 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_3|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~6 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~6_combout  = (\BASE_DE_TEMPO_3|Add0~26_combout  & !\BASE_DE_TEMPO_3|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Add0~26_combout ),
	.datad(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~6_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~6 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_3|contador~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N23
dffeas \BASE_DE_TEMPO_3|contador[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[13] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N10
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~28 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~28_combout  = (\BASE_DE_TEMPO_3|contador [14] & (\BASE_DE_TEMPO_3|Add0~27  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [14] & (!\BASE_DE_TEMPO_3|Add0~27  & VCC))
// \BASE_DE_TEMPO_3|Add0~29  = CARRY((\BASE_DE_TEMPO_3|contador [14] & !\BASE_DE_TEMPO_3|Add0~27 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~27 ),
	.combout(\BASE_DE_TEMPO_3|Add0~28_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~29 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~28 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_3|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y31_N11
dffeas \BASE_DE_TEMPO_3|contador[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[14] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N12
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~30 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~30_combout  = (\BASE_DE_TEMPO_3|contador [15] & (!\BASE_DE_TEMPO_3|Add0~29 )) # (!\BASE_DE_TEMPO_3|contador [15] & ((\BASE_DE_TEMPO_3|Add0~29 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~31  = CARRY((!\BASE_DE_TEMPO_3|Add0~29 ) # (!\BASE_DE_TEMPO_3|contador [15]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~29 ),
	.combout(\BASE_DE_TEMPO_3|Add0~30_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~31 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~30 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_3|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~7 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~7_combout  = (!\BASE_DE_TEMPO_3|Equal0~5_combout  & \BASE_DE_TEMPO_3|Add0~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.datad(\BASE_DE_TEMPO_3|Add0~30_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~7_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~7 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_3|contador~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N29
dffeas \BASE_DE_TEMPO_3|contador[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[15] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~32 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~32_combout  = (\BASE_DE_TEMPO_3|contador [16] & (\BASE_DE_TEMPO_3|Add0~31  $ (GND))) # (!\BASE_DE_TEMPO_3|contador [16] & (!\BASE_DE_TEMPO_3|Add0~31  & VCC))
// \BASE_DE_TEMPO_3|Add0~33  = CARRY((\BASE_DE_TEMPO_3|contador [16] & !\BASE_DE_TEMPO_3|Add0~31 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_3|contador [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~31 ),
	.combout(\BASE_DE_TEMPO_3|Add0~32_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~33 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~32 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_3|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~0 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~0_combout  = (\BASE_DE_TEMPO_3|Add0~32_combout  & !\BASE_DE_TEMPO_3|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Add0~32_combout ),
	.datad(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~0 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_3|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N21
dffeas \BASE_DE_TEMPO_3|contador[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[16] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N16
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~34 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~34_combout  = (\BASE_DE_TEMPO_3|contador [17] & (!\BASE_DE_TEMPO_3|Add0~33 )) # (!\BASE_DE_TEMPO_3|contador [17] & ((\BASE_DE_TEMPO_3|Add0~33 ) # (GND)))
// \BASE_DE_TEMPO_3|Add0~35  = CARRY((!\BASE_DE_TEMPO_3|Add0~33 ) # (!\BASE_DE_TEMPO_3|contador [17]))

	.dataa(\BASE_DE_TEMPO_3|contador [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_3|Add0~33 ),
	.combout(\BASE_DE_TEMPO_3|Add0~34_combout ),
	.cout(\BASE_DE_TEMPO_3|Add0~35 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~34 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_3|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~1 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~1_combout  = (!\BASE_DE_TEMPO_3|Equal0~5_combout  & \BASE_DE_TEMPO_3|Add0~34_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.datad(\BASE_DE_TEMPO_3|Add0~34_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~1 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_3|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N27
dffeas \BASE_DE_TEMPO_3|contador[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[17] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Add0~36 (
// Equation(s):
// \BASE_DE_TEMPO_3|Add0~36_combout  = \BASE_DE_TEMPO_3|Add0~35  $ (!\BASE_DE_TEMPO_3|contador [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_3|contador [18]),
	.cin(\BASE_DE_TEMPO_3|Add0~35 ),
	.combout(\BASE_DE_TEMPO_3|Add0~36_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Add0~36 .lut_mask = 16'hF00F;
defparam \BASE_DE_TEMPO_3|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_3|contador~2 (
// Equation(s):
// \BASE_DE_TEMPO_3|contador~2_combout  = (!\BASE_DE_TEMPO_3|Equal0~5_combout  & \BASE_DE_TEMPO_3|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.datad(\BASE_DE_TEMPO_3|Add0~36_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador~2 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_3|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y31_N25
dffeas \BASE_DE_TEMPO_3|contador[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_3|contador~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|contador[18] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|contador[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Equal0~1 (
// Equation(s):
// \BASE_DE_TEMPO_3|Equal0~1_combout  = (\BASE_DE_TEMPO_3|contador [5] & (!\BASE_DE_TEMPO_3|contador [4] & (!\BASE_DE_TEMPO_3|contador [6] & !\BASE_DE_TEMPO_3|contador [7])))

	.dataa(\BASE_DE_TEMPO_3|contador [5]),
	.datab(\BASE_DE_TEMPO_3|contador [4]),
	.datac(\BASE_DE_TEMPO_3|contador [6]),
	.datad(\BASE_DE_TEMPO_3|contador [7]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Equal0~1 .lut_mask = 16'h0002;
defparam \BASE_DE_TEMPO_3|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N8
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Equal0~0 (
// Equation(s):
// \BASE_DE_TEMPO_3|Equal0~0_combout  = (!\BASE_DE_TEMPO_3|contador [3] & (!\BASE_DE_TEMPO_3|contador [1] & (!\BASE_DE_TEMPO_3|contador [0] & !\BASE_DE_TEMPO_3|contador [2])))

	.dataa(\BASE_DE_TEMPO_3|contador [3]),
	.datab(\BASE_DE_TEMPO_3|contador [1]),
	.datac(\BASE_DE_TEMPO_3|contador [0]),
	.datad(\BASE_DE_TEMPO_3|contador [2]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Equal0~0 .lut_mask = 16'h0001;
defparam \BASE_DE_TEMPO_3|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y31_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Equal0~3 (
// Equation(s):
// \BASE_DE_TEMPO_3|Equal0~3_combout  = (!\BASE_DE_TEMPO_3|contador [12] & (\BASE_DE_TEMPO_3|contador [15] & (\BASE_DE_TEMPO_3|contador [13] & !\BASE_DE_TEMPO_3|contador [14])))

	.dataa(\BASE_DE_TEMPO_3|contador [12]),
	.datab(\BASE_DE_TEMPO_3|contador [15]),
	.datac(\BASE_DE_TEMPO_3|contador [13]),
	.datad(\BASE_DE_TEMPO_3|contador [14]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Equal0~3 .lut_mask = 16'h0040;
defparam \BASE_DE_TEMPO_3|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N12
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Equal0~2 (
// Equation(s):
// \BASE_DE_TEMPO_3|Equal0~2_combout  = (\BASE_DE_TEMPO_3|contador [8] & (!\BASE_DE_TEMPO_3|contador [9] & (!\BASE_DE_TEMPO_3|contador [11] & !\BASE_DE_TEMPO_3|contador [10])))

	.dataa(\BASE_DE_TEMPO_3|contador [8]),
	.datab(\BASE_DE_TEMPO_3|contador [9]),
	.datac(\BASE_DE_TEMPO_3|contador [11]),
	.datad(\BASE_DE_TEMPO_3|contador [10]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Equal0~2 .lut_mask = 16'h0002;
defparam \BASE_DE_TEMPO_3|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N0
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Equal0~4 (
// Equation(s):
// \BASE_DE_TEMPO_3|Equal0~4_combout  = (\BASE_DE_TEMPO_3|Equal0~1_combout  & (\BASE_DE_TEMPO_3|Equal0~0_combout  & (\BASE_DE_TEMPO_3|Equal0~3_combout  & \BASE_DE_TEMPO_3|Equal0~2_combout )))

	.dataa(\BASE_DE_TEMPO_3|Equal0~1_combout ),
	.datab(\BASE_DE_TEMPO_3|Equal0~0_combout ),
	.datac(\BASE_DE_TEMPO_3|Equal0~3_combout ),
	.datad(\BASE_DE_TEMPO_3|Equal0~2_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Equal0~4 .lut_mask = 16'h8000;
defparam \BASE_DE_TEMPO_3|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N2
cycloneive_lcell_comb \BASE_DE_TEMPO_3|Equal0~5 (
// Equation(s):
// \BASE_DE_TEMPO_3|Equal0~5_combout  = (\BASE_DE_TEMPO_3|contador [16] & (\BASE_DE_TEMPO_3|contador [17] & (\BASE_DE_TEMPO_3|contador [18] & \BASE_DE_TEMPO_3|Equal0~4_combout )))

	.dataa(\BASE_DE_TEMPO_3|contador [16]),
	.datab(\BASE_DE_TEMPO_3|contador [17]),
	.datac(\BASE_DE_TEMPO_3|contador [18]),
	.datad(\BASE_DE_TEMPO_3|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|Equal0~5 .lut_mask = 16'h8000;
defparam \BASE_DE_TEMPO_3|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_3|tick~0 (
// Equation(s):
// \BASE_DE_TEMPO_3|tick~0_combout  = \BASE_DE_TEMPO_3|tick~q  $ (\BASE_DE_TEMPO_3|Equal0~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_3|tick~q ),
	.datad(\BASE_DE_TEMPO_3|Equal0~5_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_3|tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|tick~0 .lut_mask = 16'h0FF0;
defparam \BASE_DE_TEMPO_3|tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \BASE_DE_TEMPO_3|tick (
	.clk(\CLOCK_50~input_o ),
	.d(\BASE_DE_TEMPO_3|tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_3|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_3|tick .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_3|tick .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cycloneive_lcell_comb \MUX_BASE_TEMPO_TESTE|saida_MUX (
// Equation(s):
// \MUX_BASE_TEMPO_TESTE|saida_MUX~combout  = (\SW[1]~input_o  & (!\BASE_DE_TEMPO_2|tick~q )) # (!\SW[1]~input_o  & ((!\BASE_DE_TEMPO_3|tick~q )))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\BASE_DE_TEMPO_2|tick~q ),
	.datad(\BASE_DE_TEMPO_3|tick~q ),
	.cin(gnd),
	.combout(\MUX_BASE_TEMPO_TESTE|saida_MUX~combout ),
	.cout());
// synopsys translate_off
defparam \MUX_BASE_TEMPO_TESTE|saida_MUX .lut_mask = 16'h0C3F;
defparam \MUX_BASE_TEMPO_TESTE|saida_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N8
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~0 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~0_combout  = \BASE_DE_TEMPO_1|contador [0] $ (VCC)
// \BASE_DE_TEMPO_1|Add0~1  = CARRY(\BASE_DE_TEMPO_1|contador [0])

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Add0~0_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~1 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~0 .lut_mask = 16'h33CC;
defparam \BASE_DE_TEMPO_1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N0
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~1 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~1_combout  = (\BASE_DE_TEMPO_1|Add0~0_combout  & !\BASE_DE_TEMPO_1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Add0~0_combout ),
	.datad(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~1_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~1 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_1|contador~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N1
dffeas \BASE_DE_TEMPO_1|contador[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[0] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N10
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~2 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~2_combout  = (\BASE_DE_TEMPO_1|contador [1] & (!\BASE_DE_TEMPO_1|Add0~1 )) # (!\BASE_DE_TEMPO_1|contador [1] & ((\BASE_DE_TEMPO_1|Add0~1 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~3  = CARRY((!\BASE_DE_TEMPO_1|Add0~1 ) # (!\BASE_DE_TEMPO_1|contador [1]))

	.dataa(\BASE_DE_TEMPO_1|contador [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~1 ),
	.combout(\BASE_DE_TEMPO_1|Add0~2_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~3 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~2 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N11
dffeas \BASE_DE_TEMPO_1|contador[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[1] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N12
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~4 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~4_combout  = (\BASE_DE_TEMPO_1|contador [2] & (\BASE_DE_TEMPO_1|Add0~3  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [2] & (!\BASE_DE_TEMPO_1|Add0~3  & VCC))
// \BASE_DE_TEMPO_1|Add0~5  = CARRY((\BASE_DE_TEMPO_1|contador [2] & !\BASE_DE_TEMPO_1|Add0~3 ))

	.dataa(\BASE_DE_TEMPO_1|contador [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~3 ),
	.combout(\BASE_DE_TEMPO_1|Add0~4_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~5 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~4 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N13
dffeas \BASE_DE_TEMPO_1|contador[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[2] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~6 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~6_combout  = (\BASE_DE_TEMPO_1|contador [3] & (!\BASE_DE_TEMPO_1|Add0~5 )) # (!\BASE_DE_TEMPO_1|contador [3] & ((\BASE_DE_TEMPO_1|Add0~5 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~7  = CARRY((!\BASE_DE_TEMPO_1|Add0~5 ) # (!\BASE_DE_TEMPO_1|contador [3]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~5 ),
	.combout(\BASE_DE_TEMPO_1|Add0~6_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~7 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~6 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N15
dffeas \BASE_DE_TEMPO_1|contador[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[3] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N16
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~8 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~8_combout  = (\BASE_DE_TEMPO_1|contador [4] & (\BASE_DE_TEMPO_1|Add0~7  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [4] & (!\BASE_DE_TEMPO_1|Add0~7  & VCC))
// \BASE_DE_TEMPO_1|Add0~9  = CARRY((\BASE_DE_TEMPO_1|contador [4] & !\BASE_DE_TEMPO_1|Add0~7 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~7 ),
	.combout(\BASE_DE_TEMPO_1|Add0~8_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~9 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~8 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N17
dffeas \BASE_DE_TEMPO_1|contador[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[4] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~10 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~10_combout  = (\BASE_DE_TEMPO_1|contador [5] & (!\BASE_DE_TEMPO_1|Add0~9 )) # (!\BASE_DE_TEMPO_1|contador [5] & ((\BASE_DE_TEMPO_1|Add0~9 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~11  = CARRY((!\BASE_DE_TEMPO_1|Add0~9 ) # (!\BASE_DE_TEMPO_1|contador [5]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~9 ),
	.combout(\BASE_DE_TEMPO_1|Add0~10_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~11 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~10 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N19
dffeas \BASE_DE_TEMPO_1|contador[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[5] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~12 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~12_combout  = (\BASE_DE_TEMPO_1|contador [6] & (\BASE_DE_TEMPO_1|Add0~11  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [6] & (!\BASE_DE_TEMPO_1|Add0~11  & VCC))
// \BASE_DE_TEMPO_1|Add0~13  = CARRY((\BASE_DE_TEMPO_1|contador [6] & !\BASE_DE_TEMPO_1|Add0~11 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~11 ),
	.combout(\BASE_DE_TEMPO_1|Add0~12_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~13 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~12 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N4
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~0 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~0_combout  = (\BASE_DE_TEMPO_1|Add0~12_combout  & !\BASE_DE_TEMPO_1|Equal0~7_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|Add0~12_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~0 .lut_mask = 16'h00CC;
defparam \BASE_DE_TEMPO_1|contador~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N5
dffeas \BASE_DE_TEMPO_1|contador[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[6] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~14 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~14_combout  = (\BASE_DE_TEMPO_1|contador [7] & (!\BASE_DE_TEMPO_1|Add0~13 )) # (!\BASE_DE_TEMPO_1|contador [7] & ((\BASE_DE_TEMPO_1|Add0~13 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~15  = CARRY((!\BASE_DE_TEMPO_1|Add0~13 ) # (!\BASE_DE_TEMPO_1|contador [7]))

	.dataa(\BASE_DE_TEMPO_1|contador [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~13 ),
	.combout(\BASE_DE_TEMPO_1|Add0~14_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~15 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~14 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N23
dffeas \BASE_DE_TEMPO_1|contador[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[7] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~16 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~16_combout  = (\BASE_DE_TEMPO_1|contador [8] & (\BASE_DE_TEMPO_1|Add0~15  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [8] & (!\BASE_DE_TEMPO_1|Add0~15  & VCC))
// \BASE_DE_TEMPO_1|Add0~17  = CARRY((\BASE_DE_TEMPO_1|contador [8] & !\BASE_DE_TEMPO_1|Add0~15 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~15 ),
	.combout(\BASE_DE_TEMPO_1|Add0~16_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~17 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~16 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N25
dffeas \BASE_DE_TEMPO_1|contador[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[8] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~18 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~18_combout  = (\BASE_DE_TEMPO_1|contador [9] & (!\BASE_DE_TEMPO_1|Add0~17 )) # (!\BASE_DE_TEMPO_1|contador [9] & ((\BASE_DE_TEMPO_1|Add0~17 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~19  = CARRY((!\BASE_DE_TEMPO_1|Add0~17 ) # (!\BASE_DE_TEMPO_1|contador [9]))

	.dataa(\BASE_DE_TEMPO_1|contador [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~17 ),
	.combout(\BASE_DE_TEMPO_1|Add0~18_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~19 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~18 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N27
dffeas \BASE_DE_TEMPO_1|contador[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[9] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~20 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~20_combout  = (\BASE_DE_TEMPO_1|contador [10] & (\BASE_DE_TEMPO_1|Add0~19  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [10] & (!\BASE_DE_TEMPO_1|Add0~19  & VCC))
// \BASE_DE_TEMPO_1|Add0~21  = CARRY((\BASE_DE_TEMPO_1|contador [10] & !\BASE_DE_TEMPO_1|Add0~19 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~19 ),
	.combout(\BASE_DE_TEMPO_1|Add0~20_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~21 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~20 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y33_N29
dffeas \BASE_DE_TEMPO_1|contador[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[10] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~22 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~22_combout  = (\BASE_DE_TEMPO_1|contador [11] & (!\BASE_DE_TEMPO_1|Add0~21 )) # (!\BASE_DE_TEMPO_1|contador [11] & ((\BASE_DE_TEMPO_1|Add0~21 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~23  = CARRY((!\BASE_DE_TEMPO_1|Add0~21 ) # (!\BASE_DE_TEMPO_1|contador [11]))

	.dataa(\BASE_DE_TEMPO_1|contador [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~21 ),
	.combout(\BASE_DE_TEMPO_1|Add0~22_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~23 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~22 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~2 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~2_combout  = (\BASE_DE_TEMPO_1|Add0~22_combout  & !\BASE_DE_TEMPO_1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Add0~22_combout ),
	.datad(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~2_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~2 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_1|contador~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y33_N7
dffeas \BASE_DE_TEMPO_1|contador[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[11] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N0
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~24 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~24_combout  = (\BASE_DE_TEMPO_1|contador [12] & (\BASE_DE_TEMPO_1|Add0~23  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [12] & (!\BASE_DE_TEMPO_1|Add0~23  & VCC))
// \BASE_DE_TEMPO_1|Add0~25  = CARRY((\BASE_DE_TEMPO_1|contador [12] & !\BASE_DE_TEMPO_1|Add0~23 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~23 ),
	.combout(\BASE_DE_TEMPO_1|Add0~24_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~25 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~24 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~3 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~3_combout  = (\BASE_DE_TEMPO_1|Add0~24_combout  & !\BASE_DE_TEMPO_1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Add0~24_combout ),
	.datad(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~3_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~3 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_1|contador~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N15
dffeas \BASE_DE_TEMPO_1|contador[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[12] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N2
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~26 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~26_combout  = (\BASE_DE_TEMPO_1|contador [13] & (!\BASE_DE_TEMPO_1|Add0~25 )) # (!\BASE_DE_TEMPO_1|contador [13] & ((\BASE_DE_TEMPO_1|Add0~25 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~27  = CARRY((!\BASE_DE_TEMPO_1|Add0~25 ) # (!\BASE_DE_TEMPO_1|contador [13]))

	.dataa(\BASE_DE_TEMPO_1|contador [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~25 ),
	.combout(\BASE_DE_TEMPO_1|Add0~26_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~27 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~26 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~4 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~4_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~26_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|Add0~26_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~4_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~4 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_1|contador~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N21
dffeas \BASE_DE_TEMPO_1|contador[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[13] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N4
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~28 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~28_combout  = (\BASE_DE_TEMPO_1|contador [14] & (\BASE_DE_TEMPO_1|Add0~27  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [14] & (!\BASE_DE_TEMPO_1|Add0~27  & VCC))
// \BASE_DE_TEMPO_1|Add0~29  = CARRY((\BASE_DE_TEMPO_1|contador [14] & !\BASE_DE_TEMPO_1|Add0~27 ))

	.dataa(\BASE_DE_TEMPO_1|contador [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~27 ),
	.combout(\BASE_DE_TEMPO_1|Add0~28_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~29 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~28 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_1|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~5 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~5_combout  = (\BASE_DE_TEMPO_1|Add0~28_combout  & !\BASE_DE_TEMPO_1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Add0~28_combout ),
	.datad(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~5_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~5 .lut_mask = 16'h00F0;
defparam \BASE_DE_TEMPO_1|contador~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N3
dffeas \BASE_DE_TEMPO_1|contador[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[14] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~30 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~30_combout  = (\BASE_DE_TEMPO_1|contador [15] & (!\BASE_DE_TEMPO_1|Add0~29 )) # (!\BASE_DE_TEMPO_1|contador [15] & ((\BASE_DE_TEMPO_1|Add0~29 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~31  = CARRY((!\BASE_DE_TEMPO_1|Add0~29 ) # (!\BASE_DE_TEMPO_1|contador [15]))

	.dataa(\BASE_DE_TEMPO_1|contador [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~29 ),
	.combout(\BASE_DE_TEMPO_1|Add0~30_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~31 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~30 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N7
dffeas \BASE_DE_TEMPO_1|contador[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[15] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N8
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~32 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~32_combout  = (\BASE_DE_TEMPO_1|contador [16] & (\BASE_DE_TEMPO_1|Add0~31  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [16] & (!\BASE_DE_TEMPO_1|Add0~31  & VCC))
// \BASE_DE_TEMPO_1|Add0~33  = CARRY((\BASE_DE_TEMPO_1|contador [16] & !\BASE_DE_TEMPO_1|Add0~31 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~31 ),
	.combout(\BASE_DE_TEMPO_1|Add0~32_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~33 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~32 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~6 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~6_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~32_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|Add0~32_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~6_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~6 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_1|contador~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N27
dffeas \BASE_DE_TEMPO_1|contador[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[16] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N10
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~34 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~34_combout  = (\BASE_DE_TEMPO_1|contador [17] & (!\BASE_DE_TEMPO_1|Add0~33 )) # (!\BASE_DE_TEMPO_1|contador [17] & ((\BASE_DE_TEMPO_1|Add0~33 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~35  = CARRY((!\BASE_DE_TEMPO_1|Add0~33 ) # (!\BASE_DE_TEMPO_1|contador [17]))

	.dataa(\BASE_DE_TEMPO_1|contador [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~33 ),
	.combout(\BASE_DE_TEMPO_1|Add0~34_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~35 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~34 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N11
dffeas \BASE_DE_TEMPO_1|contador[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[17] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N12
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~36 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~36_combout  = (\BASE_DE_TEMPO_1|contador [18] & (\BASE_DE_TEMPO_1|Add0~35  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [18] & (!\BASE_DE_TEMPO_1|Add0~35  & VCC))
// \BASE_DE_TEMPO_1|Add0~37  = CARRY((\BASE_DE_TEMPO_1|contador [18] & !\BASE_DE_TEMPO_1|Add0~35 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~35 ),
	.combout(\BASE_DE_TEMPO_1|Add0~36_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~37 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~36 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~7 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~7_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~36_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|Add0~36_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~7_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~7 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_1|contador~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N23
dffeas \BASE_DE_TEMPO_1|contador[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[18] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N14
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~38 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~38_combout  = (\BASE_DE_TEMPO_1|contador [19] & (!\BASE_DE_TEMPO_1|Add0~37 )) # (!\BASE_DE_TEMPO_1|contador [19] & ((\BASE_DE_TEMPO_1|Add0~37 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~39  = CARRY((!\BASE_DE_TEMPO_1|Add0~37 ) # (!\BASE_DE_TEMPO_1|contador [19]))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~37 ),
	.combout(\BASE_DE_TEMPO_1|Add0~38_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~39 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~38 .lut_mask = 16'h3C3F;
defparam \BASE_DE_TEMPO_1|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~8 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~8_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~38_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|Add0~38_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~8_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~8 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_1|contador~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N19
dffeas \BASE_DE_TEMPO_1|contador[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[19] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N12
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~5 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~5_combout  = (\BASE_DE_TEMPO_1|contador [18] & (\BASE_DE_TEMPO_1|contador [19] & (\BASE_DE_TEMPO_1|contador [16] & !\BASE_DE_TEMPO_1|contador [17])))

	.dataa(\BASE_DE_TEMPO_1|contador [18]),
	.datab(\BASE_DE_TEMPO_1|contador [19]),
	.datac(\BASE_DE_TEMPO_1|contador [16]),
	.datad(\BASE_DE_TEMPO_1|contador [17]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~5 .lut_mask = 16'h0080;
defparam \BASE_DE_TEMPO_1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N16
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~40 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~40_combout  = (\BASE_DE_TEMPO_1|contador [20] & (\BASE_DE_TEMPO_1|Add0~39  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [20] & (!\BASE_DE_TEMPO_1|Add0~39  & VCC))
// \BASE_DE_TEMPO_1|Add0~41  = CARRY((\BASE_DE_TEMPO_1|contador [20] & !\BASE_DE_TEMPO_1|Add0~39 ))

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|contador [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~39 ),
	.combout(\BASE_DE_TEMPO_1|Add0~40_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~41 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~40 .lut_mask = 16'hC30C;
defparam \BASE_DE_TEMPO_1|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~10 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~10_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datad(\BASE_DE_TEMPO_1|Add0~40_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~10_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~10 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_1|contador~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N29
dffeas \BASE_DE_TEMPO_1|contador[20] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[20] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N18
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~42 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~42_combout  = (\BASE_DE_TEMPO_1|contador [21] & (!\BASE_DE_TEMPO_1|Add0~41 )) # (!\BASE_DE_TEMPO_1|contador [21] & ((\BASE_DE_TEMPO_1|Add0~41 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~43  = CARRY((!\BASE_DE_TEMPO_1|Add0~41 ) # (!\BASE_DE_TEMPO_1|contador [21]))

	.dataa(\BASE_DE_TEMPO_1|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~41 ),
	.combout(\BASE_DE_TEMPO_1|Add0~42_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~43 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~42 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~11 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~11_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~42_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datad(\BASE_DE_TEMPO_1|Add0~42_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~11_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~11 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_1|contador~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N31
dffeas \BASE_DE_TEMPO_1|contador[21] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[21] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N20
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~44 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~44_combout  = (\BASE_DE_TEMPO_1|contador [22] & (\BASE_DE_TEMPO_1|Add0~43  $ (GND))) # (!\BASE_DE_TEMPO_1|contador [22] & (!\BASE_DE_TEMPO_1|Add0~43  & VCC))
// \BASE_DE_TEMPO_1|Add0~45  = CARRY((\BASE_DE_TEMPO_1|contador [22] & !\BASE_DE_TEMPO_1|Add0~43 ))

	.dataa(\BASE_DE_TEMPO_1|contador [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~43 ),
	.combout(\BASE_DE_TEMPO_1|Add0~44_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~45 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~44 .lut_mask = 16'hA50A;
defparam \BASE_DE_TEMPO_1|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~12 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~12_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~44_combout )

	.dataa(gnd),
	.datab(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|Add0~44_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~12_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~12 .lut_mask = 16'h3300;
defparam \BASE_DE_TEMPO_1|contador~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N31
dffeas \BASE_DE_TEMPO_1|contador[22] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[22] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N22
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~46 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~46_combout  = (\BASE_DE_TEMPO_1|contador [23] & (!\BASE_DE_TEMPO_1|Add0~45 )) # (!\BASE_DE_TEMPO_1|contador [23] & ((\BASE_DE_TEMPO_1|Add0~45 ) # (GND)))
// \BASE_DE_TEMPO_1|Add0~47  = CARRY((!\BASE_DE_TEMPO_1|Add0~45 ) # (!\BASE_DE_TEMPO_1|contador [23]))

	.dataa(\BASE_DE_TEMPO_1|contador [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\BASE_DE_TEMPO_1|Add0~45 ),
	.combout(\BASE_DE_TEMPO_1|Add0~46_combout ),
	.cout(\BASE_DE_TEMPO_1|Add0~47 ));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~46 .lut_mask = 16'h5A5F;
defparam \BASE_DE_TEMPO_1|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y32_N23
dffeas \BASE_DE_TEMPO_1|contador[23] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[23] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~6 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~6_combout  = (\BASE_DE_TEMPO_1|contador [20] & (\BASE_DE_TEMPO_1|contador [21] & (\BASE_DE_TEMPO_1|contador [22] & !\BASE_DE_TEMPO_1|contador [23])))

	.dataa(\BASE_DE_TEMPO_1|contador [20]),
	.datab(\BASE_DE_TEMPO_1|contador [21]),
	.datac(\BASE_DE_TEMPO_1|contador [22]),
	.datad(\BASE_DE_TEMPO_1|contador [23]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~6 .lut_mask = 16'h0080;
defparam \BASE_DE_TEMPO_1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Add0~48 (
// Equation(s):
// \BASE_DE_TEMPO_1|Add0~48_combout  = \BASE_DE_TEMPO_1|Add0~47  $ (!\BASE_DE_TEMPO_1|contador [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BASE_DE_TEMPO_1|contador [24]),
	.cin(\BASE_DE_TEMPO_1|Add0~47 ),
	.combout(\BASE_DE_TEMPO_1|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Add0~48 .lut_mask = 16'hF00F;
defparam \BASE_DE_TEMPO_1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N26
cycloneive_lcell_comb \BASE_DE_TEMPO_1|contador~9 (
// Equation(s):
// \BASE_DE_TEMPO_1|contador~9_combout  = (!\BASE_DE_TEMPO_1|Equal0~7_combout  & \BASE_DE_TEMPO_1|Add0~48_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.datad(\BASE_DE_TEMPO_1|Add0~48_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|contador~9_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador~9 .lut_mask = 16'h0F00;
defparam \BASE_DE_TEMPO_1|contador~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N27
dffeas \BASE_DE_TEMPO_1|contador[24] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\BASE_DE_TEMPO_1|contador~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|contador[24] .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|contador[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y33_N2
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~0 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~0_combout  = (!\BASE_DE_TEMPO_1|contador [5] & (\BASE_DE_TEMPO_1|contador [6] & (!\BASE_DE_TEMPO_1|contador [7] & !\BASE_DE_TEMPO_1|contador [4])))

	.dataa(\BASE_DE_TEMPO_1|contador [5]),
	.datab(\BASE_DE_TEMPO_1|contador [6]),
	.datac(\BASE_DE_TEMPO_1|contador [7]),
	.datad(\BASE_DE_TEMPO_1|contador [4]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~0 .lut_mask = 16'h0004;
defparam \BASE_DE_TEMPO_1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~3 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~3_combout  = (\BASE_DE_TEMPO_1|contador [13] & (\BASE_DE_TEMPO_1|contador [12] & (!\BASE_DE_TEMPO_1|contador [15] & \BASE_DE_TEMPO_1|contador [14])))

	.dataa(\BASE_DE_TEMPO_1|contador [13]),
	.datab(\BASE_DE_TEMPO_1|contador [12]),
	.datac(\BASE_DE_TEMPO_1|contador [15]),
	.datad(\BASE_DE_TEMPO_1|contador [14]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~3 .lut_mask = 16'h0800;
defparam \BASE_DE_TEMPO_1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N30
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~2 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~2_combout  = (!\BASE_DE_TEMPO_1|contador [9] & (!\BASE_DE_TEMPO_1|contador [8] & (\BASE_DE_TEMPO_1|contador [11] & !\BASE_DE_TEMPO_1|contador [10])))

	.dataa(\BASE_DE_TEMPO_1|contador [9]),
	.datab(\BASE_DE_TEMPO_1|contador [8]),
	.datac(\BASE_DE_TEMPO_1|contador [11]),
	.datad(\BASE_DE_TEMPO_1|contador [10]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~2 .lut_mask = 16'h0010;
defparam \BASE_DE_TEMPO_1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y33_N28
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~1 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~1_combout  = (!\BASE_DE_TEMPO_1|contador [1] & (!\BASE_DE_TEMPO_1|contador [3] & (!\BASE_DE_TEMPO_1|contador [0] & !\BASE_DE_TEMPO_1|contador [2])))

	.dataa(\BASE_DE_TEMPO_1|contador [1]),
	.datab(\BASE_DE_TEMPO_1|contador [3]),
	.datac(\BASE_DE_TEMPO_1|contador [0]),
	.datad(\BASE_DE_TEMPO_1|contador [2]),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~1 .lut_mask = 16'h0001;
defparam \BASE_DE_TEMPO_1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N10
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~4 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~4_combout  = (\BASE_DE_TEMPO_1|Equal0~0_combout  & (\BASE_DE_TEMPO_1|Equal0~3_combout  & (\BASE_DE_TEMPO_1|Equal0~2_combout  & \BASE_DE_TEMPO_1|Equal0~1_combout )))

	.dataa(\BASE_DE_TEMPO_1|Equal0~0_combout ),
	.datab(\BASE_DE_TEMPO_1|Equal0~3_combout ),
	.datac(\BASE_DE_TEMPO_1|Equal0~2_combout ),
	.datad(\BASE_DE_TEMPO_1|Equal0~1_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~4 .lut_mask = 16'h8000;
defparam \BASE_DE_TEMPO_1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N0
cycloneive_lcell_comb \BASE_DE_TEMPO_1|Equal0~7 (
// Equation(s):
// \BASE_DE_TEMPO_1|Equal0~7_combout  = (\BASE_DE_TEMPO_1|Equal0~5_combout  & (\BASE_DE_TEMPO_1|Equal0~6_combout  & (\BASE_DE_TEMPO_1|contador [24] & \BASE_DE_TEMPO_1|Equal0~4_combout )))

	.dataa(\BASE_DE_TEMPO_1|Equal0~5_combout ),
	.datab(\BASE_DE_TEMPO_1|Equal0~6_combout ),
	.datac(\BASE_DE_TEMPO_1|contador [24]),
	.datad(\BASE_DE_TEMPO_1|Equal0~4_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|Equal0~7 .lut_mask = 16'h8000;
defparam \BASE_DE_TEMPO_1|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cycloneive_lcell_comb \BASE_DE_TEMPO_1|tick~0 (
// Equation(s):
// \BASE_DE_TEMPO_1|tick~0_combout  = \BASE_DE_TEMPO_1|tick~q  $ (\BASE_DE_TEMPO_1|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BASE_DE_TEMPO_1|tick~q ),
	.datad(\BASE_DE_TEMPO_1|Equal0~7_combout ),
	.cin(gnd),
	.combout(\BASE_DE_TEMPO_1|tick~0_combout ),
	.cout());
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|tick~0 .lut_mask = 16'h0FF0;
defparam \BASE_DE_TEMPO_1|tick~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N7
dffeas \BASE_DE_TEMPO_1|tick (
	.clk(\CLOCK_50~input_o ),
	.d(\BASE_DE_TEMPO_1|tick~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BASE_DE_TEMPO_1|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \BASE_DE_TEMPO_1|tick .is_wysiwyg = "true";
defparam \BASE_DE_TEMPO_1|tick .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cycloneive_lcell_comb \MUX_BASE_TEMPO|saida_MUX (
// Equation(s):
// \MUX_BASE_TEMPO|saida_MUX~combout  = LCELL((\SW[0]~input_o  & (!\MUX_BASE_TEMPO_TESTE|saida_MUX~combout )) # (!\SW[0]~input_o  & ((\BASE_DE_TEMPO_1|tick~q ))))

	.dataa(gnd),
	.datab(\MUX_BASE_TEMPO_TESTE|saida_MUX~combout ),
	.datac(\BASE_DE_TEMPO_1|tick~q ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\MUX_BASE_TEMPO|saida_MUX~combout ),
	.cout());
// synopsys translate_off
defparam \MUX_BASE_TEMPO|saida_MUX .lut_mask = 16'h33F0;
defparam \MUX_BASE_TEMPO|saida_MUX .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N18
cycloneive_lcell_comb \TIMER|DOUT[2]~feeder (
// Equation(s):
// \TIMER|DOUT[2]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\TIMER|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \TIMER|DOUT[2]~feeder .lut_mask = 16'hFFFF;
defparam \TIMER|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N20
cycloneive_lcell_comb \DECODER|Habtimer_write~6 (
// Equation(s):
// \DECODER|Habtimer_write~6_combout  = (!\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [0])

	.dataa(\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\DECODER|Habtimer_write~6_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Habtimer_write~6 .lut_mask = 16'h0055;
defparam \DECODER|Habtimer_write~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N26
cycloneive_lcell_comb \DECODER|Habtimer_write~3 (
// Equation(s):
// \DECODER|Habtimer_write~3_combout  = (\DECODER|Habtimer_write~6_combout  & (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [3] & \CPU|PC|DOUT [5])))

	.dataa(\DECODER|Habtimer_write~6_combout ),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\DECODER|Habtimer_write~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Habtimer_write~3 .lut_mask = 16'h2000;
defparam \DECODER|Habtimer_write~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y14_N20
cycloneive_lcell_comb \DECODER|Habtimer_write (
// Equation(s):
// \DECODER|Habtimer_write~combout  = (\DECODER|Habtimer_write~3_combout  & (!\CPU|PC|DOUT [7] & (!\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [4])))

	.dataa(\DECODER|Habtimer_write~3_combout ),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\DECODER|Habtimer_write~combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Habtimer_write .lut_mask = 16'h0002;
defparam \DECODER|Habtimer_write .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y14_N19
dffeas \TIMER|DOUT[2] (
	.clk(\MUX_BASE_TEMPO|saida_MUX~combout ),
	.d(\TIMER|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\DECODER|Habtimer_write~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TIMER|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TIMER|DOUT[2] .is_wysiwyg = "true";
defparam \TIMER|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N10
cycloneive_lcell_comb \DECODER|SAIDA_DE_DADOS~2 (
// Equation(s):
// \DECODER|SAIDA_DE_DADOS~2_combout  = (\CPU|ROM|memROM~95_combout  & ((\DECODER|SAIDA_DE_DADOS~1_combout ) # ((\DECODER|Equal1~1_combout  & \TIMER|DOUT [2])))) # (!\CPU|ROM|memROM~95_combout  & (((\DECODER|Equal1~1_combout  & \TIMER|DOUT [2]))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\DECODER|SAIDA_DE_DADOS~1_combout ),
	.datac(\DECODER|Equal1~1_combout ),
	.datad(\TIMER|DOUT [2]),
	.cin(gnd),
	.combout(\DECODER|SAIDA_DE_DADOS~2_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|SAIDA_DE_DADOS~2 .lut_mask = 16'hF888;
defparam \DECODER|SAIDA_DE_DADOS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N20
cycloneive_lcell_comb \DECODER|SAIDA_DE_DADOS~3 (
// Equation(s):
// \DECODER|SAIDA_DE_DADOS~3_combout  = (\DECODER|Equal1~0_combout  & (\DECODER|SAIDA_DE_DADOS~0_combout  & (\CPU|ROM|memROM~24_combout  & \DECODER|SAIDA_DE_DADOS~2_combout )))

	.dataa(\DECODER|Equal1~0_combout ),
	.datab(\DECODER|SAIDA_DE_DADOS~0_combout ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\DECODER|SAIDA_DE_DADOS~2_combout ),
	.cin(gnd),
	.combout(\DECODER|SAIDA_DE_DADOS~3_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|SAIDA_DE_DADOS~3 .lut_mask = 16'h8000;
defparam \DECODER|SAIDA_DE_DADOS~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N6
cycloneive_lcell_comb \CPU|MUX|saida_MUX[2]~5 (
// Equation(s):
// \CPU|MUX|saida_MUX[2]~5_combout  = (\CPU|ROM|memROM~159_combout  & ((\CPU|ACU|DOUT[3]~1_combout ) # ((\CPU|ULA|Add0~4_combout )))) # (!\CPU|ROM|memROM~159_combout  & (!\CPU|ACU|DOUT[3]~1_combout  & ((\DECODER|SAIDA_DE_DADOS~3_combout ))))

	.dataa(\CPU|ROM|memROM~159_combout ),
	.datab(\CPU|ACU|DOUT[3]~1_combout ),
	.datac(\CPU|ULA|Add0~4_combout ),
	.datad(\DECODER|SAIDA_DE_DADOS~3_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[2]~5 .lut_mask = 16'hB9A8;
defparam \CPU|MUX|saida_MUX[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N8
cycloneive_lcell_comb \CPU|MUX|saida_MUX[2]~6 (
// Equation(s):
// \CPU|MUX|saida_MUX[2]~6_combout  = (\CPU|ACU|DOUT[3]~1_combout  & ((\CPU|MUX|saida_MUX[2]~5_combout  & (\CPU|ROM|memROM~201_combout )) # (!\CPU|MUX|saida_MUX[2]~5_combout  & ((\RAM_USAVEL|ram~1546_combout ))))) # (!\CPU|ACU|DOUT[3]~1_combout  & 
// (((\CPU|MUX|saida_MUX[2]~5_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ACU|DOUT[3]~1_combout ),
	.datac(\RAM_USAVEL|ram~1546_combout ),
	.datad(\CPU|MUX|saida_MUX[2]~5_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[2]~6 .lut_mask = 16'hBBC0;
defparam \CPU|MUX|saida_MUX[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y9_N9
dffeas \CPU|ACU|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|MUX|saida_MUX[2]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|ROM|memROM~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ACU|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ACU|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|ACU|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N24
cycloneive_lcell_comb \CPU|ULA|Add0~6 (
// Equation(s):
// \CPU|ULA|Add0~6_combout  = \CPU|ACU|DOUT [3] $ (\CPU|ULA|Add0~5  $ (\CPU|ROM|memROM~38_combout ))

	.dataa(\CPU|ACU|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ROM|memROM~38_combout ),
	.cin(\CPU|ULA|Add0~5 ),
	.combout(\CPU|ULA|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ULA|Add0~6 .lut_mask = 16'hA55A;
defparam \CPU|ULA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N8
cycloneive_lcell_comb \CPU|MUX|saida_MUX[3]~7 (
// Equation(s):
// \CPU|MUX|saida_MUX[3]~7_combout  = (\CPU|ROM|memROM~159_combout  & (((\CPU|ULA|Add0~6_combout ) # (\CPU|ACU|DOUT[3]~1_combout )))) # (!\CPU|ROM|memROM~159_combout  & (\DECODER|SAIDA_DE_DADOS~0_combout  & ((!\CPU|ACU|DOUT[3]~1_combout ))))

	.dataa(\CPU|ROM|memROM~159_combout ),
	.datab(\DECODER|SAIDA_DE_DADOS~0_combout ),
	.datac(\CPU|ULA|Add0~6_combout ),
	.datad(\CPU|ACU|DOUT[3]~1_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[3]~7 .lut_mask = 16'hAAE4;
defparam \CPU|MUX|saida_MUX[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N6
cycloneive_lcell_comb \DECODER|SAIDA_DE_DADOS~4 (
// Equation(s):
// \DECODER|SAIDA_DE_DADOS~4_combout  = (\CPU|ROM|memROM~24_combout  & (\DECODER|Equal1~0_combout  & (\DECODER|Equal1~1_combout  & \TIMER|DOUT [2])))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\DECODER|Equal1~0_combout ),
	.datac(\DECODER|Equal1~1_combout ),
	.datad(\TIMER|DOUT [2]),
	.cin(gnd),
	.combout(\DECODER|SAIDA_DE_DADOS~4_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|SAIDA_DE_DADOS~4 .lut_mask = 16'h8000;
defparam \DECODER|SAIDA_DE_DADOS~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N14
cycloneive_lcell_comb \CPU|MUX|saida_MUX[3]~9 (
// Equation(s):
// \CPU|MUX|saida_MUX[3]~9_combout  = (\CPU|MUX|saida_MUX[3]~7_combout  & ((\CPU|ROM|memROM~159_combout ) # ((\CPU|MUX|saida_MUX[3]~8_combout ) # (\DECODER|SAIDA_DE_DADOS~4_combout ))))

	.dataa(\CPU|ROM|memROM~159_combout ),
	.datab(\CPU|MUX|saida_MUX[3]~8_combout ),
	.datac(\CPU|MUX|saida_MUX[3]~7_combout ),
	.datad(\DECODER|SAIDA_DE_DADOS~4_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[3]~9 .lut_mask = 16'hF0E0;
defparam \CPU|MUX|saida_MUX[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N3
dffeas \RAM_USAVEL|ram~996 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1866_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~996 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N9
dffeas \RAM_USAVEL|ram~992 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~992 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~868feeder (
// Equation(s):
// \RAM_USAVEL|ram~868feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~868feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N5
dffeas \RAM_USAVEL|ram~868 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1858_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~868 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~868 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y10_N21
dffeas \RAM_USAVEL|ram~864 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1920_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~864 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~864 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1578 (
// Equation(s):
// \RAM_USAVEL|ram~1578_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~868_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~864_q )))))

	.dataa(\RAM_USAVEL|ram~868_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~864_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1578_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1578 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1579 (
// Equation(s):
// \RAM_USAVEL|ram~1579_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1578_combout  & (\RAM_USAVEL|ram~996_q )) # (!\RAM_USAVEL|ram~1578_combout  & ((\RAM_USAVEL|ram~992_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1578_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~996_q ),
	.datab(\RAM_USAVEL|ram~992_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1578_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1579_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1579 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y5_N13
dffeas \RAM_USAVEL|ram~1004 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1972_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1004 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y6_N31
dffeas \RAM_USAVEL|ram~1000 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1798_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1000 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~872feeder (
// Equation(s):
// \RAM_USAVEL|ram~872feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~872feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N15
dffeas \RAM_USAVEL|ram~872 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1787_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~872 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y12_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~876feeder (
// Equation(s):
// \RAM_USAVEL|ram~876feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~876feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~876feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~876feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y12_N27
dffeas \RAM_USAVEL|ram~876 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1988_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~876 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1585 (
// Equation(s):
// \RAM_USAVEL|ram~1585_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~876_q ))) # (!\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~872_q ))))

	.dataa(\RAM_USAVEL|ram~872_q ),
	.datab(\RAM_USAVEL|ram~876_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1585_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1585 .lut_mask = 16'hFC0A;
defparam \RAM_USAVEL|ram~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1586 (
// Equation(s):
// \RAM_USAVEL|ram~1586_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1585_combout  & (\RAM_USAVEL|ram~1004_q )) # (!\RAM_USAVEL|ram~1585_combout  & ((\RAM_USAVEL|ram~1000_q ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1585_combout ))))

	.dataa(\RAM_USAVEL|ram~1004_q ),
	.datab(\RAM_USAVEL|ram~1000_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1585_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1586_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1586 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~932feeder (
// Equation(s):
// \RAM_USAVEL|ram~932feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~932feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~932feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~932feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N19
dffeas \RAM_USAVEL|ram~932 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1816_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~932 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~928feeder (
// Equation(s):
// \RAM_USAVEL|ram~928feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~928feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y6_N1
dffeas \RAM_USAVEL|ram~928 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~928 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~928 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~804feeder (
// Equation(s):
// \RAM_USAVEL|ram~804feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~804feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N9
dffeas \RAM_USAVEL|ram~804 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1817_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~804 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y10_N3
dffeas \RAM_USAVEL|ram~800 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~800 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1582 (
// Equation(s):
// \RAM_USAVEL|ram~1582_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~804_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~800_q )))))

	.dataa(\RAM_USAVEL|ram~804_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~800_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1582_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1582 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1583 (
// Equation(s):
// \RAM_USAVEL|ram~1583_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1582_combout  & (\RAM_USAVEL|ram~932_q )) # (!\RAM_USAVEL|ram~1582_combout  & ((\RAM_USAVEL|ram~928_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1582_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~932_q ),
	.datab(\RAM_USAVEL|ram~928_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1582_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1583_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1583 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y6_N25
dffeas \RAM_USAVEL|ram~936 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1782_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~936 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y8_N27
dffeas \RAM_USAVEL|ram~940 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1964_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~940 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N9
dffeas \RAM_USAVEL|ram~812 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1980_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~812 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y8_N29
dffeas \RAM_USAVEL|ram~808 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1792_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~808 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1580 (
// Equation(s):
// \RAM_USAVEL|ram~1580_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~812_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~808_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~812_q ),
	.datac(\RAM_USAVEL|ram~808_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1580_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1580 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1581 (
// Equation(s):
// \RAM_USAVEL|ram~1581_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1580_combout  & ((\RAM_USAVEL|ram~940_q ))) # (!\RAM_USAVEL|ram~1580_combout  & (\RAM_USAVEL|ram~936_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1580_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~936_q ),
	.datac(\RAM_USAVEL|ram~940_q ),
	.datad(\RAM_USAVEL|ram~1580_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1581_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1581 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1584 (
// Equation(s):
// \RAM_USAVEL|ram~1584_combout  = (\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~24_combout ) # ((\RAM_USAVEL|ram~1581_combout )))) # (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1583_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1583_combout ),
	.datad(\RAM_USAVEL|ram~1581_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1584_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1584 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1587 (
// Equation(s):
// \RAM_USAVEL|ram~1587_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1584_combout  & ((\RAM_USAVEL|ram~1586_combout ))) # (!\RAM_USAVEL|ram~1584_combout  & (\RAM_USAVEL|ram~1579_combout )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1584_combout ))))

	.dataa(\RAM_USAVEL|ram~1579_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1586_combout ),
	.datad(\RAM_USAVEL|ram~1584_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1587_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1587 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y11_N17
dffeas \RAM_USAVEL|ram~232 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1777_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~232 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y11_N5
dffeas \RAM_USAVEL|ram~236 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1971_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~236 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y12_N7
dffeas \RAM_USAVEL|ram~108 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1987_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~108 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y11_N25
dffeas \RAM_USAVEL|ram~104 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1762_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~104 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1574 (
// Equation(s):
// \RAM_USAVEL|ram~1574_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~108_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~104_q )))))

	.dataa(\RAM_USAVEL|ram~108_q ),
	.datab(\RAM_USAVEL|ram~104_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1574_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1574 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1575 (
// Equation(s):
// \RAM_USAVEL|ram~1575_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1574_combout  & ((\RAM_USAVEL|ram~236_q ))) # (!\RAM_USAVEL|ram~1574_combout  & (\RAM_USAVEL|ram~232_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1574_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~232_q ),
	.datac(\RAM_USAVEL|ram~236_q ),
	.datad(\RAM_USAVEL|ram~1574_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1575_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1575 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~168feeder (
// Equation(s):
// \RAM_USAVEL|ram~168feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~168feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y12_N7
dffeas \RAM_USAVEL|ram~168 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1768_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~168 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y12_N9
dffeas \RAM_USAVEL|ram~172 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1963_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~172 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y12_N31
dffeas \RAM_USAVEL|ram~44 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1979_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~44 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N1
dffeas \RAM_USAVEL|ram~40 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1772_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~40 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y7_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1567 (
// Equation(s):
// \RAM_USAVEL|ram~1567_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~44_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~40_q )))))

	.dataa(\RAM_USAVEL|ram~44_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~40_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1567_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1567 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1568 (
// Equation(s):
// \RAM_USAVEL|ram~1568_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1567_combout  & ((\RAM_USAVEL|ram~172_q ))) # (!\RAM_USAVEL|ram~1567_combout  & (\RAM_USAVEL|ram~168_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1567_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~168_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~172_q ),
	.datad(\RAM_USAVEL|ram~1567_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1568_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1568 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~228feeder (
// Equation(s):
// \RAM_USAVEL|ram~228feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~228feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~228feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~228feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N17
dffeas \RAM_USAVEL|ram~228 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~228feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1855_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~228 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~224feeder (
// Equation(s):
// \RAM_USAVEL|ram~224feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~224feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~224feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~224feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y9_N25
dffeas \RAM_USAVEL|ram~224 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~224feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~224 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~100feeder (
// Equation(s):
// \RAM_USAVEL|ram~100feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~100feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N5
dffeas \RAM_USAVEL|ram~100 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1863_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~100 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y12_N19
dffeas \RAM_USAVEL|ram~96 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~96 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1569 (
// Equation(s):
// \RAM_USAVEL|ram~1569_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~100_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~96_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~100_q ),
	.datac(\RAM_USAVEL|ram~96_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1569_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1569 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1570 (
// Equation(s):
// \RAM_USAVEL|ram~1570_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1569_combout  & (\RAM_USAVEL|ram~228_q )) # (!\RAM_USAVEL|ram~1569_combout  & ((\RAM_USAVEL|ram~224_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1569_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~228_q ),
	.datab(\RAM_USAVEL|ram~224_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1569_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1570_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1570 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~164feeder (
// Equation(s):
// \RAM_USAVEL|ram~164feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~164feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N31
dffeas \RAM_USAVEL|ram~164 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1812_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~164 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~164 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y14_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~36feeder (
// Equation(s):
// \RAM_USAVEL|ram~36feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~36feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y14_N19
dffeas \RAM_USAVEL|ram~36 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1813_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~36 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y12_N5
dffeas \RAM_USAVEL|ram~32 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1913_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~32 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1571 (
// Equation(s):
// \RAM_USAVEL|ram~1571_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~36_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~32_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~36_q ),
	.datac(\RAM_USAVEL|ram~32_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1571_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1571 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~160feeder (
// Equation(s):
// \RAM_USAVEL|ram~160feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~160feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y12_N17
dffeas \RAM_USAVEL|ram~160 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~160 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~160 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1572 (
// Equation(s):
// \RAM_USAVEL|ram~1572_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1571_combout  & (\RAM_USAVEL|ram~164_q )) # (!\RAM_USAVEL|ram~1571_combout  & ((\RAM_USAVEL|ram~160_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1571_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~164_q ),
	.datac(\RAM_USAVEL|ram~1571_combout ),
	.datad(\RAM_USAVEL|ram~160_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1572_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1572 .lut_mask = 16'hDAD0;
defparam \RAM_USAVEL|ram~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1573 (
// Equation(s):
// \RAM_USAVEL|ram~1573_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~81_combout ) # ((\RAM_USAVEL|ram~1570_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1572_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1570_combout ),
	.datad(\RAM_USAVEL|ram~1572_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1573_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1573 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y12_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1576 (
// Equation(s):
// \RAM_USAVEL|ram~1576_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1573_combout  & (\RAM_USAVEL|ram~1575_combout )) # (!\RAM_USAVEL|ram~1573_combout  & ((\RAM_USAVEL|ram~1568_combout ))))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1573_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~1575_combout ),
	.datac(\RAM_USAVEL|ram~1568_combout ),
	.datad(\RAM_USAVEL|ram~1573_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1576_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1576 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N17
dffeas \RAM_USAVEL|ram~420 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1804_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~420 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y15_N21
dffeas \RAM_USAVEL|ram~428 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1962_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~428 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N27
dffeas \RAM_USAVEL|ram~300 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1978_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~300 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y15_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~292feeder (
// Equation(s):
// \RAM_USAVEL|ram~292feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~292feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y15_N23
dffeas \RAM_USAVEL|ram~292 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1805_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~292 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1557 (
// Equation(s):
// \RAM_USAVEL|ram~1557_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~300_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~292_q )))))

	.dataa(\RAM_USAVEL|ram~300_q ),
	.datab(\RAM_USAVEL|ram~292_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1557_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1557 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1558 (
// Equation(s):
// \RAM_USAVEL|ram~1558_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1557_combout  & ((\RAM_USAVEL|ram~428_q ))) # (!\RAM_USAVEL|ram~1557_combout  & (\RAM_USAVEL|ram~420_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1557_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~420_q ),
	.datac(\RAM_USAVEL|ram~428_q ),
	.datad(\RAM_USAVEL|ram~1557_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1558_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1558 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~484feeder (
// Equation(s):
// \RAM_USAVEL|ram~484feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~484feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~484feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~484feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y11_N31
dffeas \RAM_USAVEL|ram~484 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~484feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1854_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~484 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y10_N1
dffeas \RAM_USAVEL|ram~492 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1969_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~492 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~364feeder (
// Equation(s):
// \RAM_USAVEL|ram~364feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~364feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y10_N11
dffeas \RAM_USAVEL|ram~364 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1986_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~364 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y10_N11
dffeas \RAM_USAVEL|ram~356 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1862_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~356 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1564 (
// Equation(s):
// \RAM_USAVEL|ram~1564_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~364_q ) # ((\CPU|ROM|memROM~44_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~356_q  & !\CPU|ROM|memROM~44_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~364_q ),
	.datac(\RAM_USAVEL|ram~356_q ),
	.datad(\CPU|ROM|memROM~44_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1564_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1564 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y10_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1565 (
// Equation(s):
// \RAM_USAVEL|ram~1565_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1564_combout  & ((\RAM_USAVEL|ram~492_q ))) # (!\RAM_USAVEL|ram~1564_combout  & (\RAM_USAVEL|ram~484_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1564_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~484_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~492_q ),
	.datad(\RAM_USAVEL|ram~1564_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1565_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1565 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y15_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~416feeder (
// Equation(s):
// \RAM_USAVEL|ram~416feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~416feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y15_N19
dffeas \RAM_USAVEL|ram~416 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~416 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~416 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y12_N13
dffeas \RAM_USAVEL|ram~424 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~424 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y12_N17
dffeas \RAM_USAVEL|ram~296 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~296 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y12_N7
dffeas \RAM_USAVEL|ram~288 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~288 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1561 (
// Equation(s):
// \RAM_USAVEL|ram~1561_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~296_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~288_q )))))

	.dataa(\RAM_USAVEL|ram~296_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~288_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1561_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1561 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1562 (
// Equation(s):
// \RAM_USAVEL|ram~1562_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1561_combout  & ((\RAM_USAVEL|ram~424_q ))) # (!\RAM_USAVEL|ram~1561_combout  & (\RAM_USAVEL|ram~416_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1561_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~416_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~424_q ),
	.datad(\RAM_USAVEL|ram~1561_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1562_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1562 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N31
dffeas \RAM_USAVEL|ram~488 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~488 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~480feeder (
// Equation(s):
// \RAM_USAVEL|ram~480feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~480feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~480feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~480feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y9_N27
dffeas \RAM_USAVEL|ram~480 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~480feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~480 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~360feeder (
// Equation(s):
// \RAM_USAVEL|ram~360feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~360feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y10_N29
dffeas \RAM_USAVEL|ram~360 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1727_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~360 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y10_N3
dffeas \RAM_USAVEL|ram~352 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1917_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~352 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~352 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1559 (
// Equation(s):
// \RAM_USAVEL|ram~1559_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~360_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~352_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~360_q ),
	.datac(\RAM_USAVEL|ram~352_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1559_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1559 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y10_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1560 (
// Equation(s):
// \RAM_USAVEL|ram~1560_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1559_combout  & (\RAM_USAVEL|ram~488_q )) # (!\RAM_USAVEL|ram~1559_combout  & ((\RAM_USAVEL|ram~480_q ))))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1559_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~488_q ),
	.datab(\RAM_USAVEL|ram~480_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1559_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1560_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1560 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1563 (
// Equation(s):
// \RAM_USAVEL|ram~1563_combout  = (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1560_combout ))) # (!\CPU|ROM|memROM~24_combout  & 
// (\RAM_USAVEL|ram~1562_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1562_combout ),
	.datad(\RAM_USAVEL|ram~1560_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1563_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1563 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y11_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1566 (
// Equation(s):
// \RAM_USAVEL|ram~1566_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1563_combout  & ((\RAM_USAVEL|ram~1565_combout ))) # (!\RAM_USAVEL|ram~1563_combout  & (\RAM_USAVEL|ram~1558_combout )))) # (!\CPU|ROM|memROM~95_combout  & 
// (((\RAM_USAVEL|ram~1563_combout ))))

	.dataa(\RAM_USAVEL|ram~1558_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1565_combout ),
	.datad(\RAM_USAVEL|ram~1563_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1566_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1566 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1577 (
// Equation(s):
// \RAM_USAVEL|ram~1577_combout  = (\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1566_combout )))) # (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1576_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1576_combout ),
	.datad(\RAM_USAVEL|ram~1566_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1577_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1577 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y12_N3
dffeas \RAM_USAVEL|ram~612 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1859_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~612 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y12_N19
dffeas \RAM_USAVEL|ram~620 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1985_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~620 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y5_N31
dffeas \RAM_USAVEL|ram~616 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~616 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y12_N15
dffeas \RAM_USAVEL|ram~608 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1912_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~608 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1549 (
// Equation(s):
// \RAM_USAVEL|ram~1549_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~616_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~608_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~616_q ),
	.datab(\RAM_USAVEL|ram~608_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1549_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1549 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1550 (
// Equation(s):
// \RAM_USAVEL|ram~1550_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1549_combout  & ((\RAM_USAVEL|ram~620_q ))) # (!\RAM_USAVEL|ram~1549_combout  & (\RAM_USAVEL|ram~612_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1549_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~612_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~620_q ),
	.datad(\RAM_USAVEL|ram~1549_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1550_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1550 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~556feeder (
// Equation(s):
// \RAM_USAVEL|ram~556feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~556feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~556feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~556feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N19
dffeas \RAM_USAVEL|ram~556 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1977_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~556 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y14_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~548feeder (
// Equation(s):
// \RAM_USAVEL|ram~548feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~548feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~548feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~548feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y14_N29
dffeas \RAM_USAVEL|ram~548 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~548feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1809_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~548 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y12_N5
dffeas \RAM_USAVEL|ram~544 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1916_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~544 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~544 .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y8_N7
dffeas \RAM_USAVEL|ram~552 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1753_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~552 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1551 (
// Equation(s):
// \RAM_USAVEL|ram~1551_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~552_q ))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~544_q ))))

	.dataa(\RAM_USAVEL|ram~544_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~552_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1551_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1551 .lut_mask = 16'hFC22;
defparam \RAM_USAVEL|ram~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1552 (
// Equation(s):
// \RAM_USAVEL|ram~1552_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1551_combout  & (\RAM_USAVEL|ram~556_q )) # (!\RAM_USAVEL|ram~1551_combout  & ((\RAM_USAVEL|ram~548_q ))))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1551_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~556_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~548_q ),
	.datad(\RAM_USAVEL|ram~1551_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1552_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1552 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1553 (
// Equation(s):
// \RAM_USAVEL|ram~1553_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~1550_combout )) # (!\CPU|ROM|memROM~24_combout  & 
// ((\RAM_USAVEL|ram~1552_combout )))))

	.dataa(\RAM_USAVEL|ram~1550_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1552_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1553_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1553 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y8_N17
dffeas \RAM_USAVEL|ram~680 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1748_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~680 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~684feeder (
// Equation(s):
// \RAM_USAVEL|ram~684feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~684feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N19
dffeas \RAM_USAVEL|ram~684 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1961_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~684 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~676feeder (
// Equation(s):
// \RAM_USAVEL|ram~676feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~676feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~676feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~676feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N13
dffeas \RAM_USAVEL|ram~676 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1808_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~676 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y8_N9
dffeas \RAM_USAVEL|ram~672 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~672 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1547 (
// Equation(s):
// \RAM_USAVEL|ram~1547_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~676_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~672_q )))))

	.dataa(\RAM_USAVEL|ram~676_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~672_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1547_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1547 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1548 (
// Equation(s):
// \RAM_USAVEL|ram~1548_combout  = (\RAM_USAVEL|ram~1547_combout  & (((\RAM_USAVEL|ram~684_q ) # (!\CPU|ROM|memROM~81_combout )))) # (!\RAM_USAVEL|ram~1547_combout  & (\RAM_USAVEL|ram~680_q  & ((\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~680_q ),
	.datab(\RAM_USAVEL|ram~684_q ),
	.datac(\RAM_USAVEL|ram~1547_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1548_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1548 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~744feeder (
// Equation(s):
// \RAM_USAVEL|ram~744feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~744feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N21
dffeas \RAM_USAVEL|ram~744 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1757_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~744 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y6_N15
dffeas \RAM_USAVEL|ram~748 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1970_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~748 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N21
dffeas \RAM_USAVEL|ram~740 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1867_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~740 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y6_N25
dffeas \RAM_USAVEL|ram~736 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~736 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1554 (
// Equation(s):
// \RAM_USAVEL|ram~1554_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~740_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~736_q )))))

	.dataa(\RAM_USAVEL|ram~740_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~736_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1554_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1554 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y6_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1555 (
// Equation(s):
// \RAM_USAVEL|ram~1555_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1554_combout  & ((\RAM_USAVEL|ram~748_q ))) # (!\RAM_USAVEL|ram~1554_combout  & (\RAM_USAVEL|ram~744_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1554_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~744_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~748_q ),
	.datad(\RAM_USAVEL|ram~1554_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1555_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1555 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1556 (
// Equation(s):
// \RAM_USAVEL|ram~1556_combout  = (\RAM_USAVEL|ram~1553_combout  & (((\RAM_USAVEL|ram~1555_combout )) # (!\CPU|ROM|memROM~44_combout ))) # (!\RAM_USAVEL|ram~1553_combout  & (\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1548_combout )))

	.dataa(\RAM_USAVEL|ram~1553_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1548_combout ),
	.datad(\RAM_USAVEL|ram~1555_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1556_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1556 .lut_mask = 16'hEA62;
defparam \RAM_USAVEL|ram~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1588 (
// Equation(s):
// \RAM_USAVEL|ram~1588_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1577_combout  & (\RAM_USAVEL|ram~1587_combout )) # (!\RAM_USAVEL|ram~1577_combout  & ((\RAM_USAVEL|ram~1556_combout ))))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1577_combout ))))

	.dataa(\RAM_USAVEL|ram~1587_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1577_combout ),
	.datad(\RAM_USAVEL|ram~1556_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1588_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1588 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y11_N27
dffeas \RAM_USAVEL|ram~252 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1997_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~252 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~252 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N23
dffeas \RAM_USAVEL|ram~508 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1993_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~508 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~504feeder (
// Equation(s):
// \RAM_USAVEL|ram~504feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~504feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N27
dffeas \RAM_USAVEL|ram~504 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~504 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y13_N11
dffeas \RAM_USAVEL|ram~248 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1778_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~248 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1620 (
// Equation(s):
// \RAM_USAVEL|ram~1620_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~504_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~248_q )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~504_q ),
	.datac(\RAM_USAVEL|ram~248_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1620_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1620 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1621 (
// Equation(s):
// \RAM_USAVEL|ram~1621_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1620_combout  & ((\RAM_USAVEL|ram~508_q ))) # (!\RAM_USAVEL|ram~1620_combout  & (\RAM_USAVEL|ram~252_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1620_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~252_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~508_q ),
	.datad(\RAM_USAVEL|ram~1620_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1621_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1621 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~764feeder (
// Equation(s):
// \RAM_USAVEL|ram~764feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~764feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N15
dffeas \RAM_USAVEL|ram~764 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1989_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~764 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N19
dffeas \RAM_USAVEL|ram~1020 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2001_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1020 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1016feeder (
// Equation(s):
// \RAM_USAVEL|ram~1016feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1016feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1016feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~1016feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N27
dffeas \RAM_USAVEL|ram~1016 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1016feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1797_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1016 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N25
dffeas \RAM_USAVEL|ram~760 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1758_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~760 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1627 (
// Equation(s):
// \RAM_USAVEL|ram~1627_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1016_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~760_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~1016_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~760_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1627_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1627 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y7_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1628 (
// Equation(s):
// \RAM_USAVEL|ram~1628_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1627_combout  & ((\RAM_USAVEL|ram~1020_q ))) # (!\RAM_USAVEL|ram~1627_combout  & (\RAM_USAVEL|ram~764_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1627_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~764_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1020_q ),
	.datad(\RAM_USAVEL|ram~1627_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1628_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1628 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~756feeder (
// Equation(s):
// \RAM_USAVEL|ram~756feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~756feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N21
dffeas \RAM_USAVEL|ram~756 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1828_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~756 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N25
dffeas \RAM_USAVEL|ram~1012 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1836_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1012 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1012 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1008feeder (
// Equation(s):
// \RAM_USAVEL|ram~1008feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1008feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y6_N19
dffeas \RAM_USAVEL|ram~1008 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1934_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1008 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y6_N19
dffeas \RAM_USAVEL|ram~752 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1926_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~752 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1622 (
// Equation(s):
// \RAM_USAVEL|ram~1622_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1008_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~752_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~1008_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~752_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1622_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1622 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y6_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1623 (
// Equation(s):
// \RAM_USAVEL|ram~1623_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1622_combout  & ((\RAM_USAVEL|ram~1012_q ))) # (!\RAM_USAVEL|ram~1622_combout  & (\RAM_USAVEL|ram~756_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1622_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~756_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1012_q ),
	.datad(\RAM_USAVEL|ram~1622_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1623_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1623 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y9_N3
dffeas \RAM_USAVEL|ram~244 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1832_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~244 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y11_N13
dffeas \RAM_USAVEL|ram~500 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1824_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~500 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N11
dffeas \RAM_USAVEL|ram~496 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1935_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~496 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y11_N17
dffeas \RAM_USAVEL|ram~240 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1927_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~240 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1624 (
// Equation(s):
// \RAM_USAVEL|ram~1624_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~496_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~240_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~496_q ),
	.datac(\RAM_USAVEL|ram~240_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1624_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1624 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1625 (
// Equation(s):
// \RAM_USAVEL|ram~1625_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1624_combout  & ((\RAM_USAVEL|ram~500_q ))) # (!\RAM_USAVEL|ram~1624_combout  & (\RAM_USAVEL|ram~244_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1624_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~244_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~500_q ),
	.datad(\RAM_USAVEL|ram~1624_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1625_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1625 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1626 (
// Equation(s):
// \RAM_USAVEL|ram~1626_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~81_combout ) # ((\RAM_USAVEL|ram~1623_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1625_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1623_combout ),
	.datad(\RAM_USAVEL|ram~1625_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1626_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1626 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1629 (
// Equation(s):
// \RAM_USAVEL|ram~1629_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1626_combout  & ((\RAM_USAVEL|ram~1628_combout ))) # (!\RAM_USAVEL|ram~1626_combout  & (\RAM_USAVEL|ram~1621_combout )))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1626_combout ))))

	.dataa(\RAM_USAVEL|ram~1621_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1628_combout ),
	.datad(\RAM_USAVEL|ram~1626_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1629_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1629 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y7_N17
dffeas \RAM_USAVEL|ram~952 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1783_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~952 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N5
dffeas \RAM_USAVEL|ram~944 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1922_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~944 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N11
dffeas \RAM_USAVEL|ram~688 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1930_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~688 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~696feeder (
// Equation(s):
// \RAM_USAVEL|ram~696feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~696feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y9_N5
dffeas \RAM_USAVEL|ram~696 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1747_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~696 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~696 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y10_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1589 (
// Equation(s):
// \RAM_USAVEL|ram~1589_combout  = (\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~696_q ) # (\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~688_q  & ((!\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~688_q ),
	.datab(\RAM_USAVEL|ram~696_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1589_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1589 .lut_mask = 16'hF0CA;
defparam \RAM_USAVEL|ram~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1590 (
// Equation(s):
// \RAM_USAVEL|ram~1590_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1589_combout  & (\RAM_USAVEL|ram~952_q )) # (!\RAM_USAVEL|ram~1589_combout  & ((\RAM_USAVEL|ram~944_q ))))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1589_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~952_q ),
	.datab(\RAM_USAVEL|ram~944_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1589_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1590_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1590 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y5_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~948feeder (
// Equation(s):
// \RAM_USAVEL|ram~948feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~948feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~948feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~948feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y5_N21
dffeas \RAM_USAVEL|ram~948 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1852_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~948 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N31
dffeas \RAM_USAVEL|ram~956 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2003_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~956 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N9
dffeas \RAM_USAVEL|ram~700 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1991_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~700 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N23
dffeas \RAM_USAVEL|ram~692 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1844_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~692 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1596 (
// Equation(s):
// \RAM_USAVEL|ram~1596_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~700_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~692_q )))))

	.dataa(\RAM_USAVEL|ram~700_q ),
	.datab(\RAM_USAVEL|ram~692_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1596_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1596 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1597 (
// Equation(s):
// \RAM_USAVEL|ram~1597_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1596_combout  & ((\RAM_USAVEL|ram~956_q ))) # (!\RAM_USAVEL|ram~1596_combout  & (\RAM_USAVEL|ram~948_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1596_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~948_q ),
	.datab(\RAM_USAVEL|ram~956_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1596_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1597_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1597 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y6_N29
dffeas \RAM_USAVEL|ram~432 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1923_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~432 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N15
dffeas \RAM_USAVEL|ram~440 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~440 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y10_N13
dffeas \RAM_USAVEL|ram~176 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1931_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~176 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N25
dffeas \RAM_USAVEL|ram~184 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1767_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~184 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~184 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1593 (
// Equation(s):
// \RAM_USAVEL|ram~1593_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~184_q ))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~176_q ))))

	.dataa(\RAM_USAVEL|ram~176_q ),
	.datab(\RAM_USAVEL|ram~184_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1593_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1593 .lut_mask = 16'hFC0A;
defparam \RAM_USAVEL|ram~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1594 (
// Equation(s):
// \RAM_USAVEL|ram~1594_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1593_combout  & ((\RAM_USAVEL|ram~440_q ))) # (!\RAM_USAVEL|ram~1593_combout  & (\RAM_USAVEL|ram~432_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1593_combout 
// ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~432_q ),
	.datac(\RAM_USAVEL|ram~440_q ),
	.datad(\RAM_USAVEL|ram~1593_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1594_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1594 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~436feeder (
// Equation(s):
// \RAM_USAVEL|ram~436feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~436feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~436feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~436feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N21
dffeas \RAM_USAVEL|ram~436 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~436feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1840_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~436 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y13_N25
dffeas \RAM_USAVEL|ram~444 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1995_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~444 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N9
dffeas \RAM_USAVEL|ram~188 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1999_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~188 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y13_N3
dffeas \RAM_USAVEL|ram~180 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1848_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~180 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1591 (
// Equation(s):
// \RAM_USAVEL|ram~1591_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~188_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~180_q )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~188_q ),
	.datac(\RAM_USAVEL|ram~180_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1591_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1591 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1592 (
// Equation(s):
// \RAM_USAVEL|ram~1592_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1591_combout  & ((\RAM_USAVEL|ram~444_q ))) # (!\RAM_USAVEL|ram~1591_combout  & (\RAM_USAVEL|ram~436_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1591_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~436_q ),
	.datab(\RAM_USAVEL|ram~444_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1591_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1592_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1592 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1595 (
// Equation(s):
// \RAM_USAVEL|ram~1595_combout  = (\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~65_combout ) # ((\RAM_USAVEL|ram~1592_combout )))) # (!\CPU|ROM|memROM~95_combout  & (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1594_combout )))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1594_combout ),
	.datad(\RAM_USAVEL|ram~1592_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1595_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1595 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1598 (
// Equation(s):
// \RAM_USAVEL|ram~1598_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1595_combout  & ((\RAM_USAVEL|ram~1597_combout ))) # (!\RAM_USAVEL|ram~1595_combout  & (\RAM_USAVEL|ram~1590_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1595_combout ))))

	.dataa(\RAM_USAVEL|ram~1590_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1597_combout ),
	.datad(\RAM_USAVEL|ram~1595_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1598_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1598 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~316feeder (
// Equation(s):
// \RAM_USAVEL|ram~316feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~316feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y12_N13
dffeas \RAM_USAVEL|ram~316 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1941_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~316 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y12_N17
dffeas \RAM_USAVEL|ram~828 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1953_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~828 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~60feeder (
// Equation(s):
// \RAM_USAVEL|ram~60feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~60feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N5
dffeas \RAM_USAVEL|ram~60 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1949_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~60 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~572feeder (
// Equation(s):
// \RAM_USAVEL|ram~572feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~572feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~572feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~572feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N13
dffeas \RAM_USAVEL|ram~572 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1945_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~572 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1616 (
// Equation(s):
// \RAM_USAVEL|ram~1616_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~572_q ))) # (!\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~60_q ))))

	.dataa(\RAM_USAVEL|ram~60_q ),
	.datab(\RAM_USAVEL|ram~572_q ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1616_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1616 .lut_mask = 16'hFC0A;
defparam \RAM_USAVEL|ram~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y12_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1617 (
// Equation(s):
// \RAM_USAVEL|ram~1617_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1616_combout  & ((\RAM_USAVEL|ram~828_q ))) # (!\RAM_USAVEL|ram~1616_combout  & (\RAM_USAVEL|ram~316_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1616_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~316_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~828_q ),
	.datad(\RAM_USAVEL|ram~1616_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1617_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1617 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~312feeder (
// Equation(s):
// \RAM_USAVEL|ram~312feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~312feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N5
dffeas \RAM_USAVEL|ram~312 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~312 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N23
dffeas \RAM_USAVEL|ram~824 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1793_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~824 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N17
dffeas \RAM_USAVEL|ram~56 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1773_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~56 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~568feeder (
// Equation(s):
// \RAM_USAVEL|ram~568feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~568feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y10_N31
dffeas \RAM_USAVEL|ram~568 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1752_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~568 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y10_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1609 (
// Equation(s):
// \RAM_USAVEL|ram~1609_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~568_q )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~56_q )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~56_q ),
	.datad(\RAM_USAVEL|ram~568_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1609_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1609 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1610 (
// Equation(s):
// \RAM_USAVEL|ram~1610_combout  = (\RAM_USAVEL|ram~1609_combout  & (((\RAM_USAVEL|ram~824_q ) # (!\CPU|ROM|memROM~62_combout )))) # (!\RAM_USAVEL|ram~1609_combout  & (\RAM_USAVEL|ram~312_q  & ((\CPU|ROM|memROM~62_combout ))))

	.dataa(\RAM_USAVEL|ram~312_q ),
	.datab(\RAM_USAVEL|ram~824_q ),
	.datac(\RAM_USAVEL|ram~1609_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1610_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1610 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y6_N7
dffeas \RAM_USAVEL|ram~304 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~304 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N7
dffeas \RAM_USAVEL|ram~816 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1876_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~816 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y10_N19
dffeas \RAM_USAVEL|ram~48 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~48 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N27
dffeas \RAM_USAVEL|ram~560 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1877_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~560 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1613 (
// Equation(s):
// \RAM_USAVEL|ram~1613_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~560_q )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~48_q )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~48_q ),
	.datad(\RAM_USAVEL|ram~560_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1613_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1613 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y10_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1614 (
// Equation(s):
// \RAM_USAVEL|ram~1614_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1613_combout  & ((\RAM_USAVEL|ram~816_q ))) # (!\RAM_USAVEL|ram~1613_combout  & (\RAM_USAVEL|ram~304_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1613_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~304_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~816_q ),
	.datad(\RAM_USAVEL|ram~1613_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1614_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1614 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y13_N23
dffeas \RAM_USAVEL|ram~308 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1837_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~308 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N17
dffeas \RAM_USAVEL|ram~820 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1849_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~820 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y10_N1
dffeas \RAM_USAVEL|ram~564 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1841_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~564 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y11_N31
dffeas \RAM_USAVEL|ram~52 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1845_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~52 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1611 (
// Equation(s):
// \RAM_USAVEL|ram~1611_combout  = (\CPU|ROM|memROM~62_combout  & (((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~564_q )) # (!\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~52_q )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~564_q ),
	.datac(\RAM_USAVEL|ram~52_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1611_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1611 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y7_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1612 (
// Equation(s):
// \RAM_USAVEL|ram~1612_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1611_combout  & ((\RAM_USAVEL|ram~820_q ))) # (!\RAM_USAVEL|ram~1611_combout  & (\RAM_USAVEL|ram~308_q )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~1611_combout 
// ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~308_q ),
	.datac(\RAM_USAVEL|ram~820_q ),
	.datad(\RAM_USAVEL|ram~1611_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1612_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1612 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1615 (
// Equation(s):
// \RAM_USAVEL|ram~1615_combout  = (\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout ) # ((\RAM_USAVEL|ram~1612_combout )))) # (!\CPU|ROM|memROM~95_combout  & (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1614_combout )))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1614_combout ),
	.datad(\RAM_USAVEL|ram~1612_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1615_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1615 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1618 (
// Equation(s):
// \RAM_USAVEL|ram~1618_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1615_combout  & (\RAM_USAVEL|ram~1617_combout )) # (!\RAM_USAVEL|ram~1615_combout  & ((\RAM_USAVEL|ram~1610_combout ))))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1615_combout ))))

	.dataa(\RAM_USAVEL|ram~1617_combout ),
	.datab(\RAM_USAVEL|ram~1610_combout ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\RAM_USAVEL|ram~1615_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1618_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1618 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~628feeder (
// Equation(s):
// \RAM_USAVEL|ram~628feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~628feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~628feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~628feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N9
dffeas \RAM_USAVEL|ram~628 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1825_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~628 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y7_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~884feeder (
// Equation(s):
// \RAM_USAVEL|ram~884feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~884feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~884feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~884feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y7_N7
dffeas \RAM_USAVEL|ram~884 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1833_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~884 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~372feeder (
// Equation(s):
// \RAM_USAVEL|ram~372feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~372feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~372feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~372feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N9
dffeas \RAM_USAVEL|ram~372 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1820_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~372 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y9_N1
dffeas \RAM_USAVEL|ram~116 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1829_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~116 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1599 (
// Equation(s):
// \RAM_USAVEL|ram~1599_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~372_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~116_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~372_q ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~116_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1599_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1599 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y10_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1600 (
// Equation(s):
// \RAM_USAVEL|ram~1600_combout  = (\RAM_USAVEL|ram~1599_combout  & (((\RAM_USAVEL|ram~884_q ) # (!\CPU|ROM|memROM~65_combout )))) # (!\RAM_USAVEL|ram~1599_combout  & (\RAM_USAVEL|ram~628_q  & ((\CPU|ROM|memROM~65_combout ))))

	.dataa(\RAM_USAVEL|ram~628_q ),
	.datab(\RAM_USAVEL|ram~884_q ),
	.datac(\RAM_USAVEL|ram~1599_combout ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1600_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1600 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~892feeder (
// Equation(s):
// \RAM_USAVEL|ram~892feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~892feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y9_N21
dffeas \RAM_USAVEL|ram~892 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1951_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~892 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~636feeder (
// Equation(s):
// \RAM_USAVEL|ram~636feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~636feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~636feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~636feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y13_N13
dffeas \RAM_USAVEL|ram~636 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1943_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~636 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~380feeder (
// Equation(s):
// \RAM_USAVEL|ram~380feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~380feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N19
dffeas \RAM_USAVEL|ram~380 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1938_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~380 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N3
dffeas \RAM_USAVEL|ram~124 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1947_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~124 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1606 (
// Equation(s):
// \RAM_USAVEL|ram~1606_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~380_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~124_q )))))

	.dataa(\RAM_USAVEL|ram~380_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~124_q ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1606_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1606 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1607 (
// Equation(s):
// \RAM_USAVEL|ram~1607_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1606_combout  & (\RAM_USAVEL|ram~892_q )) # (!\RAM_USAVEL|ram~1606_combout  & ((\RAM_USAVEL|ram~636_q ))))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1606_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~892_q ),
	.datac(\RAM_USAVEL|ram~636_q ),
	.datad(\RAM_USAVEL|ram~1606_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1607_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1607 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y4_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~632feeder (
// Equation(s):
// \RAM_USAVEL|ram~632feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~632feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y4_N7
dffeas \RAM_USAVEL|ram~632 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~632 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N3
dffeas \RAM_USAVEL|ram~888 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1788_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~888 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~888 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~376feeder (
// Equation(s):
// \RAM_USAVEL|ram~376feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~376feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~376feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~376feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N7
dffeas \RAM_USAVEL|ram~376 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~376 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y9_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~120feeder (
// Equation(s):
// \RAM_USAVEL|ram~120feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~120feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y9_N9
dffeas \RAM_USAVEL|ram~120 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1763_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~120 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1601 (
// Equation(s):
// \RAM_USAVEL|ram~1601_combout  = (\CPU|ROM|memROM~65_combout  & (((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~376_q )) # (!\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~120_q )))))

	.dataa(\RAM_USAVEL|ram~376_q ),
	.datab(\RAM_USAVEL|ram~120_q ),
	.datac(\CPU|ROM|memROM~65_combout ),
	.datad(\CPU|ROM|memROM~62_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1601_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1601 .lut_mask = 16'hFA0C;
defparam \RAM_USAVEL|ram~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1602 (
// Equation(s):
// \RAM_USAVEL|ram~1602_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1601_combout  & ((\RAM_USAVEL|ram~888_q ))) # (!\RAM_USAVEL|ram~1601_combout  & (\RAM_USAVEL|ram~632_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1601_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~632_q ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~888_q ),
	.datad(\RAM_USAVEL|ram~1601_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1602_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1602 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y7_N21
dffeas \RAM_USAVEL|ram~624 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~624 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N3
dffeas \RAM_USAVEL|ram~880 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~880 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~368feeder (
// Equation(s):
// \RAM_USAVEL|ram~368feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~368feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y8_N17
dffeas \RAM_USAVEL|ram~368 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1872_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~368 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y8_N29
dffeas \RAM_USAVEL|ram~112 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1873_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~112 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1603 (
// Equation(s):
// \RAM_USAVEL|ram~1603_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~368_q ) # ((\CPU|ROM|memROM~65_combout )))) # (!\CPU|ROM|memROM~62_combout  & (((\RAM_USAVEL|ram~112_q  & !\CPU|ROM|memROM~65_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~368_q ),
	.datac(\RAM_USAVEL|ram~112_q ),
	.datad(\CPU|ROM|memROM~65_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1603_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1603 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y7_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1604 (
// Equation(s):
// \RAM_USAVEL|ram~1604_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1603_combout  & ((\RAM_USAVEL|ram~880_q ))) # (!\RAM_USAVEL|ram~1603_combout  & (\RAM_USAVEL|ram~624_q )))) # (!\CPU|ROM|memROM~65_combout  & (((\RAM_USAVEL|ram~1603_combout 
// ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~624_q ),
	.datac(\RAM_USAVEL|ram~880_q ),
	.datad(\RAM_USAVEL|ram~1603_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1604_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1604 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1605 (
// Equation(s):
// \RAM_USAVEL|ram~1605_combout  = (\CPU|ROM|memROM~95_combout  & (\CPU|ROM|memROM~81_combout )) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1602_combout )) # (!\CPU|ROM|memROM~81_combout  & 
// ((\RAM_USAVEL|ram~1604_combout )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1602_combout ),
	.datad(\RAM_USAVEL|ram~1604_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1605_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1605 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1608 (
// Equation(s):
// \RAM_USAVEL|ram~1608_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1605_combout  & ((\RAM_USAVEL|ram~1607_combout ))) # (!\RAM_USAVEL|ram~1605_combout  & (\RAM_USAVEL|ram~1600_combout )))) # (!\CPU|ROM|memROM~95_combout  & 
// (((\RAM_USAVEL|ram~1605_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~1600_combout ),
	.datac(\RAM_USAVEL|ram~1607_combout ),
	.datad(\RAM_USAVEL|ram~1605_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1608_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1608 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1619 (
// Equation(s):
// \RAM_USAVEL|ram~1619_combout  = (\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~44_combout ) # ((\RAM_USAVEL|ram~1608_combout )))) # (!\CPU|ROM|memROM~24_combout  & (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~1618_combout )))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1618_combout ),
	.datad(\RAM_USAVEL|ram~1608_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1619_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1619 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1630 (
// Equation(s):
// \RAM_USAVEL|ram~1630_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1619_combout  & (\RAM_USAVEL|ram~1629_combout )) # (!\RAM_USAVEL|ram~1619_combout  & ((\RAM_USAVEL|ram~1598_combout ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1619_combout ))))

	.dataa(\RAM_USAVEL|ram~1629_combout ),
	.datab(\RAM_USAVEL|ram~1598_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\RAM_USAVEL|ram~1619_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1630_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1630 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~920feeder (
// Equation(s):
// \RAM_USAVEL|ram~920feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~920feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~920feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~920feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N29
dffeas \RAM_USAVEL|ram~920 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1784_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~920 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N31
dffeas \RAM_USAVEL|ram~924 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1968_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~924 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~924 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y5_N17
dffeas \RAM_USAVEL|ram~916 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1850_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~916 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~916 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y6_N19
dffeas \RAM_USAVEL|ram~912 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~912 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~912 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y6_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1638 (
// Equation(s):
// \RAM_USAVEL|ram~1638_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~916_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~912_q )))))

	.dataa(\RAM_USAVEL|ram~916_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~912_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1638_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1638 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1639 (
// Equation(s):
// \RAM_USAVEL|ram~1639_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1638_combout  & ((\RAM_USAVEL|ram~924_q ))) # (!\RAM_USAVEL|ram~1638_combout  & (\RAM_USAVEL|ram~920_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1638_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~920_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~924_q ),
	.datad(\RAM_USAVEL|ram~1638_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1639_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1639 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y11_N3
dffeas \RAM_USAVEL|ram~412 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1966_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~412 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y11_N1
dffeas \RAM_USAVEL|ram~404 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1838_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~404 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N7
dffeas \RAM_USAVEL|ram~400 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~400 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1631 (
// Equation(s):
// \RAM_USAVEL|ram~1631_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~404_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~400_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~404_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~400_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1631_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1631 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~408feeder (
// Equation(s):
// \RAM_USAVEL|ram~408feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~408feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N27
dffeas \RAM_USAVEL|ram~408 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1723_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~408 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1632 (
// Equation(s):
// \RAM_USAVEL|ram~1632_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1631_combout  & (\RAM_USAVEL|ram~412_q )) # (!\RAM_USAVEL|ram~1631_combout  & ((\RAM_USAVEL|ram~408_q ))))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1631_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~412_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1631_combout ),
	.datad(\RAM_USAVEL|ram~408_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1632_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1632 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~660feeder (
// Equation(s):
// \RAM_USAVEL|ram~660feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~660feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N3
dffeas \RAM_USAVEL|ram~660 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1842_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~660 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~668feeder (
// Equation(s):
// \RAM_USAVEL|ram~668feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~668feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y8_N17
dffeas \RAM_USAVEL|ram~668 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1965_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~668 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~664feeder (
// Equation(s):
// \RAM_USAVEL|ram~664feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~664feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~664feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~664feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N13
dffeas \RAM_USAVEL|ram~664 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~664feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1749_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~664 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y8_N19
dffeas \RAM_USAVEL|ram~656 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~656 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1633 (
// Equation(s):
// \RAM_USAVEL|ram~1633_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~664_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~656_q )))))

	.dataa(\RAM_USAVEL|ram~664_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~656_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1633_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1633 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1634 (
// Equation(s):
// \RAM_USAVEL|ram~1634_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1633_combout  & ((\RAM_USAVEL|ram~668_q ))) # (!\RAM_USAVEL|ram~1633_combout  & (\RAM_USAVEL|ram~660_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1633_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~660_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~668_q ),
	.datad(\RAM_USAVEL|ram~1633_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1634_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1634 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y10_N1
dffeas \RAM_USAVEL|ram~148 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1846_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~148 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y10_N19
dffeas \RAM_USAVEL|ram~156 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1967_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~156 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~152feeder (
// Equation(s):
// \RAM_USAVEL|ram~152feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~152feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N13
dffeas \RAM_USAVEL|ram~152 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1769_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~152 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N7
dffeas \RAM_USAVEL|ram~144 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~144 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y13_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1635 (
// Equation(s):
// \RAM_USAVEL|ram~1635_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~152_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~144_q )))))

	.dataa(\RAM_USAVEL|ram~152_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~144_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1635_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1635 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1636 (
// Equation(s):
// \RAM_USAVEL|ram~1636_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1635_combout  & ((\RAM_USAVEL|ram~156_q ))) # (!\RAM_USAVEL|ram~1635_combout  & (\RAM_USAVEL|ram~148_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1635_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~148_q ),
	.datac(\RAM_USAVEL|ram~156_q ),
	.datad(\RAM_USAVEL|ram~1635_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1636_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1636 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1637 (
// Equation(s):
// \RAM_USAVEL|ram~1637_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1634_combout ) # ((\CPU|ROM|memROM~62_combout )))) # (!\CPU|ROM|memROM~65_combout  & (((!\CPU|ROM|memROM~62_combout  & \RAM_USAVEL|ram~1636_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\RAM_USAVEL|ram~1634_combout ),
	.datac(\CPU|ROM|memROM~62_combout ),
	.datad(\RAM_USAVEL|ram~1636_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1637_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1637 .lut_mask = 16'hADA8;
defparam \RAM_USAVEL|ram~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1640 (
// Equation(s):
// \RAM_USAVEL|ram~1640_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1637_combout  & (\RAM_USAVEL|ram~1639_combout )) # (!\RAM_USAVEL|ram~1637_combout  & ((\RAM_USAVEL|ram~1632_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1637_combout ))))

	.dataa(\RAM_USAVEL|ram~1639_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1632_combout ),
	.datad(\RAM_USAVEL|ram~1637_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1640_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1640 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~476feeder (
// Equation(s):
// \RAM_USAVEL|ram~476feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~476feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~476feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~476feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N9
dffeas \RAM_USAVEL|ram~476 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1956_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~476 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~476 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y9_N29
dffeas \RAM_USAVEL|ram~472 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1719_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~472 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y5_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~468feeder (
// Equation(s):
// \RAM_USAVEL|ram~468feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~468feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~468feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~468feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y5_N3
dffeas \RAM_USAVEL|ram~468 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~468feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1822_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~468 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N21
dffeas \RAM_USAVEL|ram~464 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~464 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1662 (
// Equation(s):
// \RAM_USAVEL|ram~1662_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~468_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~464_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~468_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~464_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1662_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1662 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1663 (
// Equation(s):
// \RAM_USAVEL|ram~1663_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1662_combout  & (\RAM_USAVEL|ram~476_q )) # (!\RAM_USAVEL|ram~1662_combout  & ((\RAM_USAVEL|ram~472_q ))))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1662_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~476_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~472_q ),
	.datad(\RAM_USAVEL|ram~1662_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1663_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1663 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~984feeder (
// Equation(s):
// \RAM_USAVEL|ram~984feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~984feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~984feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~984feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y4_N21
dffeas \RAM_USAVEL|ram~984 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1799_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~984 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y4_N17
dffeas \RAM_USAVEL|ram~988 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1959_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~988 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N15
dffeas \RAM_USAVEL|ram~980 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1834_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~980 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y4_N7
dffeas \RAM_USAVEL|ram~976 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~976 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1669 (
// Equation(s):
// \RAM_USAVEL|ram~1669_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~980_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~976_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~980_q ),
	.datac(\RAM_USAVEL|ram~976_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1669_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1669 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y4_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1670 (
// Equation(s):
// \RAM_USAVEL|ram~1670_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1669_combout  & ((\RAM_USAVEL|ram~988_q ))) # (!\RAM_USAVEL|ram~1669_combout  & (\RAM_USAVEL|ram~984_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1669_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~984_q ),
	.datac(\RAM_USAVEL|ram~988_q ),
	.datad(\RAM_USAVEL|ram~1669_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1670_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1670 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~212feeder (
// Equation(s):
// \RAM_USAVEL|ram~212feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~212feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y11_N13
dffeas \RAM_USAVEL|ram~212 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1830_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~212 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y8_N27
dffeas \RAM_USAVEL|ram~220 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1958_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~220 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y9_N31
dffeas \RAM_USAVEL|ram~216 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1779_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~216 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y8_N17
dffeas \RAM_USAVEL|ram~208 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~208 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1666 (
// Equation(s):
// \RAM_USAVEL|ram~1666_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~216_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~208_q )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~216_q ),
	.datac(\RAM_USAVEL|ram~208_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1666_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1666 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1667 (
// Equation(s):
// \RAM_USAVEL|ram~1667_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1666_combout  & ((\RAM_USAVEL|ram~220_q ))) # (!\RAM_USAVEL|ram~1666_combout  & (\RAM_USAVEL|ram~212_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1666_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~212_q ),
	.datac(\RAM_USAVEL|ram~220_q ),
	.datad(\RAM_USAVEL|ram~1666_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1667_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1667 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~724feeder (
// Equation(s):
// \RAM_USAVEL|ram~724feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~724feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~724feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~724feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y11_N25
dffeas \RAM_USAVEL|ram~724 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~724feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1826_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~724 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~724 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y8_N25
dffeas \RAM_USAVEL|ram~732 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1957_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~732 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N9
dffeas \RAM_USAVEL|ram~728 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1759_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~728 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y8_N19
dffeas \RAM_USAVEL|ram~720 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~720 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1664 (
// Equation(s):
// \RAM_USAVEL|ram~1664_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~728_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~720_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~728_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~720_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1664_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1664 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1665 (
// Equation(s):
// \RAM_USAVEL|ram~1665_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1664_combout  & ((\RAM_USAVEL|ram~732_q ))) # (!\RAM_USAVEL|ram~1664_combout  & (\RAM_USAVEL|ram~724_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1664_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~724_q ),
	.datac(\RAM_USAVEL|ram~732_q ),
	.datad(\RAM_USAVEL|ram~1664_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1665_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1665 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1668 (
// Equation(s):
// \RAM_USAVEL|ram~1668_combout  = (\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout ) # ((\RAM_USAVEL|ram~1665_combout )))) # (!\CPU|ROM|memROM~65_combout  & (!\CPU|ROM|memROM~62_combout  & (\RAM_USAVEL|ram~1667_combout )))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1667_combout ),
	.datad(\RAM_USAVEL|ram~1665_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1668_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1668 .lut_mask = 16'hBA98;
defparam \RAM_USAVEL|ram~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1671 (
// Equation(s):
// \RAM_USAVEL|ram~1671_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1668_combout  & ((\RAM_USAVEL|ram~1670_combout ))) # (!\RAM_USAVEL|ram~1668_combout  & (\RAM_USAVEL|ram~1663_combout )))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1668_combout ))))

	.dataa(\RAM_USAVEL|ram~1663_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1670_combout ),
	.datad(\RAM_USAVEL|ram~1668_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1671_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1671 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~792feeder (
// Equation(s):
// \RAM_USAVEL|ram~792feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~792feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N29
dffeas \RAM_USAVEL|ram~792 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1794_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~792 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N3
dffeas \RAM_USAVEL|ram~796 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1984_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~796 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N23
dffeas \RAM_USAVEL|ram~788 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1851_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~788 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~788 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N25
dffeas \RAM_USAVEL|ram~784 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~784 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1658 (
// Equation(s):
// \RAM_USAVEL|ram~1658_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~788_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~784_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~788_q ),
	.datac(\RAM_USAVEL|ram~784_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1658_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1658 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1659 (
// Equation(s):
// \RAM_USAVEL|ram~1659_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1658_combout  & ((\RAM_USAVEL|ram~796_q ))) # (!\RAM_USAVEL|ram~1658_combout  & (\RAM_USAVEL|ram~792_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1658_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~792_q ),
	.datac(\RAM_USAVEL|ram~796_q ),
	.datad(\RAM_USAVEL|ram~1658_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1659_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1659 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~276feeder (
// Equation(s):
// \RAM_USAVEL|ram~276feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~276feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y13_N31
dffeas \RAM_USAVEL|ram~276 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1839_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~276 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~276 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y9_N19
dffeas \RAM_USAVEL|ram~272 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~272 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1651 (
// Equation(s):
// \RAM_USAVEL|ram~1651_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~276_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~272_q )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~276_q ),
	.datac(\RAM_USAVEL|ram~272_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1651_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1651 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y9_N17
dffeas \RAM_USAVEL|ram~284 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1982_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~284 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y7_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~280feeder (
// Equation(s):
// \RAM_USAVEL|ram~280feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~280feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y7_N9
dffeas \RAM_USAVEL|ram~280 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~280 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1652 (
// Equation(s):
// \RAM_USAVEL|ram~1652_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1651_combout  & (\RAM_USAVEL|ram~284_q )) # (!\RAM_USAVEL|ram~1651_combout  & ((\RAM_USAVEL|ram~280_q ))))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~1651_combout ))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~1651_combout ),
	.datac(\RAM_USAVEL|ram~284_q ),
	.datad(\RAM_USAVEL|ram~280_q ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1652_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1652 .lut_mask = 16'hE6C4;
defparam \RAM_USAVEL|ram~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~532feeder (
// Equation(s):
// \RAM_USAVEL|ram~532feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~532feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~532feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~532feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y14_N9
dffeas \RAM_USAVEL|ram~532 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~532feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1843_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~532 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~532 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N1
dffeas \RAM_USAVEL|ram~540 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1981_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~540 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~540 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N29
dffeas \RAM_USAVEL|ram~536 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1754_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~536 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~536 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N3
dffeas \RAM_USAVEL|ram~528 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1914_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~528 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1653 (
// Equation(s):
// \RAM_USAVEL|ram~1653_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~536_q ) # ((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~528_q  & !\CPU|ROM|memROM~95_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~536_q ),
	.datac(\RAM_USAVEL|ram~528_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1653_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1653 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y8_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1654 (
// Equation(s):
// \RAM_USAVEL|ram~1654_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1653_combout  & ((\RAM_USAVEL|ram~540_q ))) # (!\RAM_USAVEL|ram~1653_combout  & (\RAM_USAVEL|ram~532_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1653_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~532_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~540_q ),
	.datad(\RAM_USAVEL|ram~1653_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1654_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1654 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y11_N31
dffeas \RAM_USAVEL|ram~20 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1847_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~20 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N17
dffeas \RAM_USAVEL|ram~28 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1983_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~28 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y13_N9
dffeas \RAM_USAVEL|ram~24 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1774_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~24 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N25
dffeas \RAM_USAVEL|ram~16 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1915_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~16 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1655 (
// Equation(s):
// \RAM_USAVEL|ram~1655_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~24_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~16_q )))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~24_q ),
	.datac(\RAM_USAVEL|ram~16_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1655_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1655 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1656 (
// Equation(s):
// \RAM_USAVEL|ram~1656_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1655_combout  & ((\RAM_USAVEL|ram~28_q ))) # (!\RAM_USAVEL|ram~1655_combout  & (\RAM_USAVEL|ram~20_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1655_combout 
// ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~20_q ),
	.datac(\RAM_USAVEL|ram~28_q ),
	.datad(\RAM_USAVEL|ram~1655_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1656_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1656 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1657 (
// Equation(s):
// \RAM_USAVEL|ram~1657_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~65_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1654_combout )) # (!\CPU|ROM|memROM~65_combout  & 
// ((\RAM_USAVEL|ram~1656_combout )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1654_combout ),
	.datad(\RAM_USAVEL|ram~1656_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1657_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1657 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1660 (
// Equation(s):
// \RAM_USAVEL|ram~1660_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1657_combout  & (\RAM_USAVEL|ram~1659_combout )) # (!\RAM_USAVEL|ram~1657_combout  & ((\RAM_USAVEL|ram~1652_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1657_combout ))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\RAM_USAVEL|ram~1659_combout ),
	.datac(\RAM_USAVEL|ram~1652_combout ),
	.datad(\RAM_USAVEL|ram~1657_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1660_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1660 .lut_mask = 16'hDDA0;
defparam \RAM_USAVEL|ram~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y5_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~856feeder (
// Equation(s):
// \RAM_USAVEL|ram~856feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~856feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y5_N17
dffeas \RAM_USAVEL|ram~856 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1789_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~856 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~856 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N15
dffeas \RAM_USAVEL|ram~860 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1976_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~860 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y5_N29
dffeas \RAM_USAVEL|ram~852 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1835_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~852 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N13
dffeas \RAM_USAVEL|ram~848 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1918_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~848 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~848 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1648 (
// Equation(s):
// \RAM_USAVEL|ram~1648_combout  = (\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~852_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~848_q )))))

	.dataa(\RAM_USAVEL|ram~852_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~848_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1648_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1648 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y6_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1649 (
// Equation(s):
// \RAM_USAVEL|ram~1649_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1648_combout  & ((\RAM_USAVEL|ram~860_q ))) # (!\RAM_USAVEL|ram~1648_combout  & (\RAM_USAVEL|ram~856_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1648_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~856_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~860_q ),
	.datad(\RAM_USAVEL|ram~1648_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1649_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1649 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y9_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~344feeder (
// Equation(s):
// \RAM_USAVEL|ram~344feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~344feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y9_N25
dffeas \RAM_USAVEL|ram~344 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~344 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N9
dffeas \RAM_USAVEL|ram~348 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1974_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~348 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y15_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~340feeder (
// Equation(s):
// \RAM_USAVEL|ram~340feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~340feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y15_N23
dffeas \RAM_USAVEL|ram~340 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1823_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~340 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y10_N7
dffeas \RAM_USAVEL|ram~336 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1919_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~336 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1641 (
// Equation(s):
// \RAM_USAVEL|ram~1641_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~340_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~336_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\RAM_USAVEL|ram~340_q ),
	.datac(\RAM_USAVEL|ram~336_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1641_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1641 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y10_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1642 (
// Equation(s):
// \RAM_USAVEL|ram~1642_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1641_combout  & ((\RAM_USAVEL|ram~348_q ))) # (!\RAM_USAVEL|ram~1641_combout  & (\RAM_USAVEL|ram~344_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1641_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~344_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~348_q ),
	.datad(\RAM_USAVEL|ram~1641_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1642_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1642 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y7_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~596feeder (
// Equation(s):
// \RAM_USAVEL|ram~596feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~596feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~596feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~596feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y7_N27
dffeas \RAM_USAVEL|ram~596 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~596feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1827_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~596 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~596 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N7
dffeas \RAM_USAVEL|ram~604 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1973_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~604 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y5_N13
dffeas \RAM_USAVEL|ram~600 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~600 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N1
dffeas \RAM_USAVEL|ram~592 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~592 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1643 (
// Equation(s):
// \RAM_USAVEL|ram~1643_combout  = (\CPU|ROM|memROM~95_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~600_q )) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~592_q )))))

	.dataa(\RAM_USAVEL|ram~600_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~592_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1643_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1643 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1644 (
// Equation(s):
// \RAM_USAVEL|ram~1644_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1643_combout  & ((\RAM_USAVEL|ram~604_q ))) # (!\RAM_USAVEL|ram~1643_combout  & (\RAM_USAVEL|ram~596_q )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1643_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~596_q ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~604_q ),
	.datad(\RAM_USAVEL|ram~1643_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1644_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1644 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~84feeder (
// Equation(s):
// \RAM_USAVEL|ram~84feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~84feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N21
dffeas \RAM_USAVEL|ram~84 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1831_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~84 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y9_N11
dffeas \RAM_USAVEL|ram~80 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1911_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~80 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N13
dffeas \RAM_USAVEL|ram~92 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1975_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~92 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N15
dffeas \RAM_USAVEL|ram~88 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1764_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~88 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y9_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1645 (
// Equation(s):
// \RAM_USAVEL|ram~1645_combout  = (\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~92_q )) # (!\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~88_q ))))) # (!\CPU|ROM|memROM~81_combout  & (((\CPU|ROM|memROM~95_combout ))))

	.dataa(\RAM_USAVEL|ram~92_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~88_q ),
	.datad(\CPU|ROM|memROM~95_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1645_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1645 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y9_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1646 (
// Equation(s):
// \RAM_USAVEL|ram~1646_combout  = (\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1645_combout )))) # (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1645_combout  & (\RAM_USAVEL|ram~84_q )) # (!\RAM_USAVEL|ram~1645_combout  & ((\RAM_USAVEL|ram~80_q 
// )))))

	.dataa(\RAM_USAVEL|ram~84_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~80_q ),
	.datad(\RAM_USAVEL|ram~1645_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1646_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1646 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1647 (
// Equation(s):
// \RAM_USAVEL|ram~1647_combout  = (\CPU|ROM|memROM~62_combout  & (\CPU|ROM|memROM~65_combout )) # (!\CPU|ROM|memROM~62_combout  & ((\CPU|ROM|memROM~65_combout  & (\RAM_USAVEL|ram~1644_combout )) # (!\CPU|ROM|memROM~65_combout  & 
// ((\RAM_USAVEL|ram~1646_combout )))))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1644_combout ),
	.datad(\RAM_USAVEL|ram~1646_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1647_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1647 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1650 (
// Equation(s):
// \RAM_USAVEL|ram~1650_combout  = (\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1647_combout  & (\RAM_USAVEL|ram~1649_combout )) # (!\RAM_USAVEL|ram~1647_combout  & ((\RAM_USAVEL|ram~1642_combout ))))) # (!\CPU|ROM|memROM~62_combout  & 
// (((\RAM_USAVEL|ram~1647_combout ))))

	.dataa(\RAM_USAVEL|ram~1649_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1642_combout ),
	.datad(\RAM_USAVEL|ram~1647_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1650_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1650 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N2
cycloneive_lcell_comb \RAM_USAVEL|ram~1661 (
// Equation(s):
// \RAM_USAVEL|ram~1661_combout  = (\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~24_combout )) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1650_combout ))) # (!\CPU|ROM|memROM~24_combout  & 
// (\RAM_USAVEL|ram~1660_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1660_combout ),
	.datad(\RAM_USAVEL|ram~1650_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1661_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1661 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1672 (
// Equation(s):
// \RAM_USAVEL|ram~1672_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1661_combout  & ((\RAM_USAVEL|ram~1671_combout ))) # (!\RAM_USAVEL|ram~1661_combout  & (\RAM_USAVEL|ram~1640_combout )))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1661_combout ))))

	.dataa(\RAM_USAVEL|ram~1640_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1671_combout ),
	.datad(\RAM_USAVEL|ram~1661_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1672_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1672 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1673 (
// Equation(s):
// \RAM_USAVEL|ram~1673_combout  = (\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~38_combout )) # (!\CPU|ROM|memROM~201_combout  & ((\CPU|ROM|memROM~38_combout  & (\RAM_USAVEL|ram~1630_combout )) # (!\CPU|ROM|memROM~38_combout  & 
// ((\RAM_USAVEL|ram~1672_combout )))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\RAM_USAVEL|ram~1630_combout ),
	.datad(\RAM_USAVEL|ram~1672_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1673_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1673 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y13_N31
dffeas \RAM_USAVEL|ram~652 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1946_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~652 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~652 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N13
dffeas \RAM_USAVEL|ram~780 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1992_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~780 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y8_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~716feeder (
// Equation(s):
// \RAM_USAVEL|ram~716feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~716feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~716feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~716feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y8_N25
dffeas \RAM_USAVEL|ram~716 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~716feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1990_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~716 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~588feeder (
// Equation(s):
// \RAM_USAVEL|ram~588feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~588feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~588feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~588feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y13_N31
dffeas \RAM_USAVEL|ram~588 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~588feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1944_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~588 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1681 (
// Equation(s):
// \RAM_USAVEL|ram~1681_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~716_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~588_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~716_q ),
	.datac(\RAM_USAVEL|ram~588_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1681_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1681 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1682 (
// Equation(s):
// \RAM_USAVEL|ram~1682_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1681_combout  & ((\RAM_USAVEL|ram~780_q ))) # (!\RAM_USAVEL|ram~1681_combout  & (\RAM_USAVEL|ram~652_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1681_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~652_q ),
	.datac(\RAM_USAVEL|ram~780_q ),
	.datad(\RAM_USAVEL|ram~1681_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1682_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1682 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y5_N1
dffeas \RAM_USAVEL|ram~648 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~648 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N7
dffeas \RAM_USAVEL|ram~776 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1760_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~776 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y7_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~712feeder (
// Equation(s):
// \RAM_USAVEL|ram~712feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~712feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~712feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~712feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y7_N11
dffeas \RAM_USAVEL|ram~712 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~712feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1750_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~712 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y6_N23
dffeas \RAM_USAVEL|ram~584 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1755_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~584 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1674 (
// Equation(s):
// \RAM_USAVEL|ram~1674_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~712_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~584_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~712_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~584_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1674_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1674 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1675 (
// Equation(s):
// \RAM_USAVEL|ram~1675_combout  = (\RAM_USAVEL|ram~1674_combout  & (((\RAM_USAVEL|ram~776_q ) # (!\CPU|ROM|memROM~24_combout )))) # (!\RAM_USAVEL|ram~1674_combout  & (\RAM_USAVEL|ram~648_q  & ((\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~648_q ),
	.datab(\RAM_USAVEL|ram~776_q ),
	.datac(\RAM_USAVEL|ram~1674_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1675_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1675 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y11_N27
dffeas \RAM_USAVEL|ram~708 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1810_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~708 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y11_N7
dffeas \RAM_USAVEL|ram~772 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1865_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~772 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N1
dffeas \RAM_USAVEL|ram~644 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1857_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~644 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y14_N23
dffeas \RAM_USAVEL|ram~580 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1807_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~580 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y14_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1676 (
// Equation(s):
// \RAM_USAVEL|ram~1676_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~644_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~580_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~644_q ),
	.datac(\RAM_USAVEL|ram~580_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1676_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1676 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1677 (
// Equation(s):
// \RAM_USAVEL|ram~1677_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1676_combout  & ((\RAM_USAVEL|ram~772_q ))) # (!\RAM_USAVEL|ram~1676_combout  & (\RAM_USAVEL|ram~708_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1676_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~708_q ),
	.datac(\RAM_USAVEL|ram~772_q ),
	.datad(\RAM_USAVEL|ram~1676_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1677_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1677 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y9_N1
dffeas \RAM_USAVEL|ram~704 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1932_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~704 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y11_N7
dffeas \RAM_USAVEL|ram~768 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1928_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~768 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~640feeder (
// Equation(s):
// \RAM_USAVEL|ram~640feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~640feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N15
dffeas \RAM_USAVEL|ram~640 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~640 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N7
dffeas \RAM_USAVEL|ram~576 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1875_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~576 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y9_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1678 (
// Equation(s):
// \RAM_USAVEL|ram~1678_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~640_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~576_q )))))

	.dataa(\RAM_USAVEL|ram~640_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~576_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1678_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1678 .lut_mask = 16'hEE30;
defparam \RAM_USAVEL|ram~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1679 (
// Equation(s):
// \RAM_USAVEL|ram~1679_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1678_combout  & ((\RAM_USAVEL|ram~768_q ))) # (!\RAM_USAVEL|ram~1678_combout  & (\RAM_USAVEL|ram~704_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1678_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~704_q ),
	.datac(\RAM_USAVEL|ram~768_q ),
	.datad(\RAM_USAVEL|ram~1678_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1679_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1679 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1680 (
// Equation(s):
// \RAM_USAVEL|ram~1680_combout  = (\CPU|ROM|memROM~95_combout  & ((\CPU|ROM|memROM~81_combout ) # ((\RAM_USAVEL|ram~1677_combout )))) # (!\CPU|ROM|memROM~95_combout  & (!\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1679_combout ))))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1677_combout ),
	.datad(\RAM_USAVEL|ram~1679_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1680_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1680 .lut_mask = 16'hB9A8;
defparam \RAM_USAVEL|ram~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~1683 (
// Equation(s):
// \RAM_USAVEL|ram~1683_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1680_combout  & (\RAM_USAVEL|ram~1682_combout )) # (!\RAM_USAVEL|ram~1680_combout  & ((\RAM_USAVEL|ram~1675_combout ))))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1680_combout ))))

	.dataa(\RAM_USAVEL|ram~1682_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1675_combout ),
	.datad(\RAM_USAVEL|ram~1680_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1683_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1683 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y13_N3
dffeas \RAM_USAVEL|ram~136 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1765_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~136 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y13_N13
dffeas \RAM_USAVEL|ram~264 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1780_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~264 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~200feeder (
// Equation(s):
// \RAM_USAVEL|ram~200feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~200feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y13_N11
dffeas \RAM_USAVEL|ram~200 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1770_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~200 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y13_N19
dffeas \RAM_USAVEL|ram~72 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1775_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~72 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1694 (
// Equation(s):
// \RAM_USAVEL|ram~1694_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~200_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~72_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~200_q ),
	.datab(\RAM_USAVEL|ram~72_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1694_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1694 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y13_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1695 (
// Equation(s):
// \RAM_USAVEL|ram~1695_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1694_combout  & ((\RAM_USAVEL|ram~264_q ))) # (!\RAM_USAVEL|ram~1694_combout  & (\RAM_USAVEL|ram~136_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1694_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~136_q ),
	.datab(\RAM_USAVEL|ram~264_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~1694_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1695_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1695 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y7_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~132feeder (
// Equation(s):
// \RAM_USAVEL|ram~132feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~132feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y7_N11
dffeas \RAM_USAVEL|ram~132 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1861_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~132 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~260feeder (
// Equation(s):
// \RAM_USAVEL|ram~260feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~260feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y11_N27
dffeas \RAM_USAVEL|ram~260 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1853_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~260 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~260 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y11_N9
dffeas \RAM_USAVEL|ram~196 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1814_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~196 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y11_N23
dffeas \RAM_USAVEL|ram~68 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1811_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~68 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1696 (
// Equation(s):
// \RAM_USAVEL|ram~1696_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~196_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~68_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~196_q ),
	.datac(\RAM_USAVEL|ram~68_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1696_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1696 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y11_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1697 (
// Equation(s):
// \RAM_USAVEL|ram~1697_combout  = (\RAM_USAVEL|ram~1696_combout  & (((\RAM_USAVEL|ram~260_q ) # (!\CPU|ROM|memROM~24_combout )))) # (!\RAM_USAVEL|ram~1696_combout  & (\RAM_USAVEL|ram~132_q  & ((\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~132_q ),
	.datab(\RAM_USAVEL|ram~260_q ),
	.datac(\RAM_USAVEL|ram~1696_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1697_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1697 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y11_N27
dffeas \RAM_USAVEL|ram~256 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1925_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~256 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X89_Y9_N1
dffeas \RAM_USAVEL|ram~128 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1870_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~128 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y13_N17
dffeas \RAM_USAVEL|ram~192 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1929_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~192 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y13_N15
dffeas \RAM_USAVEL|ram~64 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1879_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~64 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y13_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1698 (
// Equation(s):
// \RAM_USAVEL|ram~1698_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~192_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~64_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~192_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~64_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1698_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1698 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1699 (
// Equation(s):
// \RAM_USAVEL|ram~1699_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1698_combout  & (\RAM_USAVEL|ram~256_q )) # (!\RAM_USAVEL|ram~1698_combout  & ((\RAM_USAVEL|ram~128_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1698_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~256_q ),
	.datab(\RAM_USAVEL|ram~128_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~1698_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1699_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1699 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~1700 (
// Equation(s):
// \RAM_USAVEL|ram~1700_combout  = (\CPU|ROM|memROM~95_combout  & ((\RAM_USAVEL|ram~1697_combout ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~95_combout  & (((\RAM_USAVEL|ram~1699_combout  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~1697_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1699_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1700_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1700 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y10_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~140feeder (
// Equation(s):
// \RAM_USAVEL|ram~140feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~140feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~140feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~140feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y10_N19
dffeas \RAM_USAVEL|ram~140 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1950_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~140 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y11_N21
dffeas \RAM_USAVEL|ram~268 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2000_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~268 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~204feeder (
// Equation(s):
// \RAM_USAVEL|ram~204feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~204feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N17
dffeas \RAM_USAVEL|ram~204 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1998_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~204 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y14_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~76feeder (
// Equation(s):
// \RAM_USAVEL|ram~76feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~76feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y14_N7
dffeas \RAM_USAVEL|ram~76 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1948_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~76 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y14_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1701 (
// Equation(s):
// \RAM_USAVEL|ram~1701_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~204_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~76_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~204_q ),
	.datab(\RAM_USAVEL|ram~76_q ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1701_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1701 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1702 (
// Equation(s):
// \RAM_USAVEL|ram~1702_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1701_combout  & ((\RAM_USAVEL|ram~268_q ))) # (!\RAM_USAVEL|ram~1701_combout  & (\RAM_USAVEL|ram~140_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1701_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~140_q ),
	.datac(\RAM_USAVEL|ram~268_q ),
	.datad(\RAM_USAVEL|ram~1701_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1702_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1702 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1703 (
// Equation(s):
// \RAM_USAVEL|ram~1703_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1700_combout  & ((\RAM_USAVEL|ram~1702_combout ))) # (!\RAM_USAVEL|ram~1700_combout  & (\RAM_USAVEL|ram~1695_combout )))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1700_combout ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~1695_combout ),
	.datac(\RAM_USAVEL|ram~1700_combout ),
	.datad(\RAM_USAVEL|ram~1702_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1703_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1703 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~520feeder (
// Equation(s):
// \RAM_USAVEL|ram~520feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~520feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y12_N21
dffeas \RAM_USAVEL|ram~520 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~520 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y12_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~392feeder (
// Equation(s):
// \RAM_USAVEL|ram~392feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~392feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~392feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~392feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y12_N11
dffeas \RAM_USAVEL|ram~392 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~392feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~392 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~328feeder (
// Equation(s):
// \RAM_USAVEL|ram~328feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~328feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~328feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~328feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N25
dffeas \RAM_USAVEL|ram~328 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~328feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~328 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y15_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~456feeder (
// Equation(s):
// \RAM_USAVEL|ram~456feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~456feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~456feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~456feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y15_N11
dffeas \RAM_USAVEL|ram~456 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~456feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~456 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~456 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1684 (
// Equation(s):
// \RAM_USAVEL|ram~1684_combout  = (\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~456_q ) # (\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (\RAM_USAVEL|ram~328_q  & ((!\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~328_q ),
	.datac(\RAM_USAVEL|ram~456_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1684_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1684 .lut_mask = 16'hAAE4;
defparam \RAM_USAVEL|ram~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y15_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1685 (
// Equation(s):
// \RAM_USAVEL|ram~1685_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1684_combout  & (\RAM_USAVEL|ram~520_q )) # (!\RAM_USAVEL|ram~1684_combout  & ((\RAM_USAVEL|ram~392_q ))))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1684_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~520_q ),
	.datab(\RAM_USAVEL|ram~392_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\RAM_USAVEL|ram~1684_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1685_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1685 .lut_mask = 16'hAFC0;
defparam \RAM_USAVEL|ram~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y8_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~396feeder (
// Equation(s):
// \RAM_USAVEL|ram~396feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~396feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~396feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~396feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y8_N11
dffeas \RAM_USAVEL|ram~396 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~396feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1942_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~396 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~396 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N11
dffeas \RAM_USAVEL|ram~524 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1996_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~524 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y10_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~460feeder (
// Equation(s):
// \RAM_USAVEL|ram~460feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~460feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y10_N23
dffeas \RAM_USAVEL|ram~460 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1994_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~460 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y12_N31
dffeas \RAM_USAVEL|ram~332 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1940_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~332 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y12_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1691 (
// Equation(s):
// \RAM_USAVEL|ram~1691_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~460_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~332_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~460_q ),
	.datac(\RAM_USAVEL|ram~332_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1691_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1691 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y11_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1692 (
// Equation(s):
// \RAM_USAVEL|ram~1692_combout  = (\RAM_USAVEL|ram~1691_combout  & (((\RAM_USAVEL|ram~524_q ) # (!\CPU|ROM|memROM~24_combout )))) # (!\RAM_USAVEL|ram~1691_combout  & (\RAM_USAVEL|ram~396_q  & ((\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~396_q ),
	.datab(\RAM_USAVEL|ram~524_q ),
	.datac(\RAM_USAVEL|ram~1691_combout ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1692_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1692 .lut_mask = 16'hCAF0;
defparam \RAM_USAVEL|ram~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N8
cycloneive_lcell_comb \RAM_USAVEL|ram~452feeder (
// Equation(s):
// \RAM_USAVEL|ram~452feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~452feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~452feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~452feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N9
dffeas \RAM_USAVEL|ram~452 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1806_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~452 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N15
dffeas \RAM_USAVEL|ram~516 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1856_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~516 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y14_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~388feeder (
// Equation(s):
// \RAM_USAVEL|ram~388feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~388feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~388feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~388feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y14_N31
dffeas \RAM_USAVEL|ram~388 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1864_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~388 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~388 .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y15_N25
dffeas \RAM_USAVEL|ram~324 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1802_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~324 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~1686 (
// Equation(s):
// \RAM_USAVEL|ram~1686_combout  = (\CPU|ROM|memROM~44_combout  & (((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~24_combout  & (\RAM_USAVEL|ram~388_q )) # (!\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~324_q )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~388_q ),
	.datac(\RAM_USAVEL|ram~324_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1686_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1686 .lut_mask = 16'hEE50;
defparam \RAM_USAVEL|ram~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y15_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1687 (
// Equation(s):
// \RAM_USAVEL|ram~1687_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1686_combout  & ((\RAM_USAVEL|ram~516_q ))) # (!\RAM_USAVEL|ram~1686_combout  & (\RAM_USAVEL|ram~452_q )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~1686_combout 
// ))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\RAM_USAVEL|ram~452_q ),
	.datac(\RAM_USAVEL|ram~516_q ),
	.datad(\RAM_USAVEL|ram~1686_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1687_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1687 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y10_N15
dffeas \RAM_USAVEL|ram~384 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1874_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~384 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~384 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N21
dffeas \RAM_USAVEL|ram~512 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1933_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~512 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~512 .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y6_N11
dffeas \RAM_USAVEL|ram~448 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1921_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~448 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y6_N1
dffeas \RAM_USAVEL|ram~320 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~320 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y6_N0
cycloneive_lcell_comb \RAM_USAVEL|ram~1688 (
// Equation(s):
// \RAM_USAVEL|ram~1688_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~448_q ) # ((\CPU|ROM|memROM~24_combout )))) # (!\CPU|ROM|memROM~44_combout  & (((\RAM_USAVEL|ram~320_q  & !\CPU|ROM|memROM~24_combout ))))

	.dataa(\RAM_USAVEL|ram~448_q ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~320_q ),
	.datad(\CPU|ROM|memROM~24_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1688_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1688 .lut_mask = 16'hCCB8;
defparam \RAM_USAVEL|ram~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y7_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1689 (
// Equation(s):
// \RAM_USAVEL|ram~1689_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1688_combout  & ((\RAM_USAVEL|ram~512_q ))) # (!\RAM_USAVEL|ram~1688_combout  & (\RAM_USAVEL|ram~384_q )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~1688_combout 
// ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~384_q ),
	.datac(\RAM_USAVEL|ram~512_q ),
	.datad(\RAM_USAVEL|ram~1688_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1689_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1689 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N10
cycloneive_lcell_comb \RAM_USAVEL|ram~1690 (
// Equation(s):
// \RAM_USAVEL|ram~1690_combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~95_combout )) # (!\CPU|ROM|memROM~81_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~1687_combout )) # (!\CPU|ROM|memROM~95_combout  & 
// ((\RAM_USAVEL|ram~1689_combout )))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1687_combout ),
	.datad(\RAM_USAVEL|ram~1689_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1690_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1690 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N20
cycloneive_lcell_comb \RAM_USAVEL|ram~1693 (
// Equation(s):
// \RAM_USAVEL|ram~1693_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1690_combout  & ((\RAM_USAVEL|ram~1692_combout ))) # (!\RAM_USAVEL|ram~1690_combout  & (\RAM_USAVEL|ram~1685_combout )))) # (!\CPU|ROM|memROM~81_combout  & 
// (((\RAM_USAVEL|ram~1690_combout ))))

	.dataa(\RAM_USAVEL|ram~1685_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~1692_combout ),
	.datad(\RAM_USAVEL|ram~1690_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1693_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1693 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~1704 (
// Equation(s):
// \RAM_USAVEL|ram~1704_combout  = (\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~62_combout )) # (!\CPU|ROM|memROM~65_combout  & ((\CPU|ROM|memROM~62_combout  & ((\RAM_USAVEL|ram~1693_combout ))) # (!\CPU|ROM|memROM~62_combout  & 
// (\RAM_USAVEL|ram~1703_combout ))))

	.dataa(\CPU|ROM|memROM~65_combout ),
	.datab(\CPU|ROM|memROM~62_combout ),
	.datac(\RAM_USAVEL|ram~1703_combout ),
	.datad(\RAM_USAVEL|ram~1693_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1704_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1704 .lut_mask = 16'hDC98;
defparam \RAM_USAVEL|ram~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y13_N30
cycloneive_lcell_comb \RAM_USAVEL|ram~1028feeder (
// Equation(s):
// \RAM_USAVEL|ram~1028feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1028feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1028feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~1028feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y13_N31
dffeas \RAM_USAVEL|ram~1028 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~1028feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1868_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1028 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1028 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N13
dffeas \RAM_USAVEL|ram~1036 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2004_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1036 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1036 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y10_N3
dffeas \RAM_USAVEL|ram~964 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1818_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~964 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y10_N5
dffeas \RAM_USAVEL|ram~972 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~2002_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~972 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~972 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1712 (
// Equation(s):
// \RAM_USAVEL|ram~1712_combout  = (\CPU|ROM|memROM~24_combout  & (((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~24_combout  & ((\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~972_q ))) # (!\CPU|ROM|memROM~81_combout  & (\RAM_USAVEL|ram~964_q ))))

	.dataa(\RAM_USAVEL|ram~964_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~972_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1712_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1712 .lut_mask = 16'hFC22;
defparam \RAM_USAVEL|ram~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1713 (
// Equation(s):
// \RAM_USAVEL|ram~1713_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1712_combout  & ((\RAM_USAVEL|ram~1036_q ))) # (!\RAM_USAVEL|ram~1712_combout  & (\RAM_USAVEL|ram~1028_q )))) # (!\CPU|ROM|memROM~24_combout  & 
// (((\RAM_USAVEL|ram~1712_combout ))))

	.dataa(\RAM_USAVEL|ram~1028_q ),
	.datab(\CPU|ROM|memROM~24_combout ),
	.datac(\RAM_USAVEL|ram~1036_q ),
	.datad(\RAM_USAVEL|ram~1712_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1713_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1713 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y6_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~968feeder (
// Equation(s):
// \RAM_USAVEL|ram~968feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~968feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y6_N23
dffeas \RAM_USAVEL|ram~968 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1785_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~968 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~968 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N27
dffeas \RAM_USAVEL|ram~1032 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1800_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1032 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1032 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y6_N13
dffeas \RAM_USAVEL|ram~1024 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1936_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~1024 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~1024 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N7
dffeas \RAM_USAVEL|ram~960 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1924_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~960 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1705 (
// Equation(s):
// \RAM_USAVEL|ram~1705_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~1024_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~960_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~1024_q ),
	.datac(\RAM_USAVEL|ram~960_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1705_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1705 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y6_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1706 (
// Equation(s):
// \RAM_USAVEL|ram~1706_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1705_combout  & ((\RAM_USAVEL|ram~1032_q ))) # (!\RAM_USAVEL|ram~1705_combout  & (\RAM_USAVEL|ram~968_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1705_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~968_q ),
	.datab(\RAM_USAVEL|ram~1032_q ),
	.datac(\CPU|ROM|memROM~81_combout ),
	.datad(\RAM_USAVEL|ram~1705_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1706_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1706 .lut_mask = 16'hCFA0;
defparam \RAM_USAVEL|ram~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y12_N29
dffeas \RAM_USAVEL|ram~844 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1952_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~844 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~844 .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y12_N13
dffeas \RAM_USAVEL|ram~908 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1954_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~908 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N4
cycloneive_lcell_comb \RAM_USAVEL|ram~900feeder (
// Equation(s):
// \RAM_USAVEL|ram~900feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~900feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N5
dffeas \RAM_USAVEL|ram~900 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1860_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~900 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y15_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~836feeder (
// Equation(s):
// \RAM_USAVEL|ram~836feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~836feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y15_N7
dffeas \RAM_USAVEL|ram~836 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1815_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~836 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N18
cycloneive_lcell_comb \RAM_USAVEL|ram~1707 (
// Equation(s):
// \RAM_USAVEL|ram~1707_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~900_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~836_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\RAM_USAVEL|ram~900_q ),
	.datab(\RAM_USAVEL|ram~836_q ),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1707_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1707 .lut_mask = 16'hF0AC;
defparam \RAM_USAVEL|ram~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y12_N12
cycloneive_lcell_comb \RAM_USAVEL|ram~1708 (
// Equation(s):
// \RAM_USAVEL|ram~1708_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1707_combout  & ((\RAM_USAVEL|ram~908_q ))) # (!\RAM_USAVEL|ram~1707_combout  & (\RAM_USAVEL|ram~844_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1707_combout 
// ))))

	.dataa(\RAM_USAVEL|ram~844_q ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\RAM_USAVEL|ram~908_q ),
	.datad(\RAM_USAVEL|ram~1707_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1708_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1708 .lut_mask = 16'hF388;
defparam \RAM_USAVEL|ram~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y5_N26
cycloneive_lcell_comb \RAM_USAVEL|ram~840feeder (
// Equation(s):
// \RAM_USAVEL|ram~840feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~840feeder .lut_mask = 16'hF0F0;
defparam \RAM_USAVEL|ram~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y5_N27
dffeas \RAM_USAVEL|ram~840 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1795_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~840 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N7
dffeas \RAM_USAVEL|ram~904 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1790_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~904 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~904 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y7_N24
cycloneive_lcell_comb \RAM_USAVEL|ram~896feeder (
// Equation(s):
// \RAM_USAVEL|ram~896feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~896feeder .lut_mask = 16'hFF00;
defparam \RAM_USAVEL|ram~896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y7_N25
dffeas \RAM_USAVEL|ram~896 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\RAM_USAVEL|ram~896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RAM_USAVEL|ram~1886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~896 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y5_N17
dffeas \RAM_USAVEL|ram~832 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RAM_USAVEL|ram~1878_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM_USAVEL|ram~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \RAM_USAVEL|ram~832 .is_wysiwyg = "true";
defparam \RAM_USAVEL|ram~832 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N16
cycloneive_lcell_comb \RAM_USAVEL|ram~1709 (
// Equation(s):
// \RAM_USAVEL|ram~1709_combout  = (\CPU|ROM|memROM~24_combout  & ((\RAM_USAVEL|ram~896_q ) # ((\CPU|ROM|memROM~81_combout )))) # (!\CPU|ROM|memROM~24_combout  & (((\RAM_USAVEL|ram~832_q  & !\CPU|ROM|memROM~81_combout ))))

	.dataa(\CPU|ROM|memROM~24_combout ),
	.datab(\RAM_USAVEL|ram~896_q ),
	.datac(\RAM_USAVEL|ram~832_q ),
	.datad(\CPU|ROM|memROM~81_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1709_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1709 .lut_mask = 16'hAAD8;
defparam \RAM_USAVEL|ram~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y5_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1710 (
// Equation(s):
// \RAM_USAVEL|ram~1710_combout  = (\CPU|ROM|memROM~81_combout  & ((\RAM_USAVEL|ram~1709_combout  & ((\RAM_USAVEL|ram~904_q ))) # (!\RAM_USAVEL|ram~1709_combout  & (\RAM_USAVEL|ram~840_q )))) # (!\CPU|ROM|memROM~81_combout  & (((\RAM_USAVEL|ram~1709_combout 
// ))))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\RAM_USAVEL|ram~840_q ),
	.datac(\RAM_USAVEL|ram~904_q ),
	.datad(\RAM_USAVEL|ram~1709_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1710_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1710 .lut_mask = 16'hF588;
defparam \RAM_USAVEL|ram~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1711 (
// Equation(s):
// \RAM_USAVEL|ram~1711_combout  = (\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~95_combout )) # (!\CPU|ROM|memROM~44_combout  & ((\CPU|ROM|memROM~95_combout  & (\RAM_USAVEL|ram~1708_combout )) # (!\CPU|ROM|memROM~95_combout  & 
// ((\RAM_USAVEL|ram~1710_combout )))))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(\RAM_USAVEL|ram~1708_combout ),
	.datad(\RAM_USAVEL|ram~1710_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1711_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1711 .lut_mask = 16'hD9C8;
defparam \RAM_USAVEL|ram~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y8_N14
cycloneive_lcell_comb \RAM_USAVEL|ram~1714 (
// Equation(s):
// \RAM_USAVEL|ram~1714_combout  = (\CPU|ROM|memROM~44_combout  & ((\RAM_USAVEL|ram~1711_combout  & (\RAM_USAVEL|ram~1713_combout )) # (!\RAM_USAVEL|ram~1711_combout  & ((\RAM_USAVEL|ram~1706_combout ))))) # (!\CPU|ROM|memROM~44_combout  & 
// (((\RAM_USAVEL|ram~1711_combout ))))

	.dataa(\RAM_USAVEL|ram~1713_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\RAM_USAVEL|ram~1706_combout ),
	.datad(\RAM_USAVEL|ram~1711_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1714_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1714 .lut_mask = 16'hBBC0;
defparam \RAM_USAVEL|ram~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y11_N6
cycloneive_lcell_comb \RAM_USAVEL|ram~1715 (
// Equation(s):
// \RAM_USAVEL|ram~1715_combout  = (\CPU|ROM|memROM~65_combout  & ((\RAM_USAVEL|ram~1704_combout  & ((\RAM_USAVEL|ram~1714_combout ))) # (!\RAM_USAVEL|ram~1704_combout  & (\RAM_USAVEL|ram~1683_combout )))) # (!\CPU|ROM|memROM~65_combout  & 
// (((\RAM_USAVEL|ram~1704_combout ))))

	.dataa(\RAM_USAVEL|ram~1683_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\RAM_USAVEL|ram~1704_combout ),
	.datad(\RAM_USAVEL|ram~1714_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1715_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1715 .lut_mask = 16'hF838;
defparam \RAM_USAVEL|ram~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y9_N28
cycloneive_lcell_comb \RAM_USAVEL|ram~1716 (
// Equation(s):
// \RAM_USAVEL|ram~1716_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1673_combout  & ((\RAM_USAVEL|ram~1715_combout ))) # (!\RAM_USAVEL|ram~1673_combout  & (\RAM_USAVEL|ram~1588_combout )))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1673_combout ))))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\RAM_USAVEL|ram~1588_combout ),
	.datac(\RAM_USAVEL|ram~1673_combout ),
	.datad(\RAM_USAVEL|ram~1715_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1716_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1716 .lut_mask = 16'hF858;
defparam \RAM_USAVEL|ram~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y9_N22
cycloneive_lcell_comb \CPU|MUX|saida_MUX[3]~10 (
// Equation(s):
// \CPU|MUX|saida_MUX[3]~10_combout  = (\CPU|ACU|DOUT[3]~1_combout  & ((\CPU|MUX|saida_MUX[3]~9_combout  & (\CPU|ROM|memROM~38_combout )) # (!\CPU|MUX|saida_MUX[3]~9_combout  & ((\RAM_USAVEL|ram~1716_combout ))))) # (!\CPU|ACU|DOUT[3]~1_combout  & 
// (((\CPU|MUX|saida_MUX[3]~9_combout ))))

	.dataa(\CPU|ROM|memROM~38_combout ),
	.datab(\CPU|ACU|DOUT[3]~1_combout ),
	.datac(\CPU|MUX|saida_MUX[3]~9_combout ),
	.datad(\RAM_USAVEL|ram~1716_combout ),
	.cin(gnd),
	.combout(\CPU|MUX|saida_MUX[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|MUX|saida_MUX[3]~10 .lut_mask = 16'hBCB0;
defparam \CPU|MUX|saida_MUX[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y9_N23
dffeas \CPU|ACU|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|MUX|saida_MUX[3]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|ROM|memROM~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|ACU|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|ACU|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|ACU|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N20
cycloneive_lcell_comb \CPU|comb~0 (
// Equation(s):
// \CPU|comb~0_combout  = (\CPU|ACU|DOUT [3] & ((\CPU|ACU|DOUT [1]) # (\CPU|ACU|DOUT [2])))

	.dataa(\CPU|ACU|DOUT [1]),
	.datab(\CPU|ACU|DOUT [3]),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\CPU|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|comb~0 .lut_mask = 16'hCC88;
defparam \CPU|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N8
cycloneive_lcell_comb \CPU|ROM|memROM~137 (
// Equation(s):
// \CPU|ROM|memROM~137_combout  = (\CPU|PC|DOUT [6] & ((!\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [6] & (\CPU|PC|DOUT [3]))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~137 .lut_mask = 16'h0FCC;
defparam \CPU|ROM|memROM~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~138 (
// Equation(s):
// \CPU|ROM|memROM~138_combout  = (\CPU|ROM|memROM~137_combout  & ((\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [4] & !\CPU|PC|DOUT [5])) # (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~137_combout ),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~138 .lut_mask = 16'h1080;
defparam \CPU|ROM|memROM~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~135 (
// Equation(s):
// \CPU|ROM|memROM~135_combout  = (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [1] & (((\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~135 .lut_mask = 16'h0850;
defparam \CPU|ROM|memROM~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N6
cycloneive_lcell_comb \CPU|ROM|memROM~136 (
// Equation(s):
// \CPU|ROM|memROM~136_combout  = (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [4] & \CPU|ROM|memROM~135_combout ))

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|ROM|memROM~135_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~136 .lut_mask = 16'h3000;
defparam \CPU|ROM|memROM~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N20
cycloneive_lcell_comb \CPU|ROM|memROM~192 (
// Equation(s):
// \CPU|ROM|memROM~192_combout  = (!\CPU|PC|DOUT [7] & ((\CPU|ROM|memROM~136_combout ) # ((\CPU|PC|DOUT [2] & \CPU|ROM|memROM~138_combout ))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~138_combout ),
	.datad(\CPU|ROM|memROM~136_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~192_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~192 .lut_mask = 16'h5540;
defparam \CPU|ROM|memROM~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N4
cycloneive_lcell_comb \CPU|ROM|memROM~139 (
// Equation(s):
// \CPU|ROM|memROM~139_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [6] $ (!\CPU|PC|DOUT [5])) # (!\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [4]) # ((\CPU|PC|DOUT [6]) # (\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~139 .lut_mask = 16'hF77E;
defparam \CPU|ROM|memROM~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N10
cycloneive_lcell_comb \CPU|ROM|memROM~140 (
// Equation(s):
// \CPU|ROM|memROM~140_combout  = (\CPU|PC|DOUT [7] & (((\CPU|ROM|memROM~64_combout  & \CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [7] & (((\CPU|ROM|memROM~64_combout  & \CPU|PC|DOUT [1])) # (!\CPU|ROM|memROM~139_combout )))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|ROM|memROM~139_combout ),
	.datac(\CPU|ROM|memROM~64_combout ),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~140 .lut_mask = 16'hF111;
defparam \CPU|ROM|memROM~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N12
cycloneive_lcell_comb \CPU|ROM|memROM~141 (
// Equation(s):
// \CPU|ROM|memROM~141_combout  = (\CPU|PC|DOUT [6] & ((\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [4] & \CPU|PC|DOUT [5])) # (!\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [5])))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~141_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~141 .lut_mask = 16'h8050;
defparam \CPU|ROM|memROM~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~142 (
// Equation(s):
// \CPU|ROM|memROM~142_combout  = (\CPU|PC|DOUT [2] & (\CPU|ROM|memROM~140_combout )) # (!\CPU|PC|DOUT [2] & (((!\CPU|PC|DOUT [7] & \CPU|ROM|memROM~141_combout ))))

	.dataa(\CPU|ROM|memROM~140_combout ),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [7]),
	.datad(\CPU|ROM|memROM~141_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~142_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~142 .lut_mask = 16'h8B88;
defparam \CPU|ROM|memROM~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y14_N18
cycloneive_lcell_comb \CPU|ROM|memROM~193 (
// Equation(s):
// \CPU|ROM|memROM~193_combout  = (\CPU|PC|DOUT [0] & (((\CPU|PC|DOUT [3] & \CPU|ROM|memROM~142_combout )))) # (!\CPU|PC|DOUT [0] & (\CPU|ROM|memROM~192_combout ))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|ROM|memROM~192_combout ),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|ROM|memROM~142_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~193_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~193 .lut_mask = 16'hE444;
defparam \CPU|ROM|memROM~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N10
cycloneive_lcell_comb \CPU|ROM|memROM~134 (
// Equation(s):
// \CPU|ROM|memROM~134_combout  = (\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [1])) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~134 .lut_mask = 16'h2400;
defparam \CPU|ROM|memROM~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N20
cycloneive_lcell_comb \CPU|ROM|memROM~127 (
// Equation(s):
// \CPU|ROM|memROM~127_combout  = (\CPU|PC|DOUT [2] & (((!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [5])))) # (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] & !\CPU|PC|DOUT [5])))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [5]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~127 .lut_mask = 16'h0C20;
defparam \CPU|ROM|memROM~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N26
cycloneive_lcell_comb \CPU|ROM|memROM~126 (
// Equation(s):
// \CPU|ROM|memROM~126_combout  = (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & \CPU|ROM|memROM~97_combout ))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|ROM|memROM~97_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~126 .lut_mask = 16'h0A00;
defparam \CPU|ROM|memROM~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~128 (
// Equation(s):
// \CPU|ROM|memROM~128_combout  = (\CPU|ROM|memROM~126_combout ) # ((\CPU|PC|DOUT [6] & (\CPU|ROM|memROM~127_combout  & \CPU|PC|DOUT [0])))

	.dataa(\CPU|PC|DOUT [6]),
	.datab(\CPU|ROM|memROM~127_combout ),
	.datac(\CPU|ROM|memROM~126_combout ),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~128 .lut_mask = 16'hF8F0;
defparam \CPU|ROM|memROM~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N2
cycloneive_lcell_comb \CPU|ROM|memROM~130 (
// Equation(s):
// \CPU|ROM|memROM~130_combout  = (\CPU|PC|DOUT [1] & ((!\CPU|PC|DOUT [3]))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT [3]))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(gnd),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~130 .lut_mask = 16'h22CC;
defparam \CPU|ROM|memROM~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N4
cycloneive_lcell_comb \CPU|ROM|memROM~131 (
// Equation(s):
// \CPU|ROM|memROM~131_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [6] & !\CPU|ROM|memROM~130_combout ))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & \CPU|ROM|memROM~130_combout )))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|ROM|memROM~130_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~131 .lut_mask = 16'h0420;
defparam \CPU|ROM|memROM~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N28
cycloneive_lcell_comb \CPU|ROM|memROM~129 (
// Equation(s):
// \CPU|ROM|memROM~129_combout  = (\CPU|PC|DOUT [5] & (((!\CPU|PC|DOUT [0])))) # (!\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [0])))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~129 .lut_mask = 16'h02CC;
defparam \CPU|ROM|memROM~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y16_N18
cycloneive_lcell_comb \CPU|ROM|memROM~132 (
// Equation(s):
// \CPU|ROM|memROM~132_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [1] & ((\CPU|ROM|memROM~129_combout )))) # (!\CPU|PC|DOUT [2] & (((\CPU|ROM|memROM~131_combout ))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|ROM|memROM~131_combout ),
	.datad(\CPU|ROM|memROM~129_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~132 .lut_mask = 16'hB830;
defparam \CPU|ROM|memROM~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N16
cycloneive_lcell_comb \CPU|ROM|memROM~133 (
// Equation(s):
// \CPU|ROM|memROM~133_combout  = (\CPU|PC|DOUT [7] & (((\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [7] & ((\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~128_combout )) # (!\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~132_combout )))))

	.dataa(\CPU|ROM|memROM~128_combout ),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~132_combout ),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~133 .lut_mask = 16'hEE30;
defparam \CPU|ROM|memROM~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~125 (
// Equation(s):
// \CPU|ROM|memROM~125_combout  = (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [0])) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [0]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~125 .lut_mask = 16'h0204;
defparam \CPU|ROM|memROM~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N12
cycloneive_lcell_comb \CPU|ROM|memROM~194 (
// Equation(s):
// \CPU|ROM|memROM~194_combout  = (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & ((\CPU|ROM|memROM~125_combout ) # (\CPU|ROM|memROM~133_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~125_combout ),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|ROM|memROM~133_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~194_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~194 .lut_mask = 16'h0504;
defparam \CPU|ROM|memROM~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N14
cycloneive_lcell_comb \CPU|ROM|memROM~195 (
// Equation(s):
// \CPU|ROM|memROM~195_combout  = (\CPU|PC|DOUT [7] & (\CPU|ROM|memROM~194_combout  & ((\CPU|ROM|memROM~134_combout ) # (!\CPU|ROM|memROM~133_combout )))) # (!\CPU|PC|DOUT [7] & (((\CPU|ROM|memROM~133_combout ))))

	.dataa(\CPU|ROM|memROM~134_combout ),
	.datab(\CPU|ROM|memROM~133_combout ),
	.datac(\CPU|PC|DOUT [7]),
	.datad(\CPU|ROM|memROM~194_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~195_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~195 .lut_mask = 16'hBC0C;
defparam \CPU|ROM|memROM~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y12_N26
cycloneive_lcell_comb \CPU|comb~1 (
// Equation(s):
// \CPU|comb~1_combout  = (\CPU|ROM|memROM~195_combout ) # ((\CPU|comb~0_combout  & \CPU|ROM|memROM~193_combout ))

	.dataa(gnd),
	.datab(\CPU|comb~0_combout ),
	.datac(\CPU|ROM|memROM~193_combout ),
	.datad(\CPU|ROM|memROM~195_combout ),
	.cin(gnd),
	.combout(\CPU|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|comb~1 .lut_mask = 16'hFFC0;
defparam \CPU|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N19
dffeas \CPU|PC|DOUT[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[7]~22_combout ),
	.asdata(\CPU|ROM|memROM~65_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[7] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N0
cycloneive_lcell_comb \CPU|ROM|memROM~61 (
// Equation(s):
// \CPU|ROM|memROM~61_combout  = (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [5] $ (\CPU|PC|DOUT [6]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [6]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~61 .lut_mask = 16'h2080;
defparam \CPU|ROM|memROM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N4
cycloneive_lcell_comb \CPU|ROM|memROM~59 (
// Equation(s):
// \CPU|ROM|memROM~59_combout  = (\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [1])

	.dataa(\CPU|PC|DOUT [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|PC|DOUT [1]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~59 .lut_mask = 16'h00AA;
defparam \CPU|ROM|memROM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N20
cycloneive_lcell_comb \CPU|ROM|memROM~198 (
// Equation(s):
// \CPU|ROM|memROM~198_combout  = (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [4])))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~198_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~198 .lut_mask = 16'h0742;
defparam \CPU|ROM|memROM~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N6
cycloneive_lcell_comb \CPU|ROM|memROM~199 (
// Equation(s):
// \CPU|ROM|memROM~199_combout  = (\CPU|ROM|memROM~59_combout  & (\CPU|ROM|memROM~198_combout  & (\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|ROM|memROM~59_combout ),
	.datad(\CPU|ROM|memROM~198_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~199_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~199 .lut_mask = 16'h9000;
defparam \CPU|ROM|memROM~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N30
cycloneive_lcell_comb \CPU|ROM|memROM~62 (
// Equation(s):
// \CPU|ROM|memROM~62_combout  = (!\CPU|PC|DOUT [7] & ((\CPU|ROM|memROM~199_combout ) # ((\CPU|ROM|memROM~61_combout  & \CPU|ROM|memROM~60_combout ))))

	.dataa(\CPU|PC|DOUT [7]),
	.datab(\CPU|ROM|memROM~61_combout ),
	.datac(\CPU|ROM|memROM~60_combout ),
	.datad(\CPU|ROM|memROM~199_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~62 .lut_mask = 16'h5540;
defparam \CPU|ROM|memROM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N17
dffeas \CPU|PC|DOUT[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[6]~20_combout ),
	.asdata(\CPU|ROM|memROM~62_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[6] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y14_N8
cycloneive_lcell_comb \CPU|ROM|memROM~12 (
// Equation(s):
// \CPU|ROM|memROM~12_combout  = (\CPU|PC|DOUT [6] & !\CPU|PC|DOUT [7])

	.dataa(gnd),
	.datab(\CPU|PC|DOUT [6]),
	.datac(gnd),
	.datad(\CPU|PC|DOUT [7]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~12 .lut_mask = 16'h00CC;
defparam \CPU|ROM|memROM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~67 (
// Equation(s):
// \CPU|ROM|memROM~67_combout  = (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] $ (((\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [4]))))) # (!\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] $ (!\CPU|PC|DOUT [4]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~67 .lut_mask = 16'h6834;
defparam \CPU|ROM|memROM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N16
cycloneive_lcell_comb \CPU|ROM|memROM~66 (
// Equation(s):
// \CPU|ROM|memROM~66_combout  = (\CPU|PC|DOUT [3] & (((\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [0] & \CPU|PC|DOUT [4])))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~66 .lut_mask = 16'h01C0;
defparam \CPU|ROM|memROM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~68 (
// Equation(s):
// \CPU|ROM|memROM~68_combout  = (\CPU|ROM|memROM~25_combout  & ((\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~66_combout ))) # (!\CPU|PC|DOUT [2] & (\CPU|ROM|memROM~67_combout ))))

	.dataa(\CPU|ROM|memROM~67_combout ),
	.datab(\CPU|ROM|memROM~66_combout ),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|ROM|memROM~25_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~68 .lut_mask = 16'hCA00;
defparam \CPU|ROM|memROM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N6
cycloneive_lcell_comb \CPU|ROM|memROM~79 (
// Equation(s):
// \CPU|ROM|memROM~79_combout  = (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [3])))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~79 .lut_mask = 16'h2006;
defparam \CPU|ROM|memROM~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N20
cycloneive_lcell_comb \CPU|ROM|memROM~76 (
// Equation(s):
// \CPU|ROM|memROM~76_combout  = (\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT [3]))) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [3])))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~76 .lut_mask = 16'h2004;
defparam \CPU|ROM|memROM~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N26
cycloneive_lcell_comb \CPU|ROM|memROM~77 (
// Equation(s):
// \CPU|ROM|memROM~77_combout  = (\CPU|PC|DOUT [0] & (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [2]) # (!\CPU|PC|DOUT [1])))) # (!\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] $ (\CPU|PC|DOUT [2]))))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~77 .lut_mask = 16'hC412;
defparam \CPU|ROM|memROM~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~78 (
// Equation(s):
// \CPU|ROM|memROM~78_combout  = (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [4] & (\CPU|ROM|memROM~77_combout )) # (!\CPU|PC|DOUT [4] & ((\CPU|ROM|memROM~17_combout )))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [4]),
	.datac(\CPU|ROM|memROM~77_combout ),
	.datad(\CPU|ROM|memROM~17_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~78 .lut_mask = 16'hD9C8;
defparam \CPU|ROM|memROM~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N4
cycloneive_lcell_comb \CPU|ROM|memROM~80 (
// Equation(s):
// \CPU|ROM|memROM~80_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~78_combout  & (\CPU|ROM|memROM~79_combout )) # (!\CPU|ROM|memROM~78_combout  & ((\CPU|ROM|memROM~76_combout ))))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~78_combout ))))

	.dataa(\CPU|ROM|memROM~79_combout ),
	.datab(\CPU|ROM|memROM~76_combout ),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|ROM|memROM~78_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~80 .lut_mask = 16'hAFC0;
defparam \CPU|ROM|memROM~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N18
cycloneive_lcell_comb \CPU|ROM|memROM~69 (
// Equation(s):
// \CPU|ROM|memROM~69_combout  = (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [3])))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~69 .lut_mask = 16'h0540;
defparam \CPU|ROM|memROM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N14
cycloneive_lcell_comb \CPU|ROM|memROM~73 (
// Equation(s):
// \CPU|ROM|memROM~73_combout  = (\CPU|PC|DOUT [5] & (((!\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [4] & \CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [4]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~73 .lut_mask = 16'h4BEA;
defparam \CPU|ROM|memROM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N6
cycloneive_lcell_comb \CPU|ROM|memROM~71 (
// Equation(s):
// \CPU|ROM|memROM~71_combout  = (\CPU|PC|DOUT [2] & (((\CPU|PC|DOUT [5])))) # (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [5] & \CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [4]))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [3]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~71 .lut_mask = 16'hA4B0;
defparam \CPU|ROM|memROM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~70 (
// Equation(s):
// \CPU|ROM|memROM~70_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [4] $ (((\CPU|PC|DOUT [3]))))) # (!\CPU|PC|DOUT [2] & (((\CPU|PC|DOUT [5] & \CPU|PC|DOUT [3]))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~70 .lut_mask = 16'h5CA0;
defparam \CPU|ROM|memROM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N12
cycloneive_lcell_comb \CPU|ROM|memROM~72 (
// Equation(s):
// \CPU|ROM|memROM~72_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0]) # ((!\CPU|ROM|memROM~70_combout )))) # (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [0] & (\CPU|ROM|memROM~71_combout )))

	.dataa(\CPU|PC|DOUT [1]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|ROM|memROM~71_combout ),
	.datad(\CPU|ROM|memROM~70_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~72 .lut_mask = 16'h98BA;
defparam \CPU|ROM|memROM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~74 (
// Equation(s):
// \CPU|ROM|memROM~74_combout  = (\CPU|PC|DOUT [0] & ((\CPU|ROM|memROM~72_combout  & ((!\CPU|ROM|memROM~73_combout ))) # (!\CPU|ROM|memROM~72_combout  & (\CPU|ROM|memROM~69_combout )))) # (!\CPU|PC|DOUT [0] & (((\CPU|ROM|memROM~72_combout ))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|ROM|memROM~69_combout ),
	.datac(\CPU|ROM|memROM~73_combout ),
	.datad(\CPU|ROM|memROM~72_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~74 .lut_mask = 16'h5F88;
defparam \CPU|ROM|memROM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~75 (
// Equation(s):
// \CPU|ROM|memROM~75_combout  = (!\CPU|PC|DOUT [6] & (!\CPU|PC|DOUT [7] & \CPU|ROM|memROM~74_combout ))

	.dataa(\CPU|PC|DOUT [6]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [7]),
	.datad(\CPU|ROM|memROM~74_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~75 .lut_mask = 16'h0500;
defparam \CPU|ROM|memROM~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~81 (
// Equation(s):
// \CPU|ROM|memROM~81_combout  = (\CPU|ROM|memROM~68_combout ) # ((\CPU|ROM|memROM~75_combout ) # ((\CPU|ROM|memROM~12_combout  & \CPU|ROM|memROM~80_combout )))

	.dataa(\CPU|ROM|memROM~12_combout ),
	.datab(\CPU|ROM|memROM~68_combout ),
	.datac(\CPU|ROM|memROM~80_combout ),
	.datad(\CPU|ROM|memROM~75_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~81 .lut_mask = 16'hFFEC;
defparam \CPU|ROM|memROM~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N7
dffeas \CPU|PC|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[1]~10_combout ),
	.asdata(\CPU|ROM|memROM~81_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[1] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N8
cycloneive_lcell_comb \CPU|PC|DOUT[2]~12 (
// Equation(s):
// \CPU|PC|DOUT[2]~12_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT[1]~11  $ (GND))) # (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT[1]~11  & VCC))
// \CPU|PC|DOUT[2]~13  = CARRY((\CPU|PC|DOUT [2] & !\CPU|PC|DOUT[1]~11 ))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|DOUT[1]~11 ),
	.combout(\CPU|PC|DOUT[2]~12_combout ),
	.cout(\CPU|PC|DOUT[2]~13 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[2]~12 .lut_mask = 16'hA50A;
defparam \CPU|PC|DOUT[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y14_N9
dffeas \CPU|PC|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[2]~12_combout ),
	.asdata(\CPU|ROM|memROM~201_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[2] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N10
cycloneive_lcell_comb \CPU|PC|DOUT[3]~14 (
// Equation(s):
// \CPU|PC|DOUT[3]~14_combout  = (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT[2]~13 )) # (!\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT[2]~13 ) # (GND)))
// \CPU|PC|DOUT[3]~15  = CARRY((!\CPU|PC|DOUT[2]~13 ) # (!\CPU|PC|DOUT [3]))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|DOUT[2]~13 ),
	.combout(\CPU|PC|DOUT[3]~14_combout ),
	.cout(\CPU|PC|DOUT[3]~15 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[3]~14 .lut_mask = 16'h5A5F;
defparam \CPU|PC|DOUT[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y14_N11
dffeas \CPU|PC|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[3]~14_combout ),
	.asdata(\CPU|ROM|memROM~38_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[3] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y14_N12
cycloneive_lcell_comb \CPU|PC|DOUT[4]~16 (
// Equation(s):
// \CPU|PC|DOUT[4]~16_combout  = (\CPU|PC|DOUT [4] & (\CPU|PC|DOUT[3]~15  $ (GND))) # (!\CPU|PC|DOUT [4] & (!\CPU|PC|DOUT[3]~15  & VCC))
// \CPU|PC|DOUT[4]~17  = CARRY((\CPU|PC|DOUT [4] & !\CPU|PC|DOUT[3]~15 ))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|PC|DOUT[3]~15 ),
	.combout(\CPU|PC|DOUT[4]~16_combout ),
	.cout(\CPU|PC|DOUT[4]~17 ));
// synopsys translate_off
defparam \CPU|PC|DOUT[4]~16 .lut_mask = 16'hA50A;
defparam \CPU|PC|DOUT[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X87_Y14_N13
dffeas \CPU|PC|DOUT[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[4]~16_combout ),
	.asdata(\CPU|ROM|memROM~24_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[4] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y14_N15
dffeas \CPU|PC|DOUT[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[5]~18_combout ),
	.asdata(\CPU|ROM|memROM~44_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[5] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N12
cycloneive_lcell_comb \CPU|ROM|memROM~25 (
// Equation(s):
// \CPU|ROM|memROM~25_combout  = (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [6] & \CPU|PC|DOUT [7]))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [6]),
	.datad(\CPU|PC|DOUT [7]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~25 .lut_mask = 16'h0500;
defparam \CPU|ROM|memROM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~196 (
// Equation(s):
// \CPU|ROM|memROM~196_combout  = (\CPU|PC|DOUT [4] & ((\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [2] & \CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [2] & !\CPU|PC|DOUT [3])))) # (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [3] $ (((\CPU|PC|DOUT [1]) # 
// (!\CPU|PC|DOUT [2])))))

	.dataa(\CPU|PC|DOUT [4]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [2]),
	.datad(\CPU|PC|DOUT [3]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~196_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~196 .lut_mask = 16'h1865;
defparam \CPU|ROM|memROM~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~197 (
// Equation(s):
// \CPU|ROM|memROM~197_combout  = (\CPU|ROM|memROM~196_combout  & (\CPU|PC|DOUT [0] $ (((!\CPU|PC|DOUT [1]) # (!\CPU|PC|DOUT [2])))))

	.dataa(\CPU|PC|DOUT [0]),
	.datab(\CPU|PC|DOUT [2]),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|ROM|memROM~196_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~197_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~197 .lut_mask = 16'h9500;
defparam \CPU|ROM|memROM~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N28
cycloneive_lcell_comb \CPU|ROM|memROM~86 (
// Equation(s):
// \CPU|ROM|memROM~86_combout  = (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] & (!\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [1] & (\CPU|PC|DOUT [0] & \CPU|PC|DOUT [4])))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~86 .lut_mask = 16'h4002;
defparam \CPU|ROM|memROM~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N4
cycloneive_lcell_comb \CPU|ROM|memROM~82 (
// Equation(s):
// \CPU|ROM|memROM~82_combout  = (\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [4]))))) # (!\CPU|PC|DOUT [1] & ((\CPU|PC|DOUT [3]) # ((\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~82 .lut_mask = 16'h727E;
defparam \CPU|ROM|memROM~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N14
cycloneive_lcell_comb \CPU|ROM|memROM~83 (
// Equation(s):
// \CPU|ROM|memROM~83_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [0] $ (!\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [1]))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] & ((!\CPU|PC|DOUT [4]) # (!\CPU|PC|DOUT [1]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|PC|DOUT [0]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~83 .lut_mask = 16'hB27A;
defparam \CPU|ROM|memROM~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N16
cycloneive_lcell_comb \CPU|ROM|memROM~84 (
// Equation(s):
// \CPU|ROM|memROM~84_combout  = (\CPU|PC|DOUT [3] & (!\CPU|PC|DOUT [1] & \CPU|PC|DOUT [4]))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(gnd),
	.datac(\CPU|PC|DOUT [1]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~84 .lut_mask = 16'h0A00;
defparam \CPU|ROM|memROM~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N10
cycloneive_lcell_comb \CPU|ROM|memROM~85 (
// Equation(s):
// \CPU|ROM|memROM~85_combout  = (\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [5]) # ((!\CPU|ROM|memROM~83_combout )))) # (!\CPU|PC|DOUT [2] & (!\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~84_combout ))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [5]),
	.datac(\CPU|ROM|memROM~83_combout ),
	.datad(\CPU|ROM|memROM~84_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~85 .lut_mask = 16'h9B8A;
defparam \CPU|ROM|memROM~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N22
cycloneive_lcell_comb \CPU|ROM|memROM~87 (
// Equation(s):
// \CPU|ROM|memROM~87_combout  = (\CPU|PC|DOUT [5] & ((\CPU|ROM|memROM~85_combout  & (\CPU|ROM|memROM~86_combout )) # (!\CPU|ROM|memROM~85_combout  & ((\CPU|ROM|memROM~82_combout ))))) # (!\CPU|PC|DOUT [5] & (((\CPU|ROM|memROM~85_combout ))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|ROM|memROM~86_combout ),
	.datac(\CPU|ROM|memROM~82_combout ),
	.datad(\CPU|ROM|memROM~85_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~87 .lut_mask = 16'hDDA0;
defparam \CPU|ROM|memROM~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N20
cycloneive_lcell_comb \CPU|ROM|memROM~88 (
// Equation(s):
// \CPU|ROM|memROM~88_combout  = (\CPU|PC|DOUT [4] & (((\CPU|PC|DOUT [3])) # (!\CPU|PC|DOUT [5]))) # (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [5] $ ((\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~88 .lut_mask = 16'hF566;
defparam \CPU|ROM|memROM~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N8
cycloneive_lcell_comb \CPU|ROM|memROM~92 (
// Equation(s):
// \CPU|ROM|memROM~92_combout  = (\CPU|PC|DOUT [0] & (!\CPU|PC|DOUT [5] & ((!\CPU|PC|DOUT [4])))) # (!\CPU|PC|DOUT [0] & ((\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [4]))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [5]))))

	.dataa(\CPU|PC|DOUT [5]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [3]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~92 .lut_mask = 16'h3246;
defparam \CPU|ROM|memROM~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N26
cycloneive_lcell_comb \CPU|ROM|memROM~89 (
// Equation(s):
// \CPU|ROM|memROM~89_combout  = (\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [4] $ (((\CPU|PC|DOUT [3]) # (!\CPU|PC|DOUT [0]))))) # (!\CPU|PC|DOUT [5] & (!\CPU|PC|DOUT [4] & (\CPU|PC|DOUT [3] $ (\CPU|PC|DOUT [0]))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~89 .lut_mask = 16'h40B6;
defparam \CPU|ROM|memROM~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N24
cycloneive_lcell_comb \CPU|ROM|memROM~90 (
// Equation(s):
// \CPU|ROM|memROM~90_combout  = (\CPU|PC|DOUT [3] & ((\CPU|PC|DOUT [5] & (\CPU|PC|DOUT [0] & !\CPU|PC|DOUT [4])) # (!\CPU|PC|DOUT [5] & ((\CPU|PC|DOUT [4]))))) # (!\CPU|PC|DOUT [3] & (\CPU|PC|DOUT [0] $ (((\CPU|PC|DOUT [5] & !\CPU|PC|DOUT [4])))))

	.dataa(\CPU|PC|DOUT [3]),
	.datab(\CPU|PC|DOUT [0]),
	.datac(\CPU|PC|DOUT [5]),
	.datad(\CPU|PC|DOUT [4]),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~90 .lut_mask = 16'h4E94;
defparam \CPU|ROM|memROM~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N2
cycloneive_lcell_comb \CPU|ROM|memROM~91 (
// Equation(s):
// \CPU|ROM|memROM~91_combout  = (\CPU|PC|DOUT [2] & (\CPU|PC|DOUT [1])) # (!\CPU|PC|DOUT [2] & ((\CPU|PC|DOUT [1] & (\CPU|ROM|memROM~89_combout )) # (!\CPU|PC|DOUT [1] & ((\CPU|ROM|memROM~90_combout )))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|PC|DOUT [1]),
	.datac(\CPU|ROM|memROM~89_combout ),
	.datad(\CPU|ROM|memROM~90_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~91 .lut_mask = 16'hD9C8;
defparam \CPU|ROM|memROM~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N18
cycloneive_lcell_comb \CPU|ROM|memROM~93 (
// Equation(s):
// \CPU|ROM|memROM~93_combout  = (\CPU|PC|DOUT [2] & ((\CPU|ROM|memROM~91_combout  & ((\CPU|ROM|memROM~92_combout ))) # (!\CPU|ROM|memROM~91_combout  & (\CPU|ROM|memROM~88_combout )))) # (!\CPU|PC|DOUT [2] & (((\CPU|ROM|memROM~91_combout ))))

	.dataa(\CPU|PC|DOUT [2]),
	.datab(\CPU|ROM|memROM~88_combout ),
	.datac(\CPU|ROM|memROM~92_combout ),
	.datad(\CPU|ROM|memROM~91_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~93 .lut_mask = 16'hF588;
defparam \CPU|ROM|memROM~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N0
cycloneive_lcell_comb \CPU|ROM|memROM~94 (
// Equation(s):
// \CPU|ROM|memROM~94_combout  = (!\CPU|PC|DOUT [7] & ((\CPU|PC|DOUT [6] & (\CPU|ROM|memROM~87_combout )) # (!\CPU|PC|DOUT [6] & ((\CPU|ROM|memROM~93_combout )))))

	.dataa(\CPU|PC|DOUT [6]),
	.datab(\CPU|PC|DOUT [7]),
	.datac(\CPU|ROM|memROM~87_combout ),
	.datad(\CPU|ROM|memROM~93_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~94 .lut_mask = 16'h3120;
defparam \CPU|ROM|memROM~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y14_N30
cycloneive_lcell_comb \CPU|ROM|memROM~95 (
// Equation(s):
// \CPU|ROM|memROM~95_combout  = (\CPU|ROM|memROM~94_combout ) # ((\CPU|ROM|memROM~25_combout  & \CPU|ROM|memROM~197_combout ))

	.dataa(\CPU|ROM|memROM~25_combout ),
	.datab(gnd),
	.datac(\CPU|ROM|memROM~197_combout ),
	.datad(\CPU|ROM|memROM~94_combout ),
	.cin(gnd),
	.combout(\CPU|ROM|memROM~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ROM|memROM~95 .lut_mask = 16'hFFA0;
defparam \CPU|ROM|memROM~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y14_N5
dffeas \CPU|PC|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\CPU|PC|DOUT[0]~8_combout ),
	.asdata(\CPU|ROM|memROM~95_combout ),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|comb~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC|DOUT[0] .is_wysiwyg = "true";
defparam \CPU|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N6
cycloneive_lcell_comb \SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y13_N10
cycloneive_lcell_comb \DECODER|Hab7seg_write~1 (
// Equation(s):
// \DECODER|Hab7seg_write~1_combout  = (!\CPU|ROM|memROM~62_combout  & (!\CPU|ROM|memROM~65_combout  & (\CPU|ROM|memROM~187_combout  & !\CPU|ROM|memROM~124_combout )))

	.dataa(\CPU|ROM|memROM~62_combout ),
	.datab(\CPU|ROM|memROM~65_combout ),
	.datac(\CPU|ROM|memROM~187_combout ),
	.datad(\CPU|ROM|memROM~124_combout ),
	.cin(gnd),
	.combout(\DECODER|Hab7seg_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Hab7seg_write~1 .lut_mask = 16'h0010;
defparam \DECODER|Hab7seg_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y9_N18
cycloneive_lcell_comb \DECODER|Hab7seg_write~0 (
// Equation(s):
// \DECODER|Hab7seg_write~0_combout  = (\CPU|ROM|memROM~44_combout  & (!\CPU|ROM|memROM~24_combout  & \DECODER|Equal1~1_combout )) # (!\CPU|ROM|memROM~44_combout  & (\CPU|ROM|memROM~24_combout  & !\DECODER|Equal1~1_combout ))

	.dataa(\CPU|ROM|memROM~44_combout ),
	.datab(gnd),
	.datac(\CPU|ROM|memROM~24_combout ),
	.datad(\DECODER|Equal1~1_combout ),
	.cin(gnd),
	.combout(\DECODER|Hab7seg_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \DECODER|Hab7seg_write~0 .lut_mask = 16'h0A50;
defparam \DECODER|Hab7seg_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N16
cycloneive_lcell_comb \SEG7ALL|hab_AMPM~0 (
// Equation(s):
// \SEG7ALL|hab_AMPM~0_combout  = (\DECODER|Hab7seg_write~1_combout  & (!\CPU|ROM|memROM~95_combout  & \DECODER|Hab7seg_write~0_combout ))

	.dataa(\DECODER|Hab7seg_write~1_combout ),
	.datab(\CPU|ROM|memROM~95_combout ),
	.datac(gnd),
	.datad(\DECODER|Hab7seg_write~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_AMPM~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_AMPM~0 .lut_mask = 16'h2200;
defparam \SEG7ALL|hab_AMPM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N8
cycloneive_lcell_comb \SEG7ALL|hab_AMPM (
// Equation(s):
// \SEG7ALL|hab_AMPM~combout  = (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~44_combout  & \SEG7ALL|hab_AMPM~0_combout )))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(\CPU|ROM|memROM~44_combout ),
	.datad(\SEG7ALL|hab_AMPM~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_AMPM~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_AMPM .lut_mask = 16'h0100;
defparam \SEG7ALL|hab_AMPM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N7
dffeas \SEG7ALL|REGSEG7_AMPM|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_AMPM|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_AMPM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N18
cycloneive_lcell_comb \SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N19
dffeas \SEG7ALL|REGSEG7_AMPM|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_AMPM|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_AMPM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N4
cycloneive_lcell_comb \SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N5
dffeas \SEG7ALL|REGSEG7_AMPM|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_AMPM|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_AMPM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N24
cycloneive_lcell_comb \SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y4_N25
dffeas \SEG7ALL|REGSEG7_AMPM|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_AMPM|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_AMPM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_AMPM|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N0
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [0] & (\SEG7ALL|REGSEG7_AMPM|DOUT [3] $ (((!\SEG7ALL|REGSEG7_AMPM|DOUT [2] & !\SEG7ALL|REGSEG7_AMPM|DOUT [1]))))) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [0] & (\SEG7ALL|REGSEG7_AMPM|DOUT 
// [2] & (!\SEG7ALL|REGSEG7_AMPM|DOUT [1] & !\SEG7ALL|REGSEG7_AMPM|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4 .lut_mask = 16'hC806;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N22
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (\SEG7ALL|REGSEG7_AMPM|DOUT [0] $ (\SEG7ALL|REGSEG7_AMPM|DOUT [1] $ (\SEG7ALL|REGSEG7_AMPM|DOUT [3])))) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (\SEG7ALL|REGSEG7_AMPM|DOUT [0] 
// & (\SEG7ALL|REGSEG7_AMPM|DOUT [1] & \SEG7ALL|REGSEG7_AMPM|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9 .lut_mask = 16'hC228;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N2
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (\SEG7ALL|REGSEG7_AMPM|DOUT [3] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [1]) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [0])))) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (!\SEG7ALL|REGSEG7_AMPM|DOUT 
// [0] & (\SEG7ALL|REGSEG7_AMPM|DOUT [1] & !\SEG7ALL|REGSEG7_AMPM|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5 .lut_mask = 16'hA210;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N28
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [1] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [0] & (\SEG7ALL|REGSEG7_AMPM|DOUT [2])) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [0] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [3]))))) # 
// (!\SEG7ALL|REGSEG7_AMPM|DOUT [1] & (!\SEG7ALL|REGSEG7_AMPM|DOUT [3] & (\SEG7ALL|REGSEG7_AMPM|DOUT [2] $ (\SEG7ALL|REGSEG7_AMPM|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6 .lut_mask = 16'hB086;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N26
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [2] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [1] & (\SEG7ALL|REGSEG7_AMPM|DOUT [0])) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [1] & ((!\SEG7ALL|REGSEG7_AMPM|DOUT [3]))))) # 
// (!\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (\SEG7ALL|REGSEG7_AMPM|DOUT [0] & ((!\SEG7ALL|REGSEG7_AMPM|DOUT [3]) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7 .lut_mask = 16'h84CE;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N12
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (\SEG7ALL|REGSEG7_AMPM|DOUT [0] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [1]) # (\SEG7ALL|REGSEG7_AMPM|DOUT [3])))) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (!\SEG7ALL|REGSEG7_AMPM|DOUT 
// [3] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [0]) # (\SEG7ALL|REGSEG7_AMPM|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8 .lut_mask = 16'h88D4;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N16
cycloneive_lcell_comb \SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_AMPM|DOUT [2] & ((\SEG7ALL|REGSEG7_AMPM|DOUT [0] & (\SEG7ALL|REGSEG7_AMPM|DOUT [1])) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [0] & (!\SEG7ALL|REGSEG7_AMPM|DOUT [1] & \SEG7ALL|REGSEG7_AMPM|DOUT 
// [3])))) # (!\SEG7ALL|REGSEG7_AMPM|DOUT [2] & (((!\SEG7ALL|REGSEG7_AMPM|DOUT [1] & !\SEG7ALL|REGSEG7_AMPM|DOUT [3]))))

	.dataa(\SEG7ALL|REGSEG7_AMPM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_AMPM|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_AMPM|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_AMPM|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10 .lut_mask = 16'h8285;
defparam \SEG7ALL|SEG7_AMPM|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N10
cycloneive_lcell_comb \SEG7ALL|hab_DH (
// Equation(s):
// \SEG7ALL|hab_DH~combout  = (\CPU|ROM|memROM~81_combout  & (\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~38_combout  & \SEG7ALL|hab_AMPM~0_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\SEG7ALL|hab_AMPM~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_DH~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_DH .lut_mask = 16'h0800;
defparam \SEG7ALL|hab_DH .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y5_N13
dffeas \SEG7ALL|REGSEG7_DH|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_DH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DH|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DH|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y5_N15
dffeas \SEG7ALL|REGSEG7_DH|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_DH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DH|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DH|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y5_N17
dffeas \SEG7ALL|REGSEG7_DH|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_DH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DH|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DH|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y5_N19
dffeas \SEG7ALL|REGSEG7_DH|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_DH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DH|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DH|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N8
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [3] & (\SEG7ALL|REGSEG7_DH|DOUT [0] & ((\SEG7ALL|REGSEG7_DH|DOUT [1]) # (\SEG7ALL|REGSEG7_DH|DOUT [2])))) # (!\SEG7ALL|REGSEG7_DH|DOUT [3] & (!\SEG7ALL|REGSEG7_DH|DOUT [1] & 
// (\SEG7ALL|REGSEG7_DH|DOUT [0] $ (\SEG7ALL|REGSEG7_DH|DOUT [2]))))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[0]~4 .lut_mask = 16'h8984;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N12
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [2] & (\SEG7ALL|REGSEG7_DH|DOUT [1] $ (\SEG7ALL|REGSEG7_DH|DOUT [0] $ (\SEG7ALL|REGSEG7_DH|DOUT [3])))) # (!\SEG7ALL|REGSEG7_DH|DOUT [2] & (\SEG7ALL|REGSEG7_DH|DOUT [1] & 
// (\SEG7ALL|REGSEG7_DH|DOUT [0] & \SEG7ALL|REGSEG7_DH|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[1]~9 .lut_mask = 16'h9680;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N2
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [3] & (\SEG7ALL|REGSEG7_DH|DOUT [2] & ((\SEG7ALL|REGSEG7_DH|DOUT [1]) # (!\SEG7ALL|REGSEG7_DH|DOUT [0])))) # (!\SEG7ALL|REGSEG7_DH|DOUT [3] & (!\SEG7ALL|REGSEG7_DH|DOUT [0] & 
// (\SEG7ALL|REGSEG7_DH|DOUT [1] & !\SEG7ALL|REGSEG7_DH|DOUT [2])))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[2]~5 .lut_mask = 16'hA210;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N20
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [1] & ((\SEG7ALL|REGSEG7_DH|DOUT [0] & ((\SEG7ALL|REGSEG7_DH|DOUT [2]))) # (!\SEG7ALL|REGSEG7_DH|DOUT [0] & (\SEG7ALL|REGSEG7_DH|DOUT [3])))) # (!\SEG7ALL|REGSEG7_DH|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_DH|DOUT [3] & (\SEG7ALL|REGSEG7_DH|DOUT [2] $ (\SEG7ALL|REGSEG7_DH|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[3]~6 .lut_mask = 16'hC1A4;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N22
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [3] & (\SEG7ALL|REGSEG7_DH|DOUT [0] & (\SEG7ALL|REGSEG7_DH|DOUT [1] $ (!\SEG7ALL|REGSEG7_DH|DOUT [2])))) # (!\SEG7ALL|REGSEG7_DH|DOUT [3] & ((\SEG7ALL|REGSEG7_DH|DOUT [0]) # 
// ((!\SEG7ALL|REGSEG7_DH|DOUT [1] & \SEG7ALL|REGSEG7_DH|DOUT [2]))))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[4]~7 .lut_mask = 16'hC54C;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N18
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [1] & ((\SEG7ALL|REGSEG7_DH|DOUT [2] & (\SEG7ALL|REGSEG7_DH|DOUT [0])) # (!\SEG7ALL|REGSEG7_DH|DOUT [2] & ((!\SEG7ALL|REGSEG7_DH|DOUT [3]))))) # (!\SEG7ALL|REGSEG7_DH|DOUT [1] & 
// (\SEG7ALL|REGSEG7_DH|DOUT [0] & (\SEG7ALL|REGSEG7_DH|DOUT [2] $ (!\SEG7ALL|REGSEG7_DH|DOUT [3]))))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[5]~8 .lut_mask = 16'hC08E;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N14
cycloneive_lcell_comb \SEG7ALL|SEG7_DH|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_DH|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_DH|DOUT [1] & (\SEG7ALL|REGSEG7_DH|DOUT [2] & (\SEG7ALL|REGSEG7_DH|DOUT [0]))) # (!\SEG7ALL|REGSEG7_DH|DOUT [1] & ((\SEG7ALL|REGSEG7_DH|DOUT [2] & (!\SEG7ALL|REGSEG7_DH|DOUT [0] & 
// \SEG7ALL|REGSEG7_DH|DOUT [3])) # (!\SEG7ALL|REGSEG7_DH|DOUT [2] & ((!\SEG7ALL|REGSEG7_DH|DOUT [3])))))

	.dataa(\SEG7ALL|REGSEG7_DH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_DH|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_DH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_DH|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DH|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[6]~10 .lut_mask = 16'h8491;
defparam \SEG7ALL|SEG7_DH|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y5_N4
cycloneive_lcell_comb \SEG7ALL|hab_US~0 (
// Equation(s):
// \SEG7ALL|hab_US~0_combout  = (\CPU|ROM|memROM~95_combout  & (!\CPU|ROM|memROM~38_combout  & (\DECODER|Hab7seg_write~1_combout  & \DECODER|Hab7seg_write~0_combout )))

	.dataa(\CPU|ROM|memROM~95_combout ),
	.datab(\CPU|ROM|memROM~38_combout ),
	.datac(\DECODER|Hab7seg_write~1_combout ),
	.datad(\DECODER|Hab7seg_write~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_US~0_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_US~0 .lut_mask = 16'h2000;
defparam \SEG7ALL|hab_US~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N12
cycloneive_lcell_comb \SEG7ALL|hab_UH (
// Equation(s):
// \SEG7ALL|hab_UH~combout  = (\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~81_combout  & \SEG7ALL|hab_US~0_combout ))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(gnd),
	.datad(\SEG7ALL|hab_US~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_UH~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_UH .lut_mask = 16'h2200;
defparam \SEG7ALL|hab_UH .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N13
dffeas \SEG7ALL|REGSEG7_UH|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_UH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UH|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UH|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y5_N25
dffeas \SEG7ALL|REGSEG7_UH|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [3]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_UH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UH|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UH|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X91_Y5_N15
dffeas \SEG7ALL|REGSEG7_UH|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_UH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UH|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UH|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N2
cycloneive_lcell_comb \SEG7ALL|REGSEG7_UH|DOUT[2]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_UH|DOUT[2]~feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_UH|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UH|DOUT[2]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_UH|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y5_N3
dffeas \SEG7ALL|REGSEG7_UH|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_UH|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_UH~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UH|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UH|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N8
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [3] & (\SEG7ALL|REGSEG7_UH|DOUT [0] & ((\SEG7ALL|REGSEG7_UH|DOUT [1]) # (\SEG7ALL|REGSEG7_UH|DOUT [2])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [3] & (!\SEG7ALL|REGSEG7_UH|DOUT [1] & 
// (\SEG7ALL|REGSEG7_UH|DOUT [0] $ (\SEG7ALL|REGSEG7_UH|DOUT [2]))))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[0]~4 .lut_mask = 16'hC190;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N4
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [2] & (\SEG7ALL|REGSEG7_UH|DOUT [1] $ (\SEG7ALL|REGSEG7_UH|DOUT [3] $ (\SEG7ALL|REGSEG7_UH|DOUT [0])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [2] & (\SEG7ALL|REGSEG7_UH|DOUT [1] & 
// (\SEG7ALL|REGSEG7_UH|DOUT [3] & \SEG7ALL|REGSEG7_UH|DOUT [0])))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[1]~9 .lut_mask = 16'h9680;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N30
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [3] & (\SEG7ALL|REGSEG7_UH|DOUT [2] & ((\SEG7ALL|REGSEG7_UH|DOUT [1]) # (!\SEG7ALL|REGSEG7_UH|DOUT [0])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [3] & (\SEG7ALL|REGSEG7_UH|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_UH|DOUT [0] & !\SEG7ALL|REGSEG7_UH|DOUT [2])))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[2]~5 .lut_mask = 16'h8C02;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N28
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [1] & ((\SEG7ALL|REGSEG7_UH|DOUT [0] & ((\SEG7ALL|REGSEG7_UH|DOUT [2]))) # (!\SEG7ALL|REGSEG7_UH|DOUT [0] & (\SEG7ALL|REGSEG7_UH|DOUT [3])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_UH|DOUT [3] & (\SEG7ALL|REGSEG7_UH|DOUT [0] $ (\SEG7ALL|REGSEG7_UH|DOUT [2]))))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[3]~6 .lut_mask = 16'hA918;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N18
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [1] & (\SEG7ALL|REGSEG7_UH|DOUT [0] & ((\SEG7ALL|REGSEG7_UH|DOUT [2]) # (!\SEG7ALL|REGSEG7_UH|DOUT [3])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [1] & ((\SEG7ALL|REGSEG7_UH|DOUT [2] & 
// (!\SEG7ALL|REGSEG7_UH|DOUT [3])) # (!\SEG7ALL|REGSEG7_UH|DOUT [2] & ((\SEG7ALL|REGSEG7_UH|DOUT [0])))))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[4]~7 .lut_mask = 16'hB170;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N16
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [1] & ((\SEG7ALL|REGSEG7_UH|DOUT [2] & ((\SEG7ALL|REGSEG7_UH|DOUT [0]))) # (!\SEG7ALL|REGSEG7_UH|DOUT [2] & (!\SEG7ALL|REGSEG7_UH|DOUT [3])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [1] & 
// (\SEG7ALL|REGSEG7_UH|DOUT [0] & (\SEG7ALL|REGSEG7_UH|DOUT [3] $ (!\SEG7ALL|REGSEG7_UH|DOUT [2]))))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[5]~8 .lut_mask = 16'hE032;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N26
cycloneive_lcell_comb \SEG7ALL|SEG7_UH|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_UH|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_UH|DOUT [1] & (((\SEG7ALL|REGSEG7_UH|DOUT [0] & \SEG7ALL|REGSEG7_UH|DOUT [2])))) # (!\SEG7ALL|REGSEG7_UH|DOUT [1] & ((\SEG7ALL|REGSEG7_UH|DOUT [3] & (!\SEG7ALL|REGSEG7_UH|DOUT [0] & 
// \SEG7ALL|REGSEG7_UH|DOUT [2])) # (!\SEG7ALL|REGSEG7_UH|DOUT [3] & ((!\SEG7ALL|REGSEG7_UH|DOUT [2])))))

	.dataa(\SEG7ALL|REGSEG7_UH|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_UH|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UH|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UH|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UH|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[6]~10 .lut_mask = 16'hA411;
defparam \SEG7ALL|SEG7_UH|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y5_N30
cycloneive_lcell_comb \SEG7ALL|hab_DM (
// Equation(s):
// \SEG7ALL|hab_DM~combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~44_combout  & (!\CPU|ROM|memROM~38_combout  & \SEG7ALL|hab_AMPM~0_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~44_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\SEG7ALL|hab_AMPM~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_DM~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_DM .lut_mask = 16'h0100;
defparam \SEG7ALL|hab_DM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y5_N11
dffeas \SEG7ALL|REGSEG7_DM|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_DM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DM|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y5_N6
cycloneive_lcell_comb \SEG7ALL|REGSEG7_DM|DOUT[2]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_DM|DOUT[2]~feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_DM|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[2]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_DM|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y5_N7
dffeas \SEG7ALL|REGSEG7_DM|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_DM|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_DM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DM|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y5_N12
cycloneive_lcell_comb \SEG7ALL|REGSEG7_DM|DOUT[3]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_DM|DOUT[3]~feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_DM|DOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[3]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_DM|DOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y5_N13
dffeas \SEG7ALL|REGSEG7_DM|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_DM|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_DM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DM|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y5_N8
cycloneive_lcell_comb \SEG7ALL|REGSEG7_DM|DOUT[1]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_DM|DOUT[1]~feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_DM|DOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[1]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_DM|DOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y5_N9
dffeas \SEG7ALL|REGSEG7_DM|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_DM|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_DM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DM|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DM|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y4_N0
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [0] & (\SEG7ALL|REGSEG7_DM|DOUT [3] $ (((!\SEG7ALL|REGSEG7_DM|DOUT [2] & !\SEG7ALL|REGSEG7_DM|DOUT [1]))))) # (!\SEG7ALL|REGSEG7_DM|DOUT [0] & (\SEG7ALL|REGSEG7_DM|DOUT [2] & 
// (!\SEG7ALL|REGSEG7_DM|DOUT [3] & !\SEG7ALL|REGSEG7_DM|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[0]~4 .lut_mask = 16'hA086;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y4_N22
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [2] & (\SEG7ALL|REGSEG7_DM|DOUT [0] $ (\SEG7ALL|REGSEG7_DM|DOUT [3] $ (\SEG7ALL|REGSEG7_DM|DOUT [1])))) # (!\SEG7ALL|REGSEG7_DM|DOUT [2] & (\SEG7ALL|REGSEG7_DM|DOUT [0] & 
// (\SEG7ALL|REGSEG7_DM|DOUT [3] & \SEG7ALL|REGSEG7_DM|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[1]~9 .lut_mask = 16'hA448;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N8
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [2] & (\SEG7ALL|REGSEG7_DM|DOUT [3] & ((\SEG7ALL|REGSEG7_DM|DOUT [1]) # (!\SEG7ALL|REGSEG7_DM|DOUT [0])))) # (!\SEG7ALL|REGSEG7_DM|DOUT [2] & (!\SEG7ALL|REGSEG7_DM|DOUT [3] & 
// (!\SEG7ALL|REGSEG7_DM|DOUT [0] & \SEG7ALL|REGSEG7_DM|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[2]~5 .lut_mask = 16'h8908;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N14
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [1] & ((\SEG7ALL|REGSEG7_DM|DOUT [0] & (\SEG7ALL|REGSEG7_DM|DOUT [2])) # (!\SEG7ALL|REGSEG7_DM|DOUT [0] & ((\SEG7ALL|REGSEG7_DM|DOUT [3]))))) # (!\SEG7ALL|REGSEG7_DM|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_DM|DOUT [3] & (\SEG7ALL|REGSEG7_DM|DOUT [2] $ (\SEG7ALL|REGSEG7_DM|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[3]~6 .lut_mask = 16'hAC12;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N20
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [2] & ((\SEG7ALL|REGSEG7_DM|DOUT [1] & ((\SEG7ALL|REGSEG7_DM|DOUT [0]))) # (!\SEG7ALL|REGSEG7_DM|DOUT [1] & (!\SEG7ALL|REGSEG7_DM|DOUT [3])))) # (!\SEG7ALL|REGSEG7_DM|DOUT [2] & 
// (\SEG7ALL|REGSEG7_DM|DOUT [0] & ((!\SEG7ALL|REGSEG7_DM|DOUT [1]) # (!\SEG7ALL|REGSEG7_DM|DOUT [3]))))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[4]~7 .lut_mask = 16'hB072;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N26
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [2] & (\SEG7ALL|REGSEG7_DM|DOUT [0] & ((\SEG7ALL|REGSEG7_DM|DOUT [3]) # (\SEG7ALL|REGSEG7_DM|DOUT [1])))) # (!\SEG7ALL|REGSEG7_DM|DOUT [2] & (!\SEG7ALL|REGSEG7_DM|DOUT [3] & 
// ((\SEG7ALL|REGSEG7_DM|DOUT [0]) # (\SEG7ALL|REGSEG7_DM|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[5]~8 .lut_mask = 16'hB190;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N2
cycloneive_lcell_comb \SEG7ALL|SEG7_DM|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_DM|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_DM|DOUT [2] & ((\SEG7ALL|REGSEG7_DM|DOUT [0] & ((\SEG7ALL|REGSEG7_DM|DOUT [1]))) # (!\SEG7ALL|REGSEG7_DM|DOUT [0] & (\SEG7ALL|REGSEG7_DM|DOUT [3] & !\SEG7ALL|REGSEG7_DM|DOUT [1])))) # 
// (!\SEG7ALL|REGSEG7_DM|DOUT [2] & (!\SEG7ALL|REGSEG7_DM|DOUT [3] & ((!\SEG7ALL|REGSEG7_DM|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_DM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_DM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_DM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DM|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[6]~10 .lut_mask = 16'hA019;
defparam \SEG7ALL|SEG7_DM|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N10
cycloneive_lcell_comb \SEG7ALL|REGSEG7_UM|DOUT[2]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_UM|DOUT[2]~feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_UM|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UM|DOUT[2]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_UM|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N22
cycloneive_lcell_comb \SEG7ALL|hab_UM (
// Equation(s):
// \SEG7ALL|hab_UM~combout  = (!\CPU|ROM|memROM~201_combout  & (\CPU|ROM|memROM~81_combout  & \SEG7ALL|hab_US~0_combout ))

	.dataa(\CPU|ROM|memROM~201_combout ),
	.datab(\CPU|ROM|memROM~81_combout ),
	.datac(gnd),
	.datad(\SEG7ALL|hab_US~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_UM~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_UM .lut_mask = 16'h4400;
defparam \SEG7ALL|hab_UM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y4_N11
dffeas \SEG7ALL|REGSEG7_UM|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_UM|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_UM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UM|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UM|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N8
cycloneive_lcell_comb \SEG7ALL|REGSEG7_UM|DOUT[3]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_UM|DOUT[3]~feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_UM|DOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UM|DOUT[3]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_UM|DOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y4_N9
dffeas \SEG7ALL|REGSEG7_UM|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_UM|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_UM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UM|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UM|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N23
dffeas \SEG7ALL|REGSEG7_UM|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [0]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_UM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UM|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UM|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y4_N25
dffeas \SEG7ALL|REGSEG7_UM|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_UM~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_UM|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_UM|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N14
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [3] & (\SEG7ALL|REGSEG7_UM|DOUT [0] & ((\SEG7ALL|REGSEG7_UM|DOUT [2]) # (\SEG7ALL|REGSEG7_UM|DOUT [1])))) # (!\SEG7ALL|REGSEG7_UM|DOUT [3] & (!\SEG7ALL|REGSEG7_UM|DOUT [1] & 
// (\SEG7ALL|REGSEG7_UM|DOUT [2] $ (\SEG7ALL|REGSEG7_UM|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[0]~4 .lut_mask = 16'hC092;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N12
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [2] & (\SEG7ALL|REGSEG7_UM|DOUT [1] $ (\SEG7ALL|REGSEG7_UM|DOUT [3] $ (\SEG7ALL|REGSEG7_UM|DOUT [0])))) # (!\SEG7ALL|REGSEG7_UM|DOUT [2] & (\SEG7ALL|REGSEG7_UM|DOUT [1] & 
// (\SEG7ALL|REGSEG7_UM|DOUT [3] & \SEG7ALL|REGSEG7_UM|DOUT [0])))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[1]~9 .lut_mask = 16'hC228;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N20
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [2] & (\SEG7ALL|REGSEG7_UM|DOUT [3] & ((\SEG7ALL|REGSEG7_UM|DOUT [1]) # (!\SEG7ALL|REGSEG7_UM|DOUT [0])))) # (!\SEG7ALL|REGSEG7_UM|DOUT [2] & (!\SEG7ALL|REGSEG7_UM|DOUT [3] & 
// (!\SEG7ALL|REGSEG7_UM|DOUT [0] & \SEG7ALL|REGSEG7_UM|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[2]~5 .lut_mask = 16'h8908;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N10
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [1] & ((\SEG7ALL|REGSEG7_UM|DOUT [0] & (\SEG7ALL|REGSEG7_UM|DOUT [2])) # (!\SEG7ALL|REGSEG7_UM|DOUT [0] & ((\SEG7ALL|REGSEG7_UM|DOUT [3]))))) # (!\SEG7ALL|REGSEG7_UM|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_UM|DOUT [3] & (\SEG7ALL|REGSEG7_UM|DOUT [2] $ (\SEG7ALL|REGSEG7_UM|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[3]~6 .lut_mask = 16'hAC12;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N20
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [2] & ((\SEG7ALL|REGSEG7_UM|DOUT [1] & ((\SEG7ALL|REGSEG7_UM|DOUT [0]))) # (!\SEG7ALL|REGSEG7_UM|DOUT [1] & (!\SEG7ALL|REGSEG7_UM|DOUT [3])))) # (!\SEG7ALL|REGSEG7_UM|DOUT [2] & 
// (\SEG7ALL|REGSEG7_UM|DOUT [0] & ((!\SEG7ALL|REGSEG7_UM|DOUT [3]) # (!\SEG7ALL|REGSEG7_UM|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[4]~7 .lut_mask = 16'h9F02;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y4_N18
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [2] & (\SEG7ALL|REGSEG7_UM|DOUT [0] & ((\SEG7ALL|REGSEG7_UM|DOUT [1]) # (\SEG7ALL|REGSEG7_UM|DOUT [3])))) # (!\SEG7ALL|REGSEG7_UM|DOUT [2] & (!\SEG7ALL|REGSEG7_UM|DOUT [3] & 
// ((\SEG7ALL|REGSEG7_UM|DOUT [1]) # (\SEG7ALL|REGSEG7_UM|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[5]~8 .lut_mask = 16'hAD04;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y4_N30
cycloneive_lcell_comb \SEG7ALL|SEG7_UM|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_UM|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_UM|DOUT [2] & ((\SEG7ALL|REGSEG7_UM|DOUT [0] & ((\SEG7ALL|REGSEG7_UM|DOUT [1]))) # (!\SEG7ALL|REGSEG7_UM|DOUT [0] & (\SEG7ALL|REGSEG7_UM|DOUT [3] & !\SEG7ALL|REGSEG7_UM|DOUT [1])))) # 
// (!\SEG7ALL|REGSEG7_UM|DOUT [2] & (!\SEG7ALL|REGSEG7_UM|DOUT [3] & ((!\SEG7ALL|REGSEG7_UM|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_UM|DOUT [2]),
	.datab(\SEG7ALL|REGSEG7_UM|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_UM|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_UM|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_UM|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[6]~10 .lut_mask = 16'hA019;
defparam \SEG7ALL|SEG7_UM|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N6
cycloneive_lcell_comb \SEG7ALL|REGSEG7_DS|DOUT[0]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_DS|DOUT[0]~feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_DS|DOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[0]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_DS|DOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N0
cycloneive_lcell_comb \SEG7ALL|hab_DS (
// Equation(s):
// \SEG7ALL|hab_DS~combout  = (\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~201_combout  & (!\CPU|ROM|memROM~38_combout  & \SEG7ALL|hab_AMPM~0_combout )))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\CPU|ROM|memROM~38_combout ),
	.datad(\SEG7ALL|hab_AMPM~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_DS~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_DS .lut_mask = 16'h0200;
defparam \SEG7ALL|hab_DS .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y5_N7
dffeas \SEG7ALL|REGSEG7_DS|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_DS|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_DS~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DS|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N28
cycloneive_lcell_comb \SEG7ALL|REGSEG7_DS|DOUT[3]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_DS|DOUT[3]~feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_DS|DOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[3]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_DS|DOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y5_N29
dffeas \SEG7ALL|REGSEG7_DS|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_DS|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_DS~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DS|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X92_Y5_N31
dffeas \SEG7ALL|REGSEG7_DS|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [2]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_DS~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DS|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N24
cycloneive_lcell_comb \SEG7ALL|REGSEG7_DS|DOUT[1]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_DS|DOUT[1]~feeder_combout  = \CPU|ACU|DOUT [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|ACU|DOUT [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_DS|DOUT[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[1]~feeder .lut_mask = 16'hF0F0;
defparam \SEG7ALL|REGSEG7_DS|DOUT[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y5_N25
dffeas \SEG7ALL|REGSEG7_DS|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_DS|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_DS~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_DS|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_DS|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N4
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [0] & (\SEG7ALL|REGSEG7_DS|DOUT [3] $ (((!\SEG7ALL|REGSEG7_DS|DOUT [2] & !\SEG7ALL|REGSEG7_DS|DOUT [1]))))) # (!\SEG7ALL|REGSEG7_DS|DOUT [0] & (!\SEG7ALL|REGSEG7_DS|DOUT [3] & 
// (\SEG7ALL|REGSEG7_DS|DOUT [2] & !\SEG7ALL|REGSEG7_DS|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[0]~4 .lut_mask = 16'h8892;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N20
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [2] & (\SEG7ALL|REGSEG7_DS|DOUT [0] $ (\SEG7ALL|REGSEG7_DS|DOUT [3] $ (\SEG7ALL|REGSEG7_DS|DOUT [1])))) # (!\SEG7ALL|REGSEG7_DS|DOUT [2] & (\SEG7ALL|REGSEG7_DS|DOUT [0] & 
// (\SEG7ALL|REGSEG7_DS|DOUT [3] & \SEG7ALL|REGSEG7_DS|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[1]~9 .lut_mask = 16'h9860;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N6
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [3] & (\SEG7ALL|REGSEG7_DS|DOUT [2] & ((\SEG7ALL|REGSEG7_DS|DOUT [1]) # (!\SEG7ALL|REGSEG7_DS|DOUT [0])))) # (!\SEG7ALL|REGSEG7_DS|DOUT [3] & (!\SEG7ALL|REGSEG7_DS|DOUT [0] & 
// (!\SEG7ALL|REGSEG7_DS|DOUT [2] & \SEG7ALL|REGSEG7_DS|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[2]~5 .lut_mask = 16'hC140;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X92_Y5_N30
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [1] & ((\SEG7ALL|REGSEG7_DS|DOUT [0] & ((\SEG7ALL|REGSEG7_DS|DOUT [2]))) # (!\SEG7ALL|REGSEG7_DS|DOUT [0] & (\SEG7ALL|REGSEG7_DS|DOUT [3])))) # (!\SEG7ALL|REGSEG7_DS|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_DS|DOUT [3] & (\SEG7ALL|REGSEG7_DS|DOUT [0] $ (\SEG7ALL|REGSEG7_DS|DOUT [2]))))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[3]~6 .lut_mask = 16'hE412;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N0
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [0] & ((\SEG7ALL|REGSEG7_DS|DOUT [2] $ (!\SEG7ALL|REGSEG7_DS|DOUT [1])) # (!\SEG7ALL|REGSEG7_DS|DOUT [3]))) # (!\SEG7ALL|REGSEG7_DS|DOUT [0] & (!\SEG7ALL|REGSEG7_DS|DOUT [3] & 
// (\SEG7ALL|REGSEG7_DS|DOUT [2] & !\SEG7ALL|REGSEG7_DS|DOUT [1])))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[4]~7 .lut_mask = 16'hA23A;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N10
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [2] & (\SEG7ALL|REGSEG7_DS|DOUT [0] & ((\SEG7ALL|REGSEG7_DS|DOUT [3]) # (\SEG7ALL|REGSEG7_DS|DOUT [1])))) # (!\SEG7ALL|REGSEG7_DS|DOUT [2] & (!\SEG7ALL|REGSEG7_DS|DOUT [3] & 
// ((\SEG7ALL|REGSEG7_DS|DOUT [0]) # (\SEG7ALL|REGSEG7_DS|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[5]~8 .lut_mask = 16'hA382;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y5_N22
cycloneive_lcell_comb \SEG7ALL|SEG7_DS|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_DS|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_DS|DOUT [2] & ((\SEG7ALL|REGSEG7_DS|DOUT [0] & ((\SEG7ALL|REGSEG7_DS|DOUT [1]))) # (!\SEG7ALL|REGSEG7_DS|DOUT [0] & (\SEG7ALL|REGSEG7_DS|DOUT [3] & !\SEG7ALL|REGSEG7_DS|DOUT [1])))) # 
// (!\SEG7ALL|REGSEG7_DS|DOUT [2] & (((!\SEG7ALL|REGSEG7_DS|DOUT [3] & !\SEG7ALL|REGSEG7_DS|DOUT [1]))))

	.dataa(\SEG7ALL|REGSEG7_DS|DOUT [0]),
	.datab(\SEG7ALL|REGSEG7_DS|DOUT [3]),
	.datac(\SEG7ALL|REGSEG7_DS|DOUT [2]),
	.datad(\SEG7ALL|REGSEG7_DS|DOUT [1]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_DS|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[6]~10 .lut_mask = 16'hA043;
defparam \SEG7ALL|SEG7_DS|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N16
cycloneive_lcell_comb \SEG7ALL|hab_US (
// Equation(s):
// \SEG7ALL|hab_US~combout  = (!\CPU|ROM|memROM~81_combout  & (!\CPU|ROM|memROM~201_combout  & \SEG7ALL|hab_US~0_combout ))

	.dataa(\CPU|ROM|memROM~81_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(gnd),
	.datad(\SEG7ALL|hab_US~0_combout ),
	.cin(gnd),
	.combout(\SEG7ALL|hab_US~combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|hab_US .lut_mask = 16'h1100;
defparam \SEG7ALL|hab_US .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N17
dffeas \SEG7ALL|REGSEG7_US|DOUT[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|ACU|DOUT [1]),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEG7ALL|hab_US~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[1] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_US|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N6
cycloneive_lcell_comb \SEG7ALL|REGSEG7_US|DOUT[2]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_US|DOUT[2]~feeder_combout  = \CPU|ACU|DOUT [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [2]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_US|DOUT[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[2]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_US|DOUT[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N7
dffeas \SEG7ALL|REGSEG7_US|DOUT[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_US|DOUT[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_US~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[2] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_US|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N30
cycloneive_lcell_comb \SEG7ALL|REGSEG7_US|DOUT[0]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_US|DOUT[0]~feeder_combout  = \CPU|ACU|DOUT [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [0]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_US|DOUT[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[0]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_US|DOUT[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N31
dffeas \SEG7ALL|REGSEG7_US|DOUT[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_US|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_US~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[0] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_US|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N0
cycloneive_lcell_comb \SEG7ALL|REGSEG7_US|DOUT[3]~feeder (
// Equation(s):
// \SEG7ALL|REGSEG7_US|DOUT[3]~feeder_combout  = \CPU|ACU|DOUT [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|ACU|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|REGSEG7_US|DOUT[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[3]~feeder .lut_mask = 16'hFF00;
defparam \SEG7ALL|REGSEG7_US|DOUT[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y4_N1
dffeas \SEG7ALL|REGSEG7_US|DOUT[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\SEG7ALL|REGSEG7_US|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SEG7ALL|hab_US~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEG7ALL|REGSEG7_US|DOUT[3] .is_wysiwyg = "true";
defparam \SEG7ALL|REGSEG7_US|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N4
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[0]~4 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[0]~4_combout  = (\SEG7ALL|REGSEG7_US|DOUT [0] & (\SEG7ALL|REGSEG7_US|DOUT [3] $ (((!\SEG7ALL|REGSEG7_US|DOUT [1] & !\SEG7ALL|REGSEG7_US|DOUT [2]))))) # (!\SEG7ALL|REGSEG7_US|DOUT [0] & (!\SEG7ALL|REGSEG7_US|DOUT [1] & 
// (\SEG7ALL|REGSEG7_US|DOUT [2] & !\SEG7ALL|REGSEG7_US|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[0]~4 .lut_mask = 16'hE014;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N28
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[1]~9 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[1]~9_combout  = (\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [1] $ (\SEG7ALL|REGSEG7_US|DOUT [0] $ (\SEG7ALL|REGSEG7_US|DOUT [3])))) # (!\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [1] & 
// (\SEG7ALL|REGSEG7_US|DOUT [0] & \SEG7ALL|REGSEG7_US|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[1]~9 .lut_mask = 16'hA448;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N10
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[2]~5 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[2]~5_combout  = (\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [3] & ((\SEG7ALL|REGSEG7_US|DOUT [1]) # (!\SEG7ALL|REGSEG7_US|DOUT [0])))) # (!\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_US|DOUT [0] & !\SEG7ALL|REGSEG7_US|DOUT [3])))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[2]~5 .lut_mask = 16'h8C02;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N12
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[3]~6 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[3]~6_combout  = (\SEG7ALL|REGSEG7_US|DOUT [1] & ((\SEG7ALL|REGSEG7_US|DOUT [0] & (\SEG7ALL|REGSEG7_US|DOUT [2])) # (!\SEG7ALL|REGSEG7_US|DOUT [0] & ((\SEG7ALL|REGSEG7_US|DOUT [3]))))) # (!\SEG7ALL|REGSEG7_US|DOUT [1] & 
// (!\SEG7ALL|REGSEG7_US|DOUT [3] & (\SEG7ALL|REGSEG7_US|DOUT [2] $ (\SEG7ALL|REGSEG7_US|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[3]~6 .lut_mask = 16'h8A94;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N22
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[4]~7 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[4]~7_combout  = (\SEG7ALL|REGSEG7_US|DOUT [1] & (\SEG7ALL|REGSEG7_US|DOUT [0] & ((\SEG7ALL|REGSEG7_US|DOUT [2]) # (!\SEG7ALL|REGSEG7_US|DOUT [3])))) # (!\SEG7ALL|REGSEG7_US|DOUT [1] & ((\SEG7ALL|REGSEG7_US|DOUT [2] & 
// ((!\SEG7ALL|REGSEG7_US|DOUT [3]))) # (!\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [0]))))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[4]~7 .lut_mask = 16'h90F4;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N24
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[5]~8 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[5]~8_combout  = (\SEG7ALL|REGSEG7_US|DOUT [1] & ((\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [0])) # (!\SEG7ALL|REGSEG7_US|DOUT [2] & ((!\SEG7ALL|REGSEG7_US|DOUT [3]))))) # (!\SEG7ALL|REGSEG7_US|DOUT [1] & 
// (\SEG7ALL|REGSEG7_US|DOUT [0] & (\SEG7ALL|REGSEG7_US|DOUT [2] $ (!\SEG7ALL|REGSEG7_US|DOUT [3]))))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[5]~8 .lut_mask = 16'hC0B2;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y4_N18
cycloneive_lcell_comb \SEG7ALL|SEG7_US|rascSaida7seg[6]~10 (
// Equation(s):
// \SEG7ALL|SEG7_US|rascSaida7seg[6]~10_combout  = (\SEG7ALL|REGSEG7_US|DOUT [1] & (\SEG7ALL|REGSEG7_US|DOUT [2] & (\SEG7ALL|REGSEG7_US|DOUT [0]))) # (!\SEG7ALL|REGSEG7_US|DOUT [1] & ((\SEG7ALL|REGSEG7_US|DOUT [2] & (!\SEG7ALL|REGSEG7_US|DOUT [0] & 
// \SEG7ALL|REGSEG7_US|DOUT [3])) # (!\SEG7ALL|REGSEG7_US|DOUT [2] & ((!\SEG7ALL|REGSEG7_US|DOUT [3])))))

	.dataa(\SEG7ALL|REGSEG7_US|DOUT [1]),
	.datab(\SEG7ALL|REGSEG7_US|DOUT [2]),
	.datac(\SEG7ALL|REGSEG7_US|DOUT [0]),
	.datad(\SEG7ALL|REGSEG7_US|DOUT [3]),
	.cin(gnd),
	.combout(\SEG7ALL|SEG7_US|rascSaida7seg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \SEG7ALL|SEG7_US|rascSaida7seg[6]~10 .lut_mask = 16'h8491;
defparam \SEG7ALL|SEG7_US|rascSaida7seg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y8_N22
cycloneive_lcell_comb \RAM_USAVEL|ram~1376 (
// Equation(s):
// \RAM_USAVEL|ram~1376_combout  = (\CPU|ROM|memROM~201_combout  & ((\RAM_USAVEL|ram~1333_combout  & (\RAM_USAVEL|ram~1375_combout )) # (!\RAM_USAVEL|ram~1333_combout  & ((\RAM_USAVEL|ram~1248_combout ))))) # (!\CPU|ROM|memROM~201_combout  & 
// (((\RAM_USAVEL|ram~1333_combout ))))

	.dataa(\RAM_USAVEL|ram~1375_combout ),
	.datab(\CPU|ROM|memROM~201_combout ),
	.datac(\RAM_USAVEL|ram~1333_combout ),
	.datad(\RAM_USAVEL|ram~1248_combout ),
	.cin(gnd),
	.combout(\RAM_USAVEL|ram~1376_combout ),
	.cout());
// synopsys translate_off
defparam \RAM_USAVEL|ram~1376 .lut_mask = 16'hBCB0;
defparam \RAM_USAVEL|ram~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign DADO[0] = \DADO[0]~output_o ;

assign DADO[1] = \DADO[1]~output_o ;

assign DADO[2] = \DADO[2]~output_o ;

assign DADO[3] = \DADO[3]~output_o ;

assign RAM_DADO[0] = \RAM_DADO[0]~output_o ;

assign RAM_DADO[1] = \RAM_DADO[1]~output_o ;

assign RAM_DADO[2] = \RAM_DADO[2]~output_o ;

assign RAM_DADO[3] = \RAM_DADO[3]~output_o ;

assign ENDERECO[0] = \ENDERECO[0]~output_o ;

assign ENDERECO[1] = \ENDERECO[1]~output_o ;

assign ENDERECO[2] = \ENDERECO[2]~output_o ;

assign ENDERECO[3] = \ENDERECO[3]~output_o ;

assign ENDERECO[4] = \ENDERECO[4]~output_o ;

assign ENDERECO[5] = \ENDERECO[5]~output_o ;

assign ENDERECO[6] = \ENDERECO[6]~output_o ;

assign ENDERECO[7] = \ENDERECO[7]~output_o ;

assign WENABLE = \WENABLE~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
