{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1737328132697 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "lab10 EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design lab10" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1737328132982 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1737328133083 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1737328133083 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1737328133779 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1737328134071 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737328134842 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1737328134842 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1737328134842 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1041 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737328135022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1043 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737328135022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1045 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737328135022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1047 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737328135022 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1049 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1737328135022 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1737328135022 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1737328135052 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 8 " "No exact pin location assignment(s) for 8 pins of 8 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SACR " "Pin SACR not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { SACR } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 6 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SACR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SVCR " "Pin SVCR not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { SVCR } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 6 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SVCR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PAMP " "Pin PAMP not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { PAMP } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 6 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PAMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PVMP " "Pin PVMP not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { PVMP } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 6 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PVMP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sinais\[0\] " "Pin sinais\[0\] not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { sinais[0] } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 7 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sinais[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sinais\[1\] " "Pin sinais\[1\] not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { sinais[1] } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 7 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sinais[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clear " "Pin clear not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { clear } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 5 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clockfpga " "Pin clockfpga not assigned to an exact location on the device" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { clockfpga } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 5 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockfpga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1737328135742 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1737328135742 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab10.sdc " "Synopsys Design Constraints File file not found: 'lab10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1737328136929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1737328136952 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1737328136957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1737328136965 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1737328136965 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockfpga~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clockfpga~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737328137127 ""}  } { { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 5 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockfpga~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1036 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737328137127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "coracao:cor\|divclockmillis:millisegundos\|ax  " "Automatically promoted node coracao:cor\|divclockmillis:millisegundos\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "coracao:cor\|divclockmillis:millisegundos\|ax~0 " "Destination node coracao:cor\|divclockmillis:millisegundos\|ax~0" {  } { { "divclockmillis.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclockmillis.vhd" 41 -1 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coracao:cor|divclockmillis:millisegundos|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1026 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } { { "divclockmillis.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclockmillis.vhd" 41 -1 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { coracao:cor|divclockmillis:millisegundos|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 239 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737328137128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "marcapasso:mp\|divclockmillis:millisegundos\|ax  " "Automatically promoted node marcapasso:mp\|divclockmillis:millisegundos\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "marcapasso:mp\|divclockmillis:millisegundos\|ax~0 " "Destination node marcapasso:mp\|divclockmillis:millisegundos\|ax~0" {  } { { "divclockmillis.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclockmillis.vhd" 41 -1 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marcapasso:mp|divclockmillis:millisegundos|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1027 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } { { "divclockmillis.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclockmillis.vhd" 41 -1 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { marcapasso:mp|divclockmillis:millisegundos|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737328137128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ck_div:divclockbasico\|ax  " "Automatically promoted node ck_div:divclockbasico\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ck_div:divclockbasico\|ax~0 " "Destination node ck_div:divclockbasico\|ax~0" {  } { { "divclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclock.vhd" 41 -1 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck_div:divclockbasico|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 902 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } { { "divclock.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/divclock.vhd" 41 -1 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ck_div:divclockbasico|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737328137128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node clear~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1737328137128 ""}  } { { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 5 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 1035 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1737328137128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1737328137795 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737328137797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1737328137797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737328137798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1737328137800 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1737328137820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1737328137821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1737328137822 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1737328137822 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 2 4 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 2 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1737328137825 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1737328137825 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1737328137825 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1737328137826 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1737328137826 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1737328137826 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737328137902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1737328139572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737328139909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1737328139997 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1737328140774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737328140774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1737328141744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y21 X21_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31" {  } { { "loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y21 to location X21_Y31"} 11 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1737328142410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1737328142410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737328143195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1737328143195 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1737328143195 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.70 " "Total time spent on timing analysis during the Fitter is 0.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1737328143328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737328143436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737328143676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1737328143766 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1737328143881 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1737328144262 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clear 2.5 V J6 " "Pin clear uses I/O standard 2.5 V at J6" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { clear } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 5 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1737328144672 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clockfpga 2.5 V J7 " "Pin clockfpga uses I/O standard 2.5 V at J7" {  } { { "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/engenharia/alteraquartus/quartus/bin64/pin_planner.ppl" { clockfpga } } } { "lab10.vhd" "" { Text "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/lab10.vhd" 5 0 0 } } { "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/engenharia/alteraquartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockfpga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1737328144672 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1737328144672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/output_files/lab10.fit.smsg " "Generated suppressed messages file D:/Engenharia/2024.2/CD/CircuitosDigitais271501/LAB10/output_files/lab10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1737328145125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5439 " "Peak virtual memory: 5439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737328145881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 19 20:09:05 2025 " "Processing ended: Sun Jan 19 20:09:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737328145881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737328145881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737328145881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1737328145881 ""}
