{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 32, 1], 1], ["SP", 3, 8, 224, [7, 4, 8], 1], ["SP", 3, 12, 224, [7, 2, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 5, 2]]]], "r": [[0.00124181, 0.00117129, 0.001106], 0, 4.13106, 1698752640], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 16, 1], 1], ["SP", 3, 8, 224, [14, 8, 1], 1], ["SP", 3, 12, 224, [112, 1, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 4, 2]]]], "r": [[0.00195215, 0.00211106, 0.00194845], 0, 1.22195, 1698752641], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 4, 4], 1], ["SP", 3, 8, 224, [1, 16, 2], 1], ["SP", 3, 12, 224, [1, 16, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 9], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2], ["AN", 4, 8, 2]]]], "r": [[0.00156302, 0.0014176, 0.00157481], 0, 1.54862, 1698752641], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 4, 1], 1], ["SP", 3, 8, 224, [2, 1, 4], 1], ["SP", 3, 12, 224, [1, 7, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 5], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 18, 2]]]], "r": [[0.00209972, 0.00217822, 0.00182709], 0, 1.62706, 1698752642], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 2, 1], 1], ["SP", 3, 8, 224, [4, 2, 2], 1], ["SP", 3, 12, 224, [7, 16, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 2], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00192103, 0.00191498, 0.00185207], 0, 2.37753, 1698752643], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 4, 4], 1], ["SP", 3, 8, 224, [28, 4, 2], 1], ["SP", 3, 12, 224, [1, 7, 32], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 5], ["FU", 4, [0, 1, 2, 3, 4, 5]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"]]]], "r": [[0.00248408, 0.00239969, 0.00239939], 0, 1.69384, 1698752643], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 2], 1], ["SP", 3, 8, 224, [7, 4, 4], 1], ["SP", 3, 12, 224, [1, 28, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00109995, 0.0011961, 0.00113884], 0, 1.61939, 1698752644], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 1], 1], ["SP", 3, 8, 224, [2, 4, 28], 1], ["SP", 3, 12, 224, [28, 4, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00352, 0.00361765, 0.00364925], 0, 2.5148, 1698752644], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 1, 4], 1], ["SP", 3, 8, 224, [56, 2, 1], 1], ["SP", 3, 12, 224, [1, 2, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 10], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 1, 3, 2], ["AN", 3, 18, 2]]]], "r": [[0.00351614, 0.00372423, 0.00336223], 0, 1.88765, 1698752645], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 1], 1], ["SP", 3, 8, 224, [1, 28, 4], 1], ["SP", 3, 12, 224, [7, 1, 32], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2], ["AN", 4, 8, 2]]]], "r": [[0.0019222, 0.00204559, 0.00221224], 0, 1.15738, 1698752646], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [16, 2, 2], 1], ["SP", 3, 8, 224, [1, 1, 16], 1], ["SP", 3, 12, 224, [4, 2, 4], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 21, 2]]]], "r": [[0.001957, 0.00189861, 0.00192198], 0, 1.65028, 1698752647], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 2], 1], ["SP", 3, 8, 224, [1, 7, 32], 1], ["SP", 3, 12, 224, [1, 4, 56], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00263178, 0.00288177, 0.00255012], 0, 3.19487, 1698752647], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 4, 4], 1], ["SP", 3, 8, 224, [1, 1, 16], 1], ["SP", 3, 12, 224, [2, 14, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 8], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00194612, 0.00210808, 0.00212475], 0, 3.24036, 1698752648], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 2, 2], 1], ["SP", 3, 8, 224, [1, 2, 4], 1], ["SP", 3, 12, 224, [1, 28, 4], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[1e+10], 6, 15, 1698752648], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 2], 1], ["SP", 3, 8, 224, [1, 28, 8], 1], ["SP", 3, 12, 224, [56, 4, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 10], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 4, 2]]]], "r": [[0.00390433, 0.00348026, 0.00361266], 0, 1.04081, 1698752649], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [16, 2, 1], 1], ["SP", 3, 8, 224, [4, 2, 7], 1], ["SP", 3, 12, 224, [4, 14, 4], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CR", 1], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00100393, 0.000911307, 0.000907938], 0, 1.21037, 1698752649], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 8], 1], ["SP", 3, 8, 224, [2, 14, 1], 1], ["SP", 3, 12, 224, [1, 14, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 5], ["FU", 4, [0, 1, 2, 3, 4, 5]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 21, 2]]]], "r": [[0.00211606, 0.00231935, 0.00204287], 0, 2.77235, 1698752650], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 1, 4], 1], ["SP", 3, 8, 224, [1, 4, 4], 1], ["SP", 3, 12, 224, [2, 56, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00163864, 0.00144881, 0.00172155], 0, 1.8688, 1698752651], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 4, 1], 1], ["SP", 3, 8, 224, [1, 4, 4], 1], ["SP", 3, 12, 224, [1, 7, 8], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CR", 1], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.000896333, 0.000839952, 0.000801793], 0, 1.22284, 1698752651], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 16], 1], ["SP", 3, 8, 224, [7, 4, 8], 1], ["SP", 3, 12, 224, [2, 7, 16], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 7], ["FU", 3, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 14, 2]]]], "r": [[0.00128976, 0.00148917, 0.00145326], 0, 1.55928, 1698752652], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 1, 8], 1], ["SP", 3, 8, 224, [2, 16, 7], 1], ["SP", 3, 12, 224, [1, 2, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 1, 3, 2], ["AN", 3, 18, 2]]]], "r": [[0.00475458, 0.0048176, 0.00453177], 0, 1.28588, 1698752652], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [32, 1, 1], 1], ["SP", 3, 8, 224, [7, 32, 1], 1], ["SP", 3, 12, 224, [8, 14, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3, 4, 5, 6]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 15, 2]]]], "r": [[0.00554001, 0.00351595, 0.00330697], 0, 1.16709, 1698752653], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 64], 1], ["SP", 3, 8, 224, [1, 2, 8], 1], ["SP", 3, 12, 224, [1, 14, 8], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 6], ["FU", 4, [0, 1, 2, 3, 4, 5]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00167497, 0.0015373, 0.00181311], 0, 1.48946, 1698752654], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 16, 2], 1], ["SP", 3, 8, 224, [1, 4, 7], 1], ["SP", 3, 12, 224, [1, 8, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CR", 1], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 21, 2], ["AN", 4, 8, 2]]]], "r": [[0.0034325, 0.00294032, 0.0027825], 0, 1.2832, 1698752654], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 4], 1], ["SP", 3, 8, 224, [7, 1, 1], 1], ["SP", 3, 12, 224, [4, 28, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 2], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 19, 2]]]], "r": [[0.00202093, 0.00205053, 0.00193535], 0, 1.11509, 1698752655], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 16], 1], ["SP", 3, 8, 224, [1, 224, 1], 1], ["SP", 3, 12, 224, [8, 7, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CR", 1], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00259004, 0.00268994, 0.00277082], 0, 3.09282, 1698752663], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 16, 2], 1], ["SP", 3, 8, 224, [4, 4, 2], 1], ["SP", 3, 12, 224, [2, 4, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2], ["AN", 4, 4, 2]]]], "r": [[0.00181764, 0.00196602, 0.00201921], 0, 1.55952, 1698752664], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 8], 1], ["SP", 3, 8, 224, [2, 56, 2], 1], ["SP", 3, 12, 224, [1, 4, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 5, 2]]]], "r": [[0.00191972, 0.00187627, 0.00204282], 0, 2.09365, 1698752664], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 2], 1], ["SP", 3, 8, 224, [4, 14, 1], 1], ["SP", 3, 12, 224, [4, 1, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 4, 2]]]], "r": [[0.00375164, 0.00380217, 0.00402992], 0, 1.12124, 1698752665], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 8, 1], 1], ["SP", 3, 8, 224, [1, 7, 4], 1], ["SP", 3, 12, 224, [7, 1, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 10], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 4, 2]]]], "r": [[0.0033326, 0.00381705, 0.003274], 0, 1.31695, 1698752665], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 16], 1], ["SP", 3, 8, 224, [4, 4, 14], 1], ["SP", 3, 12, 224, [2, 4, 14], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00352176, 0.00361007, 0.00348839], 0, 2.33376, 1698752666], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 4, 2], 1], ["SP", 3, 8, 224, [14, 2, 2], 1], ["SP", 3, 12, 224, [1, 1, 56], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00388676, 0.00384073, 0.00383533], 0, 2.57002, 1698752666], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 1, 2], 1], ["SP", 3, 8, 224, [14, 2, 8], 1], ["SP", 3, 12, 224, [1, 56, 4], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 21, 2]]]], "r": [[0.00117976, 0.00112383, 0.0012002], 0, 1.15382, 1698752667], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 2], 1], ["SP", 3, 8, 224, [1, 16, 1], 1], ["SP", 3, 12, 224, [1, 14, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 4, 1], ["FU", 4, [0, 1]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00215989, 0.00219652, 0.00218651], 0, 2.98047, 1698752667], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 8, 4], 1], ["SP", 3, 8, 224, [1, 8, 4], 1], ["SP", 3, 12, 224, [8, 2, 14], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.0022983, 0.00209963, 0.00212002], 0, 4.2574, 1698752668], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 8], 1], ["SP", 3, 8, 224, [4, 1, 14], 1], ["SP", 3, 12, 224, [1, 56, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 4], ["FU", 3, [0, 1, 2, 3, 4]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 17, 2]]]], "r": [[0.00728179, 0.00802668, 0.00731079], 0, 4.51743, 1698752669], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 16], 1], ["SP", 3, 8, 224, [4, 28, 1], 1], ["SP", 3, 12, 224, [1, 16, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 6], ["FU", 3, [0, 1, 2, 3, 4, 5, 6]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 15, 2]]]], "r": [[0.00502965, 0.00499015, 0.00494522], 0, 2.28663, 1698752669], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [16, 1, 2], 1], ["SP", 3, 8, 224, [2, 2, 1], 1], ["SP", 3, 12, 224, [2, 4, 14], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 6], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00241648, 0.00261957, 0.00252841], 0, 1.17055, 1698752670], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 1], 1], ["SP", 3, 8, 224, [4, 2, 4], 1], ["SP", 3, 12, 224, [1, 224, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3, 4, 5]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00212885, 0.00208217, 0.00214539], 0, 1.37323, 1698752671], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [16, 2, 1], 1], ["SP", 3, 8, 224, [2, 56, 2], 1], ["SP", 3, 12, 224, [2, 7, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.002819, 0.00285758, 0.00289061], 0, 3.36815, 1698752671], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 8, 1], 1], ["SP", 3, 8, 224, [7, 1, 32], 1], ["SP", 3, 12, 224, [2, 56, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00285726, 0.00311407, 0.00299983], 0, 2.98077, 1698752672], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 2, 4], 1], ["SP", 3, 8, 224, [1, 4, 4], 1], ["SP", 3, 12, 224, [2, 56, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00180802, 0.00189954, 0.00213607], 0, 1.89818, 1698752672], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 4], 1], ["SP", 3, 8, 224, [1, 28, 8], 1], ["SP", 3, 12, 224, [14, 2, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 8], ["FU", 3, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 14, 2]]]], "r": [[0.00416651, 0.00397856, 0.0042417], 0, 1.7435, 1698752673], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 8, 4], 1], ["SP", 3, 8, 224, [32, 7, 1], 1], ["SP", 3, 12, 224, [1, 1, 7], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 5, 2]]]], "r": [[0.00201754, 0.00210047, 0.0020147], 0, 1.12153, 1698752674], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 8], 1], ["SP", 3, 8, 224, [1, 112, 1], 1], ["SP", 3, 12, 224, [1, 7, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 9], ["FU", 3, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 14, 2]]]], "r": [[0.00158867, 0.00140122, 0.00154882], 0, 1.1975, 1698752674], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 16, 1], 1], ["SP", 3, 8, 224, [1, 4, 8], 1], ["SP", 3, 12, 224, [8, 7, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 9], ["FU", 3, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 14, 2]]]], "r": [[0.00233166, 0.00231294, 0.00236005], 0, 1.06316, 1698752675], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 1, 8], 1], ["SP", 3, 8, 224, [1, 2, 4], 1], ["SP", 3, 12, 224, [1, 8, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 8], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 1, 3, 2], ["AN", 3, 18, 2]]]], "r": [[0.00537623, 0.00567408, 0.00576913], 0, 1.58943, 1698752675], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 2, 8], 1], ["SP", 3, 8, 224, [8, 2, 14], 1], ["SP", 3, 12, 224, [1, 16, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 4], ["FU", 4, [0, 1, 2, 3, 4]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 21, 2], ["AN", 4, 7, 2]]]], "r": [[0.00468212, 0.00460755, 0.00476595], 0, 3.00453, 1698752676], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 8, 2], 1], ["SP", 3, 8, 224, [2, 7, 1], 1], ["SP", 3, 12, 224, [1, 7, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 18, 2]]]], "r": [[0.00375275, 0.00363734, 0.00398901], 0, 1.2899, 1698752677], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 4], 1], ["SP", 3, 8, 224, [14, 4, 2], 1], ["SP", 3, 12, 224, [7, 1, 8], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.0011891, 0.00106344, 0.00118014], 0, 2.39349, 1698752677], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [16, 1, 4], 1], ["SP", 3, 8, 224, [1, 14, 2], 1], ["SP", 3, 12, 224, [1, 1, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CR", 1], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 18, 2]]]], "r": [[0.00552946, 0.00548002, 0.00548001], 0, 0.718889, 1698752678], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 16, 1], 1], ["SP", 3, 8, 224, [7, 1, 4], 1], ["SP", 3, 12, 224, [2, 2, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 18, 2]]]], "r": [[0.000955498, 0.000899362, 0.00102664], 0, 0.864672, 1698752678], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 8, 1], 1], ["SP", 3, 8, 224, [1, 1, 56], 1], ["SP", 3, 12, 224, [8, 14, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 10], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 1, 3, 2], ["AN", 3, 21, 2]]]], "r": [[0.00567985, 0.0059209, 0.00605721], 0, 1.42359, 1698752679], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 8, 2], 1], ["SP", 3, 8, 224, [56, 2, 2], 1], ["SP", 3, 12, 224, [1, 56, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00202519, 0.00218689, 0.00213648], 0, 1.46898, 1698752680], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 1], 1], ["SP", 3, 8, 224, [1, 2, 2], 1], ["SP", 3, 12, 224, [4, 14, 2], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 7], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 19, 2]]]], "r": [[0.00246327, 0.00266489, 0.0027623], 0, 1.24339, 1698752681], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 16], 1], ["SP", 3, 8, 224, [4, 1, 2], 1], ["SP", 3, 12, 224, [1, 4, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 10], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00160041, 0.00166567, 0.00161876], 0, 1.50974, 1698752681], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 16, 2], 1], ["SP", 3, 8, 224, [2, 2, 1], 1], ["SP", 3, 12, 224, [7, 1, 4], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CR", 1], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 18, 2]]]], "r": [[0.00144012, 0.001438, 0.001532], 0, 0.987984, 1698752682], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 4, 1], 1], ["SP", 3, 8, 224, [1, 8, 4], 1], ["SP", 3, 12, 224, [28, 4, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00129257, 0.00144868, 0.00120702], 0, 1.61361, 1698752716], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 8], 1], ["SP", 3, 8, 224, [4, 14, 2], 1], ["SP", 3, 12, 224, [112, 1, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00319744, 0.00312193, 0.00306536], 0, 1.84019, 1698752717], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 4, 1], 1], ["SP", 3, 8, 224, [4, 7, 2], 1], ["SP", 3, 12, 224, [2, 2, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 2], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2], ["AN", 4, 9, 2]]]], "r": [[0.00104902, 0.00105901, 0.00102225], 0, 1.9881, 1698752717], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 1], 1], ["SP", 3, 8, 224, [14, 1, 1], 1], ["SP", 3, 12, 224, [1, 4, 8], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.000998904, 0.000936605, 0.000965643], 0, 2.13533, 1698752718], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 16, 1], 1], ["SP", 3, 8, 224, [2, 2, 8], 1], ["SP", 3, 12, 224, [2, 2, 4], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 5], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2], ["AN", 4, 4, 2]]]], "r": [[0.000946289, 0.000899662, 0.00107026], 0, 1.51593, 1698752719], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 4, 16], 1], ["SP", 3, 8, 224, [4, 1, 1], 1], ["SP", 3, 12, 224, [4, 28, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 3], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 18, 2]]]], "r": [[0.00478937, 0.00424981, 0.00425061], 0, 2.25294, 1698752719], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 1], 1], ["SP", 3, 8, 224, [14, 4, 2], 1], ["SP", 3, 12, 224, [1, 2, 14], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 6], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00428105, 0.00434682, 0.00391063], 0, 1.83203, 1698752720], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 16], 1], ["SP", 3, 8, 224, [1, 2, 28], 1], ["SP", 3, 12, 224, [7, 1, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 5, 2]]]], "r": [[0.00417728, 0.00418175, 0.00461607], 0, 1.71, 1698752720], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 64], 1], ["SP", 3, 8, 224, [4, 7, 8], 1], ["SP", 3, 12, 224, [1, 4, 56], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 6], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"]]]], "r": [[1e+10], 6, 15, 1698752720], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 8, 1], 1], ["SP", 3, 8, 224, [8, 1, 2], 1], ["SP", 3, 12, 224, [1, 7, 32], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 8], ["FU", 3, [0, 1, 2, 3]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 18, 2]]]], "r": [[0.00148944, 0.00148087, 0.00128022], 0, 1.35285, 1698752721], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [32, 1, 1], 1], ["SP", 3, 8, 224, [112, 1, 2], 1], ["SP", 3, 12, 224, [1, 8, 28], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 8], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"]]]], "r": [[0.0123394, 0.0123371, 0.0122488], 0, 1.02568, 1698752721], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [32, 1, 2], 1], ["SP", 3, 8, 224, [28, 2, 1], 1], ["SP", 3, 12, 224, [56, 1, 4], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00147122, 0.00158191, 0.00152783], 0, 3.78345, 1698752722], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 2], 1], ["SP", 3, 8, 224, [2, 1, 2], 1], ["SP", 3, 12, 224, [2, 7, 16], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 10], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 19, 2]]]], "r": [[0.00398531, 0.00398072, 0.00404784], 0, 1.25815, 1698752723], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 4, 4], 1], ["SP", 3, 8, 224, [2, 28, 4], 1], ["SP", 3, 12, 224, [2, 8, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 5], ["FU", 3, [0, 1, 2, 3, 4, 5]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 16, 2]]]], "r": [[0.00437241, 0.00481257, 0.00478704], 0, 1.88347, 1698752723], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 16], 1], ["SP", 3, 8, 224, [56, 1, 2], 1], ["SP", 3, 12, 224, [1, 56, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00214785, 0.00228538, 0.0022168], 0, 1.43663, 1698752724], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 2], 1], ["SP", 3, 8, 224, [14, 1, 8], 1], ["SP", 3, 12, 224, [7, 8, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 5], ["FU", 3, [0, 1, 2, 3, 4, 5]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 16, 2]]]], "r": [[0.00236112, 0.00248581, 0.00248685], 0, 2.22797, 1698752725], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 4], 1], ["SP", 3, 8, 224, [7, 8, 2], 1], ["SP", 3, 12, 224, [2, 2, 28], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 10], ["FU", 4, [0, 1, 2, 3, 4, 5, 6]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"]]]], "r": [[0.00162039, 0.00166192, 0.00152748], 0, 10.5718, 1698752725], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 2], 1], ["SP", 3, 8, 224, [8, 4, 1], 1], ["SP", 3, 12, 224, [1, 7, 16], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00114418, 0.00115189, 0.00125278], 0, 1.43256, 1698752726], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 8], 1], ["SP", 3, 8, 224, [2, 14, 2], 1], ["SP", 3, 12, 224, [4, 2, 4], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 4, 2], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.0012673, 0.00121436, 0.00125268], 0, 4.21387, 1698752726], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 8, 1], 1], ["SP", 3, 8, 224, [2, 4, 1], 1], ["SP", 3, 12, 224, [8, 1, 14], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00210565, 0.00241844, 0.00250907], 0, 2.16543, 1698752727], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 1, 8], 1], ["SP", 3, 8, 224, [2, 56, 2], 1], ["SP", 3, 12, 224, [8, 4, 7], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 2], ["FU", 3, [0, 1, 2]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 19, 2]]]], "r": [[0.00589146, 0.00659107, 0.00655133], 0, 2.51833, 1698752727], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 32], 1], ["SP", 3, 8, 224, [14, 4, 2], 1], ["SP", 3, 12, 224, [1, 1, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 8], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 8, 2]]]], "r": [[0.00276456, 0.00284279, 0.00270785], 0, 0.972477, 1698752728], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 4, 2], 1], ["SP", 3, 8, 224, [1, 2, 56], 1], ["SP", 3, 12, 224, [1, 8, 28], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 8], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00216877, 0.0020796, 0.00225822], 0, 1.52504, 1698752729], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 4, 1], 1], ["SP", 3, 8, 224, [4, 1, 2], 1], ["SP", 3, 12, 224, [7, 4, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3, 4, 5]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 16, 2]]]], "r": [[0.00119408, 0.00119005, 0.00123483], 0, 1.02515, 1698752729], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 32], 1], ["SP", 3, 8, 224, [14, 4, 2], 1], ["SP", 3, 12, 224, [1, 1, 2], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 8], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 8, 2]]]], "r": [[0.00270209, 0.00300561, 0.00276137], 0, 0.842724, 1698752730], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [16, 2, 1], 1], ["SP", 3, 8, 224, [4, 56, 1], 1], ["SP", 3, 12, 224, [1, 8, 4], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00122603, 0.00123561, 0.00112124], 0, 1.37304, 1698752731], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 4, 1], 1], ["SP", 3, 8, 224, [4, 1, 4], 1], ["SP", 3, 12, 224, [7, 4, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FU", 1, [0, 1, 2]], ["AN", 1, 0, 3], ["FU", 3, [0, 1, 2, 3, 4, 5]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 16, 2]]]], "r": [[0.00109486, 0.000993725, 0.000924432], 0, 1.26662, 1698752731], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [8, 4, 2], 1], ["SP", 3, 8, 224, [1, 16, 2], 1], ["SP", 3, 12, 224, [28, 4, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 4], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00114248, 0.00115401, 0.00113301], 0, 1.27287, 1698752732], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 4, 16], 1], ["SP", 3, 8, 224, [14, 8, 2], 1], ["SP", 3, 12, 224, [4, 7, 8], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 9], ["FU", 4, [0, 1, 2, 3, 4, 5, 6, 7]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 21, 2]]]], "r": [[0.00135252, 0.00133669, 0.00130939], 0, 1.441, 1698752732], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [32, 2, 1], 1], ["SP", 3, 8, 224, [112, 1, 1], 1], ["SP", 3, 12, 224, [1, 112, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 3, 21, 2]]]], "r": [[0.00522038, 0.00531587, 0.00516403], 0, 0.82724, 1698752733], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 1, 2], 1], ["SP", 3, 8, 224, [8, 4, 1], 1], ["SP", 3, 12, 224, [1, 7, 16], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$16"], ["AN", 3, 21, 2]]]], "r": [[0.00157833, 0.00164639, 0.00170719], 0, 1.18354, 1698752733], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 4, 2], 1], ["SP", 3, 8, 224, [7, 2, 8], 1], ["SP", 3, 12, 224, [2, 16, 1], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 4, 2], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 21, 2], ["AN", 4, 9, 2]]]], "r": [[0.00349956, 0.00363479, 0.0033922], 0, 1.22701, 1698752734], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [2, 2, 2], 1], ["SP", 3, 8, 224, [56, 2, 1], 1], ["SP", 3, 12, 224, [8, 1, 7], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [1], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 5], ["FU", 3, [0, 1, 2, 3, 4, 5]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 16, 2]]]], "r": [[0.00207155, 0.00202964, 0.00237972], 0, 1.12741, 1698752739], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 32, 2], 1], ["SP", 3, 8, 224, [1, 2, 16], 1], ["SP", 3, 12, 224, [2, 56, 1], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 1], ["FSP", 4, 2, 2, 1], ["FSP", 4, 4, 3, 1], ["FSP", 4, 6, 4, 1], ["RE", 4, [0, 2, 4, 6, 1, 3, 5, 7]], ["CA", 3, 4, 3], ["CA", 1, 3, 7], ["FU", 4, [0, 1, 2, 3]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$512"], ["AN", 3, 21, 2]]]], "r": [[0.00136999, 0.00155179, 0.00155969], 0, 2.42299, 1698752739], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [4, 1, 1], 1], ["SP", 3, 8, 224, [4, 14, 1], 1], ["SP", 3, 12, 224, [14, 1, 16], 1], ["SP", 3, 16, 3, [1], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [3], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["CA", 1, 3, 4], ["FU", 3, [0, 1, 2, 3, 4]], ["AN", 3, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$0"], ["AN", 3, 17, 2]]]], "r": [[0.00103575, 0.000977411, 0.000912115], 0, 1.01825, 1698752740], "v": "v0.6"}
{"i": [["[\"conv2d_ansor\", [1, 3, 224, 224], [64, 3, 3, 3]]", "llvm -keys=cpu ", [8, 64, 64, 0, 0, 0, 0, 0], "", 1, []], [[], [["CHW", 3, "local"], ["SP", 3, 0, 1, [1, 1, 1], 1], ["SP", 3, 4, 64, [1, 2, 1], 1], ["SP", 3, 8, 224, [2, 7, 1], 1], ["SP", 3, 12, 224, [1, 1, 14], 1], ["SP", 3, 16, 3, [3], 1], ["SP", 3, 18, 3, [3], 1], ["SP", 3, 20, 3, [1], 1], ["RE", 3, [0, 4, 8, 12, 1, 5, 9, 13, 16, 18, 20, 2, 6, 10, 14, 17, 19, 21, 3, 7, 11, 15]], ["FSP", 4, 0, 1, 2], ["FSP", 4, 3, 2, 2], ["FSP", 4, 6, 3, 2], ["FSP", 4, 9, 4, 2], ["RE", 4, [0, 3, 6, 9, 1, 4, 7, 10, 2, 5, 8, 11]], ["CA", 3, 4, 7], ["CA", 1, 3, 6], ["FU", 4, [0, 1, 2]], ["AN", 4, 0, 3], ["PR", 3, 0, "auto_unroll_max_step$64"], ["AN", 1, 3, 2], ["AN", 3, 21, 2], ["AN", 4, 9, 2]]]], "r": [[0.00216859, 0.00231388, 0.00211518], 0, 1.27214, 1698752740], "v": "v0.6"}
