{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604753623991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604753623996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 07 13:53:43 2020 " "Processing started: Sat Nov 07 13:53:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604753623996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753623996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_intro -c fpga_intro " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_intro -c fpga_intro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753623996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1604753624650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604753624650 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system2_1.qsys " "Elaborating Platform Designer system entity \"system2_1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604753631378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:54 Progress: Loading quartus/system2_1.qsys " "2020.11.07.13:53:54 Progress: Loading quartus/system2_1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753634082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:54 Progress: Reading input file " "2020.11.07.13:53:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753634493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:54 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.11.07.13:53:54 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753634562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Parameterizing module clk_0 " "2020.11.07.13:53:55 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Adding custom_PIO_0 \[custom_PIO 1.0\] " "2020.11.07.13:53:55 Progress: Adding custom_PIO_0 \[custom_PIO 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Parameterizing module custom_PIO_0 " "2020.11.07.13:53:55 Progress: Parameterizing module custom_PIO_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635330 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.11.07.13:53:55 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Parameterizing module jtag_uart_0 " "2020.11.07.13:53:55 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.11.07.13:53:55 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Parameterizing module nios2_gen2_0 " "2020.11.07.13:53:55 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.11.07.13:53:55 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Parameterizing module onchip_memory2_0 " "2020.11.07.13:53:55 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Building connections " "2020.11.07.13:53:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Parameterizing connections " "2020.11.07.13:53:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Validating " "2020.11.07.13:53:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.11.07.13:53:55 Progress: Done reading input file " "2020.11.07.13:53:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753635994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "System2_1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753636650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System2_1: Generating system2_1 \"system2_1\" for QUARTUS_SYNTH " "System2_1: Generating system2_1 \"system2_1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753637204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Custom_PIO_0: \"system2_1\" instantiated custom_PIO \"custom_PIO_0\" " "Custom_PIO_0: \"system2_1\" instantiated custom_PIO \"custom_PIO_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753640228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'system2_1_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'system2_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753640233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_1_jtag_uart_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0003_jtag_uart_0_gen//system2_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system2_1_jtag_uart_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0003_jtag_uart_0_gen//system2_1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753640233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'system2_1_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'system2_1_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753640500 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"system2_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"system2_1\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753640503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system2_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system2_1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753640991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system2_1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system2_1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753641016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_1_onchip_memory2_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0004_onchip_memory2_0_gen//system2_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system2_1_onchip_memory2_0 --dir=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/augus/AppData/Local/Temp/alt8573_3330260762742289591.dir/0004_onchip_memory2_0_gen//system2_1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604753