{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590580041757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590580041758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 27 20:47:21 2020 " "Processing started: Wed May 27 20:47:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590580041758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1590580041758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1590580041758 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1590580042061 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1590580042061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_project.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_project.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_project-behavior " "Found design unit 1: testbench_project-behavior" {  } { { "vhdl/testbench_project.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/testbench_project.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050905 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_project " "Found entity 1: testbench_project" {  } { { "vhdl/testbench_project.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/testbench_project.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "vhdl/ALU.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/ALU.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050907 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "vhdl/ALU.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-behavioural " "Found design unit 1: Decoder-behavioural" {  } { { "vhdl/decoder.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/decoder.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "vhdl/decoder.vhdl" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/decoder.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/instructionregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/instructionregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionRegister-behavioral " "Found design unit 1: InstructionRegister-behavioral" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050910 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "vhdl/InstructionRegister.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/InstructionRegister.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-Behavior " "Found design unit 1: reg_file-Behavior" {  } { { "vhdl/reg_file.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/reg_file.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050912 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "vhdl/reg_file.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/reg_file.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputsig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputsig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputsig-behavioural " "Found design unit 1: outputsig-behavioural" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050914 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputsig " "Found entity 1: outputsig" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/next_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/next_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 next_state-behavioural " "Found design unit 1: next_state-behavioural" {  } { { "vhdl/next_state.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/next_state.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050916 ""} { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "vhdl/next_state.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/next_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-behavioural " "Found design unit 1: FSM-behavioural" {  } { { "vhdl/FSM.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050918 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "vhdl/FSM.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590580050918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1590580050918 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "o_branch_in_instruction_register outputsig.vhd(147) " "VHDL error at outputsig.vhd(147): object \"o_branch_in_instruction_register\" is used but not declared" {  } { { "vhdl/outputsig.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Project/vhdl/outputsig.vhd" 147 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1590580050919 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590580050998 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 27 20:47:30 2020 " "Processing ended: Wed May 27 20:47:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590580050998 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590580050998 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590580050998 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590580050998 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 1  " "Quartus Prime Flow was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1590580051614 ""}
