Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls opened at Sat Nov 01 13:22:22 CST 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-1998@%s%s ./host /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 
WARNING: [HLS 200-1998] cannot find relative file path './host' in directory(s): /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(6)
Execute     add_files /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp 
INFO: [HLS 200-10] Adding design file '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(7)
Execute     add_files /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(9)
Execute     add_files -tb /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I ./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I ./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(10)
Execute     add_files -tb /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=kernel_cholesky_0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=kernel_cholesky_0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(8)
Execute     set_top kernel_cholesky_0 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'clock=7.0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'clock=7.0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(3)
Execute     create_clock -period 7.0 
Execute       ap_set_clock -name default -period 7 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(4)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=impl' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(16)
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(17)
Execute     config_export -rtl=verilog 
Execute   apply_ini /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg484-1' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg484-1' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline(1)
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.29 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Command   apply_ini done; 1.36 sec.
Execute   ::AP::init_summary_file csynth-ip 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     send_msg_by_id WARNING @200-1998@%s%s ../../host /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/solution /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 
WARNING: [HLS 200-1998] cannot find relative file path '../../host' in directory(s): /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/solution /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2.32 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.43 seconds; current allocated memory: 659.203 MB.
Execute       set_directive_top kernel_cholesky_0 -name=kernel_cholesky_0 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file '../kernel/kernel_cholesky_0.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../kernel/kernel_cholesky_0.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../kernel/kernel_cholesky_0.cpp -foptimization-record-file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/all.directive.json -E -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=7 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/clang.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/.systemc_flag -fix-errors /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/all.directive.json -fix-errors /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.05 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 3.81 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=7 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'info' (/home/yxh/fpga-amd2025/solver/L1/include/hw/../../../L2/include/hw/MatrixDecomposition/potrf.hpp:170:39)
WARNING: [HLS 207-5292] unused parameter 'rows' (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:70:38)
WARNING: [HLS 207-5292] unused parameter 'cols' (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:70:54)
WARNING: [HLS 207-5292] unused parameter 'x' (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:70:62)
WARNING: [HLS 207-5292] unused parameter 'x' (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:76:78)
WARNING: [HLS 207-5292] unused parameter 'x' (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:87:76)
WARNING: [HLS 207-5292] unused parameter 'extra_pass' (/home/yxh/fpga-amd2025/solver/L1/include/./hw/qrf.hpp:306:21)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.59 seconds. CPU system time: 0.74 seconds. Elapsed time: 13.32 seconds; current allocated memory: 667.578 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.g.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.84 sec.
Execute       run_link_or_opt -opt -out /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 -reflow-float-conversion -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.36 sec.
Execute       run_link_or_opt -out /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel_cholesky_0 -mllvm -hls-db-dir -mllvm /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=7 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.7 -x ir /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 14,894 Compile/Link /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,894 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,698 Unroll/Inline (step 1) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,698 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,972 Unroll/Inline (step 2) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,972 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,124 Unroll/Inline (step 3) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,124 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,068 Unroll/Inline (step 4) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,041 Array/Struct (step 1) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,041 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,041 Array/Struct (step 2) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,041 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,043 Array/Struct (step 3) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,043 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,066 Array/Struct (step 4) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,066 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,074 Array/Struct (step 5) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,063 Performance (step 1) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,063 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,056 Performance (step 2) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,056 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,117 Performance (step 3) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,117 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,087 Performance (step 4) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,087 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,080 HW Transforms (step 1) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,080 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,060 HW Transforms (step 2) /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,060 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> xf::solver::cholesky_real_part<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'void xf::solver::cholesky_diag_recip<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>&)' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:309:30)
INFO: [HLS 214-131] Inlining function 'int xf::solver::cholesky_sqrt_op<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:508:13)
INFO: [HLS 214-131] Inlining function 'void xf::solver::cholesky_diag_recip<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:517:9)
WARNING: [HLS 214-366] Duplicating function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484:7)
WARNING: [HLS 214-366] Duplicating function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.282.292)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:83:18)
WARNING: [HLS 214-366] Duplicating function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:353:10)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.24)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.252.259)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.24)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.302)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.302)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.273.279)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::real(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.252)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:258:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&) (.252.259)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.539)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.539)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:119:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.24)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.282.292)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.282.292)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.537)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:324:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:324:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'void xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:324:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.356.376.382)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.356.376.382)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.356.376.382)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.186.195)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.183.192)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:343:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.183.192)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:351:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag() (.143)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:96:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.177.326.346)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.177.326.346)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.177.204)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.177.204)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.174.201)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::x_complex(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&, ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:75:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&) (.24)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.282.292.538)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.276.282.292.538)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-=(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:244:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag()' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex(ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&, ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:57:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:82:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=(ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.273.279)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator-()' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&) (.537)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator+=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >& hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> > const&) (.174.201)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >::operator=(ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator-(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >& hls::x_complex<ap_fixed<17, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator=<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >(hls::x_complex<ap_fixed<32, 2, (ap_q_mode)4, (ap_o_mode)0, 0> > const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::real(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >::imag(ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> const&)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrtf(float)' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::real() const' into 'int xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:443:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::choleskyTop<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >(hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > const (*) [3], hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > (*) [3])' into 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:697:0)
INFO: [HLS 214-178] Inlining function 'int xf::solver::cholesky<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > >(hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&, hls::stream<hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, 0>&)' into 'kernel_cholesky_0' (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixLStrm' with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'matrixAStrm' with compact=bit mode in 32-bits (../kernel/kernel_cholesky_0.cpp:24:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'col_loop'. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469:9)
INFO: [HLS 214-421] Automatically partitioning small array 'L_internal.re' completely based on array size. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)
INFO: [HLS 214-421] Automatically partitioning small array 'L_internal.im' completely based on array size. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)
INFO: [HLS 214-421] Automatically partitioning small array 'diag_internal' completely based on array size. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447:43)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'L_internal.im' due to pipeline pragma (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'L_internal.re' due to pipeline pragma (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'diag_internal' due to pipeline pragma (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447:43)
INFO: [HLS 214-248] Applying array_partition to 'L_internal.re': Complete partitioning on dimension 1. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)
INFO: [HLS 214-248] Applying array_partition to 'L_internal.im': Complete partitioning on dimension 1. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16)
INFO: [HLS 214-248] Applying array_partition to 'diag_internal': Complete partitioning on dimension 1. (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:447:43)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.82 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.39 seconds; current allocated memory: 670.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 670.738 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel_cholesky_0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.0.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 673.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.1.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.2.prechk.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 677.859 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.g.1.bc to /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.1.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 1 for loop 'sum_loop' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:482:9) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >'.
INFO: [XFORM 203-602] Inlining function 'xf::solver::cholesky_prod_sum_mult<ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<33, 17, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<34, 2, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)0, 0> >::operator*=' into 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (/tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:121->/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:493) automatically.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.1.tmp.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:449:38) to (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:310:9) in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:13:9)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 703.176 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.2.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'read_matrix_rows'(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702:5) and 'read_matrix_cols'(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704:9) in function 'kernel_cholesky_0' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'write_matrix_rows'(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713:5) and 'write_matrix_cols'(/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715:9) in function 'kernel_cholesky_0' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_matrix_rows' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702:5) in function 'kernel_cholesky_0'.
INFO: [XFORM 203-541] Flattening a loop nest 'write_matrix_rows' (/home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713:5) in function 'kernel_cholesky_0'.
Execute           auto_get_db
Command         transform done; 0.11 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.3.bc -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 736.887 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.39 sec.
Command     elaborate done; 21.1 sec.
Execute     ap_eval exec zip -j /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel_cholesky_0' ...
Execute       ap_set_top_model kernel_cholesky_0 
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'.
WARNING: [SYN 201-103] Legalizing function name 'choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>' to 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
Execute       get_model_list kernel_cholesky_0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel_cholesky_0 
Execute       preproc_iomode -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       preproc_iomode -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       preproc_iomode -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       preproc_iomode -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       get_model_list kernel_cholesky_0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols kernel_cholesky_0
INFO-FLOW: Configuring Module : kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols ...
Execute       set_default_model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       apply_spec_resource_limit kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
INFO-FLOW: Configuring Module : choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       apply_spec_resource_limit choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO-FLOW: Configuring Module : choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       apply_spec_resource_limit choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO-FLOW: Configuring Module : kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols ...
Execute       set_default_model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       apply_spec_resource_limit kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
INFO-FLOW: Configuring Module : kernel_cholesky_0 ...
Execute       set_default_model kernel_cholesky_0 
Execute       apply_spec_resource_limit kernel_cholesky_0 
INFO-FLOW: Model list for preprocess: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols kernel_cholesky_0
INFO-FLOW: Preprocessing Module: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols ...
Execute       set_default_model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       cdfg_preprocess -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
INFO-FLOW: Preprocessing Module: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       cdfg_preprocess -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO-FLOW: Preprocessing Module: choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> ...
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       cdfg_preprocess -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO-FLOW: Preprocessing Module: kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols ...
Execute       set_default_model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       cdfg_preprocess -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
INFO-FLOW: Preprocessing Module: kernel_cholesky_0 ...
Execute       set_default_model kernel_cholesky_0 
Execute       cdfg_preprocess -model kernel_cholesky_0 
Execute       rtl_gen_preprocess kernel_cholesky_0 
INFO-FLOW: Model list for synthesis: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols kernel_cholesky_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       schedule -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_matrix_rows_read_matrix_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'read_matrix_rows_read_matrix_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 737.684 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.
Execute       set_default_model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       bind -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 737.684 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.bind.adb -f 
INFO-FLOW: Finish binding kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       schedule -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sum_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'sum_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 737.934 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.sched.adb -f 
INFO-FLOW: Finish scheduling choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_.
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       bind -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 737.934 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.bind.adb -f 
INFO-FLOW: Finish binding choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       schedule -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 744.531 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.sched.adb -f 
INFO-FLOW: Finish scheduling choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>.
Execute       set_default_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       bind -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 744.531 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.bind.adb -f 
INFO-FLOW: Finish binding choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       schedule -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_matrix_rows_write_matrix_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'write_matrix_rows_write_matrix_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 744.531 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.
Execute       set_default_model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       bind -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.531 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.bind.adb -f 
INFO-FLOW: Finish binding kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel_cholesky_0 
Execute       schedule -model kernel_cholesky_0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 744.531 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_cholesky_0.
Execute       set_default_model kernel_cholesky_0 
Execute       bind -model kernel_cholesky_0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.531 MB.
Execute       syn_report -verbosereport -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.bind.adb -f 
INFO-FLOW: Finish binding kernel_cholesky_0.
Execute       get_model_list kernel_cholesky_0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ 
Execute       rtl_gen_preprocess choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> 
Execute       rtl_gen_preprocess kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       rtl_gen_preprocess kernel_cholesky_0 
INFO-FLOW: Model list for RTL generation: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols kernel_cholesky_0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols' pipeline 'read_matrix_rows_read_matrix_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 744.531 MB.
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -style xilinx -f -lang vhdl -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/vhdl/kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       gen_rtl kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -style xilinx -f -lang vlog -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
Execute       syn_report -csynth -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -f -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.adb 
Execute       db_write -model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -bindview -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols -p /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s' pipeline 'sum_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 746.316 MB.
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -style xilinx -f -lang vhdl -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/vhdl/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -style xilinx -f -lang vlog -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s 
Execute       syn_report -csynth -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -f -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.adb 
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -bindview -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_ -p /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_32s_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_17_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2s_2s_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_34s_33s_67_3_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_34ns_17s_34_38_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_34_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 753.660 MB.
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -style xilinx -f -lang vhdl -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/vhdl/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s 
Execute       gen_rtl choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -style xilinx -f -lang vlog -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/verilog/kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s 
Execute       syn_report -csynth -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -f -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.adb 
Execute       db_write -model choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -bindview -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >> -p /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -top_prefix kernel_cholesky_0_ -sub_prefix kernel_cholesky_0_ -mg_file /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols' pipeline 'write_matrix_rows_write_matrix_cols' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 767.754 MB.
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -style xilinx -f -lang vhdl -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/vhdl/kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       gen_rtl kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -style xilinx -f -lang vlog -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/verilog/kernel_cholesky_0_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
Execute       syn_report -csynth -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -f -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.adb 
Execute       db_write -model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -bindview -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols -p /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_cholesky_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel_cholesky_0 -top_prefix  -sub_prefix kernel_cholesky_0_ -mg_file /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixAStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_cholesky_0/matrixLStrm' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_cholesky_0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_cholesky_0'.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_A_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_cholesky_0_L_re_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 767.754 MB.
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel_cholesky_0 -istop -style xilinx -f -lang vhdl -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/vhdl/kernel_cholesky_0 
Execute       gen_rtl kernel_cholesky_0 -istop -style xilinx -f -lang vlog -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/verilog/kernel_cholesky_0 
Execute       syn_report -csynth -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/kernel_cholesky_0_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/kernel_cholesky_0_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model kernel_cholesky_0 -f -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.adb 
Execute       db_write -model kernel_cholesky_0 -bindview -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel_cholesky_0 -p /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0 
Execute       export_constraint_db -f -tool general -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.constraint.tcl 
Execute       syn_report -designview -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.design.xml 
Execute       syn_report -csynthDesign -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth.rpt -MHOut /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel_cholesky_0 -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.protoinst 
Execute       sc_get_clocks kernel_cholesky_0 
Execute       sc_get_portdomain kernel_cholesky_0 
INFO-FLOW: Model list for RTL component generation: kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>_Pipeline_sum_} {choleskyAlt<false,3,choleskyTraits,x_complex,x_complex<ap_fixed >>} kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols kernel_cholesky_0
INFO-FLOW: Handling components in module [kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols] ... 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s] ... 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_16_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_16_1_1
INFO-FLOW: Found component kernel_cholesky_0_mul_16s_16s_32_1_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_16s_16s_32_1_1
INFO-FLOW: Found component kernel_cholesky_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s] ... 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component kernel_cholesky_0_mul_34s_33s_67_3_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_34s_33s_67_3_1
INFO-FLOW: Found component kernel_cholesky_0_mul_2s_2s_3_1_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_2s_2s_3_1_1
INFO-FLOW: Found component kernel_cholesky_0_mul_2s_2s_2_1_1.
INFO-FLOW: Append model kernel_cholesky_0_mul_2s_2s_2_1_1
INFO-FLOW: Found component kernel_cholesky_0_ctlz_17_17_1_1.
INFO-FLOW: Append model kernel_cholesky_0_ctlz_17_17_1_1
INFO-FLOW: Found component kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1.
INFO-FLOW: Append model kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_34_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO-FLOW: Found component kernel_cholesky_0_sparsemux_7_2_1_1_1.
INFO-FLOW: Append model kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO-FLOW: Found component kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1.
INFO-FLOW: Append model kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1
INFO-FLOW: Handling components in module [kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols] ... 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_cholesky_0] ... 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.compgen.tcl 
INFO-FLOW: Found component kernel_cholesky_0_A_re_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cholesky_0_A_re_RAM_AUTO_1R1W
INFO-FLOW: Found component kernel_cholesky_0_L_re_RAM_AUTO_1R1W.
INFO-FLOW: Append model kernel_cholesky_0_L_re_RAM_AUTO_1R1W
INFO-FLOW: Append model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
INFO-FLOW: Append model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
INFO-FLOW: Append model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO-FLOW: Append model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
INFO-FLOW: Append model kernel_cholesky_0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_sparsemux_7_2_16_1_1 kernel_cholesky_0_mul_16s_16s_32_1_1 kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1 kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1 kernel_cholesky_0_mul_34s_33s_67_3_1 kernel_cholesky_0_mul_2s_2s_3_1_1 kernel_cholesky_0_mul_2s_2s_2_1_1 kernel_cholesky_0_ctlz_17_17_1_1 kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1 kernel_cholesky_0_sparsemux_7_2_34_1_1 kernel_cholesky_0_sparsemux_7_2_1_1_1 kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1 kernel_cholesky_0_flow_control_loop_pipe_sequential_init kernel_cholesky_0_A_re_RAM_AUTO_1R1W kernel_cholesky_0_L_re_RAM_AUTO_1R1W kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols kernel_cholesky_0
INFO-FLOW: Generating /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_16_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_16s_16s_32_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_34s_33s_67_3_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_2s_2s_3_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_mul_2s_2s_2_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_ctlz_17_17_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_34_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sparsemux_7_2_1_1_1
INFO-FLOW: To file: write model kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1
INFO-FLOW: To file: write model kernel_cholesky_0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel_cholesky_0_A_re_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cholesky_0_L_re_RAM_AUTO_1R1W
INFO-FLOW: To file: write model kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
INFO-FLOW: To file: write model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
INFO-FLOW: To file: write model choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
INFO-FLOW: To file: write model kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
INFO-FLOW: To file: write model kernel_cholesky_0
INFO-FLOW: Generating /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/vhdl' dstVlogDir='/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/vlog' tclDir='/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db' modelList='kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_sparsemux_7_2_16_1_1
kernel_cholesky_0_mul_16s_16s_32_1_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1
kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1
kernel_cholesky_0_mul_34s_33s_67_3_1
kernel_cholesky_0_mul_2s_2s_3_1_1
kernel_cholesky_0_mul_2s_2s_2_1_1
kernel_cholesky_0_ctlz_17_17_1_1
kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
kernel_cholesky_0_sparsemux_7_2_34_1_1
kernel_cholesky_0_sparsemux_7_2_1_1_1
kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_A_re_RAM_AUTO_1R1W
kernel_cholesky_0_L_re_RAM_AUTO_1R1W
kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
kernel_cholesky_0
' expOnly='0'
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.compgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.compgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.compgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.compgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 768.465 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel_cholesky_0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_sparsemux_7_2_16_1_1
kernel_cholesky_0_mul_16s_16s_32_1_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1
kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1
kernel_cholesky_0_mul_34s_33s_67_3_1
kernel_cholesky_0_mul_2s_2s_3_1_1
kernel_cholesky_0_mul_2s_2s_2_1_1
kernel_cholesky_0_ctlz_17_17_1_1
kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
kernel_cholesky_0_sparsemux_7_2_34_1_1
kernel_cholesky_0_sparsemux_7_2_1_1_1
kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_A_re_RAM_AUTO_1R1W
kernel_cholesky_0_L_re_RAM_AUTO_1R1W
kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
kernel_cholesky_0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.compgen.dataonly.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.tbgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.tbgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.tbgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.tbgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.constraint.tcl 
Execute       sc_get_clocks kernel_cholesky_0 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/misc/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute       source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/misc/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST kernel_cholesky_0 MODULE2INSTS {kernel_cholesky_0 kernel_cholesky_0 kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427 kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62} INST2MODULE {kernel_cholesky_0 kernel_cholesky_0 grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44 kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427 choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62 kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols} INSTDATA {kernel_cholesky_0 {DEPTH 1 CHILDREN {grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44 grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62}} grp_kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols_fu_44 {DEPTH 2 CHILDREN {}} grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s_fu_54 {DEPTH 2 CHILDREN grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427} grp_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s_fu_427 {DEPTH 3 CHILDREN {}} grp_kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols_fu_62 {DEPTH 2 CHILDREN {}}} MODULEDATA {kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln702_fu_114_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702 VARIABLE icmp_ln702 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln702_1_fu_120_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702 VARIABLE add_ln702_1 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln702_fu_137_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702 VARIABLE add_ln702 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln704_fu_143_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704 VARIABLE icmp_ln704 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln702_fu_149_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702 VARIABLE select_ln702 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln702_1_fu_157_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:702 VARIABLE select_ln702_1 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln704_fu_165_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:704 VARIABLE add_ln704 LOOP read_matrix_rows_read_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln481_1_fu_226_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481 VARIABLE xor_ln481_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_fu_238_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:484 VARIABLE add_ln484 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U4 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259 VARIABLE tmp_re LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_16_1_1_U5 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:259 VARIABLE tmp_im LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_re_5_fu_276_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:260 VARIABLE tmp_re_5 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp_im_5_fu_282_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:261 VARIABLE tmp_im_5 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln352_fu_297_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352 VARIABLE icmp_ln352 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_re_2_fu_303_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352 VARIABLE tmp_re_2 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_im_2_fu_309_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:352 VARIABLE tmp_im_2 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln345_fu_315_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE sub_ln345 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U6 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE mul_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln99_fu_420_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE icmp_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_fu_432_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE or_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_fu_438_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE and_ln99 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U7 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE mul_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln100_fu_455_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE icmp_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_fu_467_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE or_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_fu_473_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE and_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U8 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101 VARIABLE mul_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln101_fu_486_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101 VARIABLE icmp_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln101_fu_498_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101 VARIABLE or_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln101_fu_504_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:101 VARIABLE and_ln101 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U9 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102 VARIABLE mul_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln102_fu_521_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102 VARIABLE icmp_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln102_fu_533_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102 VARIABLE or_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln102_fu_539_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:102 VARIABLE and_ln102 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_fu_549_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE select_ln100 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_557_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE add_ln103 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_3_fu_563_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE add_ln103_3 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_1_fu_631_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE add_ln180_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_637_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE add_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln180_fu_663_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE xor_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln180_fu_669_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE and_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln180_1_fu_675_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE xor_ln180_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln180_fu_681_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE select_ln180 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_5_fu_689_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:180 VARIABLE tmp2_re_5 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_1_fu_705_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE add_ln181_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_711_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE add_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln181_fu_737_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE xor_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln181_fu_743_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE and_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln181_1_fu_749_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE xor_ln181_1 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln181_fu_755_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE select_ln181 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_im_4_fu_763_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:181 VARIABLE tmp2_im_4 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln481_fu_232_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:481 VARIABLE xor_ln481 LOOP sum_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false}} AREA {DSP 4 BRAM 0 URAM 0}} choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln463_fu_476_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463 VARIABLE icmp_ln463 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_482_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:463 VARIABLE i_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_582_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:506 VARIABLE sub_ln506 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_sub1_fu_488_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:464 VARIABLE i_sub1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2s_2s_3_1_1_U29 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE mul_ln465 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln465_fu_504_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE sub_ln465 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_514_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE add_ln465 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln465_1_fu_532_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE sub_ln465_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln465_2_fu_595_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE sub_ln465_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln465_fu_600_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE select_ln465 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_2_fu_610_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE add_ln465_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_1_fu_615_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:465 VARIABLE add_ln465_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln469_fu_631_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469 VARIABLE icmp_ln469 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_1_fu_636_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:469 VARIABLE j_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln501_fu_677_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:501 VARIABLE add_ln501 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_sub1_fu_686_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:471 VARIABLE j_sub1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2s_2s_2_1_1_U30 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472 VARIABLE mul_ln472 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln472_fu_698_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472 VARIABLE xor_ln472 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_fu_708_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:472 VARIABLE add_ln472 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln345_fu_743_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE sub_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln490_fu_722_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490 VARIABLE icmp_ln490 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME B_fu_728_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:490 VARIABLE B LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_34s_33s_67_3_1_U27 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE mul_ln326 LOOP col_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln326_fu_884_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE icmp_ln326 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln326_fu_954_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE or_ln326 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_fu_959_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln326_fu_969_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE add_ln326 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln326_fu_983_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE xor_ln326 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_1_fu_989_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln326_1_fu_889_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE icmp_ln326_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln326_2_fu_894_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE icmp_ln326_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln326_3_fu_899_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE icmp_ln326_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln326_fu_1002_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE select_ln326 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln326_1_fu_1008_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE xor_ln326_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_2_fu_1014_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln326_1_fu_1019_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE select_ln326_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_3_fu_1026_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln326_2_fu_1031_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE xor_ln326_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln326_1_fu_1037_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE or_ln326_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln326_3_fu_1043_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE xor_ln326_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_4_fu_1048_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_5_fu_1054_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln326_3_fu_1060_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE or_ln326_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln326_4_fu_1066_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE xor_ln326_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln326_6_fu_1072_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE and_ln326_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln326_2_fu_1242_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE select_ln326_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln326_2_fu_1077_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE or_ln326_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_re_12_fu_1249_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:326 VARIABLE tmp_re_12 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_34s_33s_67_3_1_U28 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE mul_ln327 LOOP col_loop BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln327_fu_904_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE icmp_ln327 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_fu_1113_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE or_ln327 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_fu_1118_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln327_fu_1128_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE add_ln327 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_fu_1142_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE xor_ln327 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_1_fu_1148_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln327_1_fu_909_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE icmp_ln327_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln327_2_fu_914_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE icmp_ln327_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln327_3_fu_919_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE icmp_ln327_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln327_fu_1161_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE select_ln327 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_1_fu_1167_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE xor_ln327_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_2_fu_1173_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln327_1_fu_1178_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE select_ln327_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_3_fu_1185_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_2_fu_1190_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE xor_ln327_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_1_fu_1196_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE or_ln327_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_3_fu_1202_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE xor_ln327_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_4_fu_1207_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_5_fu_1213_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_3_fu_1219_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE or_ln327_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln327_4_fu_1225_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE xor_ln327_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln327_6_fu_1231_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE and_ln327_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln327_2_fu_1255_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE select_ln327_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln327_2_fu_1236_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE or_ln327_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME new_L_off_diag_im_fu_1262_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:327 VARIABLE new_L_off_diag_im LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_1_fu_1298_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE icmp_ln59_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_1_fu_1320_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_3_fu_1326_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_1336_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE add_ln59_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_1_fu_1432_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_4_fu_1437_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_2_fu_1442_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_3_fu_1447_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_4_fu_1454_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_3_fu_1461_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_2_fu_1466_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_4_fu_1471_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_3_fu_1477_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_6_fu_1482_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_7_fu_1488_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_14_fu_1493_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_14 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_8_fu_1499_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_5_fu_1504_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_4_fu_1512_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_20_fu_1518_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE tmp2_re_20 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_2_fu_1380_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE icmp_ln59_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_5_fu_1402_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_5 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_9_fu_1408_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_2_fu_1418_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE add_ln59_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_6_fu_1525_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_10_fu_1530_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_10 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_7_fu_1535_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_7_fu_1540_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_8_fu_1547_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_8_fu_1554_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_6_fu_1559_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_9_fu_1564_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_7_fu_1570_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_7 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_12_fu_1575_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_12 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_13_fu_1581_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_13 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_15_fu_1586_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_15 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_14_fu_1592_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_14 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_9_fu_1597_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_9 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_8_fu_1605_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_8 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_im_6_fu_1611_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE tmp2_im_6 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln345_1_fu_1622_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE sub_ln345_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln345_fu_1648_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE xor_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln345_fu_1654_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE and_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln345_1_fu_1660_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE xor_ln345_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln345_fu_1666_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE select_ln345 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_im_fu_1674_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:345 VARIABLE tmp_im LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U32 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE mul_ln99 LOOP col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln99_fu_1817_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE icmp_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_fu_1829_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE or_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_fu_1835_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE and_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_1_fu_1845_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE tmp1_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_fu_1859_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE xor_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_1_fu_1865_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE and_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_1_fu_1870_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE xor_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_fu_1875_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE select_ln99 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_1_fu_1882_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE select_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_2_fu_1889_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE xor_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_1_fu_1894_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE or_ln99_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_3_fu_1900_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE xor_ln99_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_2_fu_1906_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE or_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_2_fu_1912_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE and_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_3_fu_1918_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE and_ln99_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln99_4_fu_1924_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE xor_ln99_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln99_4_fu_2028_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE and_ln99_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_2_fu_2032_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE select_ln99_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln99_3_fu_2039_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE or_ln99_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp1_2_fu_2044_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:99 VARIABLE tmp1_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16s_32_1_1_U31 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE mul_ln100 LOOP col_loop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln100_fu_1759_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE icmp_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_fu_1771_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE or_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_fu_1777_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE and_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_1787_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE tmp2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_fu_1930_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE xor_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_1_fu_1935_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE and_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_1_fu_1940_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE xor_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_fu_1945_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE select_ln100 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_1_fu_1952_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE select_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_2_fu_1959_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE xor_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_1_fu_1964_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE or_ln100_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_3_fu_1969_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE xor_ln100_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_2_fu_1975_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE or_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_2_fu_1980_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE and_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_3_fu_1986_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE and_ln100_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln100_4_fu_1991_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE xor_ln100_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln100_4_fu_1997_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE and_ln100_4 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln100_2_fu_2002_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE select_ln100_2 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln100_3_fu_2010_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE or_ln100_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_3_fu_2016_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:100 VARIABLE tmp2_3 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln103_fu_2058_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE sub_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_fu_2080_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE xor_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln103_fu_2086_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE and_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln103_1_fu_2092_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE xor_ln103_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_fu_2102_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE select_ln103 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln103_1_fu_2114_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:103 VARIABLE select_ln103_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_2134_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189 VARIABLE add_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln189_fu_2160_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189 VARIABLE xor_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln189_fu_2166_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189 VARIABLE and_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln189_1_fu_2172_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189 VARIABLE xor_ln189_1 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln189_fu_2178_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189 VARIABLE select_ln189 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_21_fu_2186_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:189 VARIABLE tmp2_re_21 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln495_fu_734_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:495 VARIABLE add_ln495 LOOP col_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln223_fu_2234_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223 VARIABLE sub_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_fu_2260_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223 VARIABLE xor_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_fu_2266_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223 VARIABLE and_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_1_fu_2272_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223 VARIABLE xor_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_fu_2278_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223 VARIABLE select_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_22_fu_2286_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:223 VARIABLE tmp2_re_22 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_fu_2322_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE icmp_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_fu_2334_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_fu_2340_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_2350_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE add_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_1_fu_2364_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_fu_2369_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_2_fu_2374_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_fu_2380_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_1_fu_2388_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_23_fu_2396_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE tmp2_re_23 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln222_fu_2412_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE icmp_ln222 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln222_fu_2417_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE sub_ln222 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp_9_fu_2428_p1 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE select_ln222 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_17_17_1_1_U33 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE tmp_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_2440_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE add_ln222 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln222_fu_2452_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE shl_ln222 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln222_1_fu_2480_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE select_ln222_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln222_1_fu_2488_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE sub_ln222_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_1_fu_2497_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE add_ln222_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME af_fu_2529_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:222 VARIABLE af LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_16_no_dsp_1_U26 SOURCE /wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13 VARIABLE tmp_s LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_2_no_dsp_1_U25 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE pf LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln223_1_fu_2575_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE sub_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_2_fu_2589_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln223_fu_2581_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln223_2_fu_2594_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE sub_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln223_1_fu_2604_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_1_fu_2610_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE add_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln223_3_fu_2620_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE sub_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_3_fu_2626_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln223_2_fu_2733_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln223_3_fu_2738_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_6_fu_2743_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln223_fu_2753_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE ashr_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_4_fu_2762_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln223_4_fu_2638_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln223_5_fu_2770_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln223_fu_2778_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE shl_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_5_fu_2783_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_2_fu_2644_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE add_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_54ns_32s_1_1_1_U34 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE tmp_23 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond64_i_fu_2875_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE cond64_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln223_6_fu_2791_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_3_fu_2662_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE add_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln223_7_fu_2668_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln223_4_fu_2678_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE sub_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_9_fu_2796_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln223_2_fu_2806_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE lshr_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_18_fu_2812_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_18 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln223_8_fu_2817_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cond86_i_fu_2880_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE cond86_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_fu_2894_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_1_fu_2900_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_4_fu_2910_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE add_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_2_fu_2923_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_4_fu_2929_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_2_fu_2934_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_34_1_1_U36 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE ref_tmp_i_i_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_12_fu_2964_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME carry_1_i_fu_2970_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE carry_1_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_10_fu_2823_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln223_9_fu_2976_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_6_fu_2684_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE add_ln223_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_7_fu_2846_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE add_ln223_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln223_10_fu_2694_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_11_fu_2989_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln223_11_fu_2708_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE bitselect PRAGMA {} RTLNAME bitselect_1ns_54ns_32s_1_1_1_U35 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE tobool133_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op bitselect} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME lD_0_i_fu_2722_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE lD_0_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln223_12_fu_2994_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln223_13_fu_2999_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME neg_src_0_i_fu_3184_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln223_fu_2859_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE lshr_ln223 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln223_1_fu_2864_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE lshr_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln223_14_fu_3004_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_12_fu_3015_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Range2_all_ones_1_i_fu_3021_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE Range2_all_ones_1_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_4_fu_3043_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME Range1_all_ones_2_i_fu_3088_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_3_fu_3051_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln223_15_fu_3029_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME Range1_all_zeros_2_i_fu_3106_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln223_16_fu_3034_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln223_17_fu_2870_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE icmp_ln223_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME Range1_all_zeros_2_i_fu_3106_p6 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_13_fu_3065_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_6_fu_3070_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_13_fu_3075_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U37 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE Range1_all_ones_2_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U38 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE Range1_all_zeros_2_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_7_fu_3126_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_2_fu_3133_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223_2 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_7_fu_3138_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond192_i_fu_3143_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE cond192_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_8_fu_3150_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME neg_src_0_i_fu_3184_p4 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_icmp_ln223_10136_fu_3161_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE not_icmp_ln223_10136 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME deleted_ones_0_i_fu_3166_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE deleted_ones_0_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_14_fu_3172_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_14 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_1_1_1_U39 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE neg_src_0_i LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_7_fu_3204_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_7 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_15_fu_3210_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_3_fu_3215_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_8_fu_3220_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_9_fu_3225_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_10_fu_3231_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_9_fu_3236_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_11_fu_3242_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_4_fu_3248_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223_4 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME new_L_diag_re_s_fu_3290_p4 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE select_ln223_8 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_5_fu_3254_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE or_ln223_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln223_10_fu_3258_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE xor_ln223_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_16_fu_3264_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln223_17_fu_3270_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE and_ln223_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_34_1_1_U40 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:223 VARIABLE new_L_diag_re_s LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME return_code_1_fu_3483_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:217 VARIABLE return_code_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln59_3_fu_3338_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE icmp_ln59_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_9_fu_3360_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_9 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_5_fu_3366_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_3_fu_3376_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE add_ln59_3 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_5_fu_3390_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_5 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_11_fu_3395_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_10_fu_3400_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_6_fu_3405_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_6 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_10_fu_3412_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_11_fu_3419_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_10_fu_3424_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_10 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_12_fu_3429_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_11_fu_3435_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_15_fu_3440_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_15 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_16_fu_3446_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_16 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln59_13_fu_3451_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE xor_ln59_13 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln59_17_fu_3457_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE and_ln59_17 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln59_11_fu_3462_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE select_ln59_11 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln59_12_fu_3470_p2 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE or_ln59_12 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME tmp2_re_24_fu_3476_p3 SOURCE /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_x_complex.h:59 VARIABLE tmp2_re_24 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln310_fu_3497_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:310 VARIABLE icmp_ln310 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_seq LATENCY 37 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_34ns_17s_34_38_seq_1_U41 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313 VARIABLE sdiv_ln313 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln313_fu_3532_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313 VARIABLE xor_ln313 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln313_fu_3538_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313 VARIABLE and_ln313 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_3544_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313 VARIABLE select_ln313 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln313_1_fu_3552_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313 VARIABLE xor_ln313_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_1_fu_3558_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:313 VARIABLE select_ln313_1 LOOP row_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 14 BRAM 0 URAM 0}} kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln713_fu_111_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713 VARIABLE icmp_ln713 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_1_fu_117_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713 VARIABLE add_ln713_1 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln713_fu_134_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713 VARIABLE add_ln713 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln715_fu_140_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715 VARIABLE icmp_ln715 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln713_fu_146_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713 VARIABLE select_ln713 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln713_1_fu_154_p3 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:713 VARIABLE select_ln713_1 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln715_fu_162_p2 SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:715 VARIABLE add_ln715 LOOP write_matrix_rows_write_matrix_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_cholesky_0 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_re_U SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698 VARIABLE A_re LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME A_im_U SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:698 VARIABLE A_im LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_re_U SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699 VARIABLE L_re LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME L_im_U SOURCE /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:699 VARIABLE L_im LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 9 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true}} AREA {DSP 14 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location ../../../include/hw/cholesky.hpp:446:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16 msg_body {array_partition dim=1 type=complete  variable=L_internal.re 1 xf::solver::choleskyAlt<false, 3, xf::solver::choleskyTraits<false, 3, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> >, hls::x_complex<ap_fixed<16, 1, (ap_q_mode)4, (ap_o_mode)3, 0> > > /home/yxh/fpga-amd2025/solver/L1/include/hw/cholesky.hpp:446:16 L_internal.re}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 777.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_cholesky_0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_cholesky_0.
Execute       syn_report -model kernel_cholesky_0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 159.22 MHz
Command     autosyn done; 1.4 sec.
Command   csynth_design done; 22.55 sec.
Execute   export_design -flow none -format ip_catalog 
Execute     config_export -flow=none -format=ip_catalog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=kernel_cholesky_0 xml_exists=0
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to kernel_cholesky_0
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=22 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_sparsemux_7_2_16_1_1
kernel_cholesky_0_mul_16s_16s_32_1_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1
kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1
kernel_cholesky_0_mul_34s_33s_67_3_1
kernel_cholesky_0_mul_2s_2s_3_1_1
kernel_cholesky_0_mul_2s_2s_2_1_1
kernel_cholesky_0_ctlz_17_17_1_1
kernel_cholesky_0_bitselect_1ns_54ns_32s_1_1_1
kernel_cholesky_0_sparsemux_7_2_34_1_1
kernel_cholesky_0_sparsemux_7_2_1_1_1
kernel_cholesky_0_sdiv_34ns_17s_34_38_seq_1
kernel_cholesky_0_flow_control_loop_pipe_sequential_init
kernel_cholesky_0_A_re_RAM_AUTO_1R1W
kernel_cholesky_0_L_re_RAM_AUTO_1R1W
kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s
choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s
kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols
kernel_cholesky_0
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.compgen.dataonly.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_read_matrix_rows_read_matrix_cols.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_s.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.constraint.tcl 
Execute     sc_get_clocks kernel_cholesky_0 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/misc/kernel_cholesky_0_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/misc/kernel_cholesky_0_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.constraint.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s hls/kernel_cholesky_0.zip 
INFO: [HLS 200-802] Generated output file hls/kernel_cholesky_0.zip
Command   export_design done; 11.82 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 /tools/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls opened at Sat Nov 01 13:23:04 CST 2025
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.32 sec.
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.39 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.4 sec.
Execute   apply_ini /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg 
Execute     send_msg_by_id WARNING @200-1998@%s%s ./host /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 
WARNING: [HLS 200-1998] cannot find relative file path './host' in directory(s): /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(6)
Execute     add_files /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp 
INFO: [HLS 200-10] Adding design file '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(7)
Execute     add_files /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(9)
Execute     add_files -tb /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I ./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file_cflags=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp,-DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/ -I./ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/ -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/ -I/home/yxh/fpga-amd2025/solver/L1/tests/ -I/home/yxh/fpga-amd2025/solver/L1/include/ -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I ./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(10)
Execute     add_files -tb /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp -appendflags -cflags -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I./host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=kernel_cholesky_0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=kernel_cholesky_0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(8)
Execute     set_top kernel_cholesky_0 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(5)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'clock=7.0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'clock=7.0' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(3)
Execute     create_clock -period 7.0 
Execute       ap_set_clock -name default -period 7 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=10%' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=10%' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(4)
Execute     set_clock_uncertainty 10% 
Execute       ap_set_clock -name default -uncertainty 0.7 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.7ns.
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.flow=impl' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'vivado.flow=impl' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(16)
Execute     config_export -flow=impl 
Execute     send_msg_by_id INFO @200-1465@%s 'vivado.rtl=verilog' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls_config.cfg(17)
Execute     config_export -rtl=verilog 
Execute   apply_ini /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020-clg484-1' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020-clg484-1' from /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/config.cmdline(1)
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.12 sec.
Command   apply_ini done; 0.13 sec.
Execute   ::AP::init_summary_file cosim 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   cosim_design 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I../../host -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /tools/Xilinx/Vitis/2024.2/include -I include /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/test_cholesky.cpp.clang.autosim-tb.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/test_cholesky.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/test_cholesky.cpp /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/test_cholesky.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.96 sec.
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0 -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/host/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/. -I/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/. -I/home/yxh/fpga-amd2025/solver/L1/tests/. -I/home/yxh/fpga-amd2025/solver/L1/include/. -I/home/yxh/fpga-amd2025/solver/L1/include/hw -I/home/yxh/fpga-amd2025/solver/L2/include -I/home/yxh/fpga-amd2025/solver/../utils/L1/include/. -DMATRIX_DIM=3 -DMATRIX_LOWER_TRIANGULAR=0 -DSEL_ARCH=0 -D_DATA_PATH=/home/yxh/fpga-amd2025/solver/L1/tests/cholesky/datas/. -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -I /usr/include/x86_64-linux-gnu -I /tools/Xilinx/Vitis/2024.2/include -I include /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp -o /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp -std=gnu++14 -D__DSP48E1__ --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 > /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.autosim-tb.out.log 2> /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/kernel/kernel_cholesky_0.cpp /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp.tb.cpp std=gnu++14 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/kernel_cholesky_0.cpp_pre.cpp.tb.cpp -- -std=gnu++14 -fhls -ferror-limit=0
Command     clang_tidy done; 3.19 sec.
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.rtl_wrap.cfg.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.DependenceCheck.tcl 
Execute     source /home/yxh/fpga-amd2025/solver/L1/tests/cholesky/complex_fixed_arch0/hls/hls/.autopilot/db/kernel_cholesky_0.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 8.91 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 40.18 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
