{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710329217558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710329217558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 13 08:26:57 2024 " "Processing started: Wed Mar 13 08:26:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710329217558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329217558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN2FPGAVHDL -c CNN2FPGAVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329217558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1710329218328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1710329218328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn2fpgavhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnn2fpgavhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNN2FPGAVHDL-arc " "Found design unit 1: CNN2FPGAVHDL-arc" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229451 ""} { "Info" "ISGN_ENTITY_NAME" "1 CNN2FPGAVHDL " "Found entity 1: CNN2FPGAVHDL" {  } { { "CNN2FPGAVHDL.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicator-arc " "Found design unit 1: multiplicator-arc" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/multiplicator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229451 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicator " "Found entity 1: multiplicator" {  } { { "multiplicator.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/multiplicator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_9in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_9in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_9in-arc " "Found design unit 1: Adder_9in-arc" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Adder_9in.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229451 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_9in " "Found entity 1: Adder_9in" {  } { { "Adder_9in.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Adder_9in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer_9-arc " "Found design unit 1: Multiplexer_9-arc" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Multiplexer_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_9 " "Found entity 1: Multiplexer_9" {  } { { "Multiplexer_9.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Multiplexer_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolutionallayerim4x4k2x2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file convolutionallayerim4x4k2x2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConvolutionalLayerIm4x4K2x2-arc " "Found design unit 1: ConvolutionalLayerIm4x4K2x2-arc" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConvolutionalLayerIm4x4K2x2 " "Found entity 1: ConvolutionalLayerIm4x4K2x2" {  } { { "ConvolutionalLayerIm4x4K2x2.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/ConvolutionalLayerIm4x4K2x2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switcher_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switcher_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Switcher_9-arc " "Found design unit 1: Switcher_9-arc" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Switcher_9.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Switcher_9 " "Found entity 1: Switcher_9" {  } { { "Switcher_9.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Switcher_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixmultiplier_4px.vhd 2 1 " "Found 2 design units, including 1 entities, in source file matrixmultiplier_4px.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MatrixMultiplier_4px-arc " "Found design unit 1: MatrixMultiplier_4px-arc" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""} { "Info" "ISGN_ENTITY_NAME" "1 MatrixMultiplier_4px " "Found entity 1: MatrixMultiplier_4px" {  } { { "MatrixMultiplier_4px.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/MatrixMultiplier_4px.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4in.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder_4in-arc " "Found design unit 1: Adder_4in-arc" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Adder_4in.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229483 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder_4in " "Found entity 1: Adder_4in" {  } { { "Adder_4in.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/Adder_4in.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arvore_soma_conv_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arvore_soma_conv_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arvore_soma_conv_9-arc " "Found design unit 1: arvore_soma_conv_9-arc" {  } { { "arvore_soma_conv_9.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/arvore_soma_conv_9.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229483 ""} { "Info" "ISGN_ENTITY_NAME" "1 arvore_soma_conv_9 " "Found entity 1: arvore_soma_conv_9" {  } { { "arvore_soma_conv_9.vhd" "" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/arvore_soma_conv_9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710329229483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329229483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN2FPGAVHDL " "Elaborating entity \"CNN2FPGAVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1710329229561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arvore_soma_conv_9 arvore_soma_conv_9:arvore_soma_conv_9 " "Elaborating entity \"arvore_soma_conv_9\" for hierarchy \"arvore_soma_conv_9:arvore_soma_conv_9\"" {  } { { "CNN2FPGAVHDL.vhd" "arvore_soma_conv_9" { Text "C:/Users/jhzrocha/Desktop/CNN2FPGA/VHDL/CNN2FPGAVHDL.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710329229599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1710329230486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1710329230486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "144 " "Implemented 144 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1710329230549 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1710329230549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "146 " "Implemented 146 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1710329230549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1710329230549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710329230564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 13 08:27:10 2024 " "Processing ended: Wed Mar 13 08:27:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710329230564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710329230564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710329230564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1710329230564 ""}
