{
  "module_name": "fw.h",
  "hash_id": "6cd41c64dda9d9feea2ce3bf0b7872ad7407bb5b94964a33323f812c98086546",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw88/fw.h",
  "human_readable_source": " \n \n\n#ifndef __RTW_FW_H_\n#define __RTW_FW_H_\n\n#define H2C_PKT_SIZE\t\t32\n#define H2C_PKT_HDR_SIZE\t8\n\n \n#define FW_HDR_SIZE\t\t\t64\n#define FW_HDR_CHKSUM_SIZE\t\t8\n\n#define FW_NLO_INFO_CHECK_SIZE\t\t4\n\n#define FIFO_PAGE_SIZE_SHIFT\t\t12\n#define FIFO_PAGE_SIZE\t\t\t4096\n#define FIFO_DUMP_ADDR\t\t\t0x8000\n\n#define DLFW_PAGE_SIZE_SHIFT_LEGACY\t12\n#define DLFW_PAGE_SIZE_LEGACY\t\t0x1000\n#define DLFW_BLK_SIZE_SHIFT_LEGACY\t2\n#define DLFW_BLK_SIZE_LEGACY\t\t4\n#define FW_START_ADDR_LEGACY\t\t0x1000\n\n#define BCN_LOSS_CNT\t\t\t10\n#define BCN_FILTER_NOTIFY_SIGNAL_CHANGE\t0\n#define BCN_FILTER_CONNECTION_LOSS\t1\n#define BCN_FILTER_CONNECTED\t\t2\n#define BCN_FILTER_NOTIFY_BEACON_LOSS\t3\n\n#define SCAN_NOTIFY_TIMEOUT  msecs_to_jiffies(10)\n\n#define RTW_CHANNEL_TIME\t\t45\n#define RTW_OFF_CHAN_TIME\t\t100\n#define RTW_PASS_CHAN_TIME\t\t105\n#define RTW_DFS_CHAN_TIME\t\t20\n#define RTW_CH_INFO_SIZE\t\t4\n#define RTW_EX_CH_INFO_SIZE\t\t3\n#define RTW_EX_CH_INFO_HDR_SIZE\t\t2\n#define RTW_SCAN_WIDTH\t\t\t0\n#define RTW_PRI_CH_IDX\t\t\t1\n#define RTW_OLD_PROBE_PG_CNT\t\t2\n#define RTW_PROBE_PG_CNT\t\t4\n\nenum rtw_c2h_cmd_id {\n\tC2H_CCX_TX_RPT = 0x03,\n\tC2H_BT_INFO = 0x09,\n\tC2H_BT_MP_INFO = 0x0b,\n\tC2H_BT_HID_INFO = 0x45,\n\tC2H_RA_RPT = 0x0c,\n\tC2H_HW_FEATURE_REPORT = 0x19,\n\tC2H_WLAN_INFO = 0x27,\n\tC2H_WLAN_RFON = 0x32,\n\tC2H_BCN_FILTER_NOTIFY = 0x36,\n\tC2H_ADAPTIVITY = 0x37,\n\tC2H_SCAN_RESULT = 0x38,\n\tC2H_HW_FEATURE_DUMP = 0xfd,\n\tC2H_HALMAC = 0xff,\n};\n\nenum rtw_c2h_cmd_id_ext {\n\tC2H_SCAN_STATUS_RPT = 0x3,\n\tC2H_CCX_RPT = 0x0f,\n\tC2H_CHAN_SWITCH = 0x22,\n};\n\nstruct rtw_c2h_cmd {\n\tu8 id;\n\tu8 seq;\n\tu8 payload[];\n} __packed;\n\nstruct rtw_c2h_adaptivity {\n\tu8 density;\n\tu8 igi;\n\tu8 l2h_th_init;\n\tu8 l2h;\n\tu8 h2l;\n\tu8 option;\n} __packed;\n\nstruct rtw_h2c_register {\n\tu32 w0;\n\tu32 w1;\n} __packed;\n\n#define RTW_H2C_W0_CMDID\t\tGENMASK(7, 0)\n\n \n#define RTW_H2C_DEFAULT_PORT_W0_PORTID\tGENMASK(15, 8)\n#define RTW_H2C_DEFAULT_PORT_W0_MACID\tGENMASK(23, 16)\n\nstruct rtw_h2c_cmd {\n\t__le32 msg;\n\t__le32 msg_ext;\n} __packed;\n\nenum rtw_rsvd_packet_type {\n\tRSVD_BEACON,\n\tRSVD_DUMMY,\n\tRSVD_PS_POLL,\n\tRSVD_PROBE_RESP,\n\tRSVD_NULL,\n\tRSVD_QOS_NULL,\n\tRSVD_LPS_PG_DPK,\n\tRSVD_LPS_PG_INFO,\n\tRSVD_PROBE_REQ,\n\tRSVD_NLO_INFO,\n\tRSVD_CH_INFO,\n};\n\nenum rtw_fw_rf_type {\n\tFW_RF_1T2R = 0,\n\tFW_RF_2T4R = 1,\n\tFW_RF_2T2R = 2,\n\tFW_RF_2T3R = 3,\n\tFW_RF_1T1R = 4,\n\tFW_RF_2T2R_GREEN = 5,\n\tFW_RF_3T3R = 6,\n\tFW_RF_3T4R = 7,\n\tFW_RF_4T4R = 8,\n\tFW_RF_MAX_TYPE = 0xF,\n};\n\nenum rtw_fw_feature {\n\tFW_FEATURE_SIG = BIT(0),\n\tFW_FEATURE_LPS_C2H = BIT(1),\n\tFW_FEATURE_LCLK = BIT(2),\n\tFW_FEATURE_PG = BIT(3),\n\tFW_FEATURE_TX_WAKE = BIT(4),\n\tFW_FEATURE_BCN_FILTER = BIT(5),\n\tFW_FEATURE_NOTIFY_SCAN = BIT(6),\n\tFW_FEATURE_ADAPTIVITY = BIT(7),\n\tFW_FEATURE_SCAN_OFFLOAD = BIT(8),\n\tFW_FEATURE_MAX = BIT(31),\n};\n\nenum rtw_fw_feature_ext {\n\tFW_FEATURE_EXT_OLD_PAGE_NUM = BIT(0),\n};\n\nenum rtw_beacon_filter_offload_mode {\n\tBCN_FILTER_OFFLOAD_MODE_0 = 0,\n\tBCN_FILTER_OFFLOAD_MODE_1,\n\tBCN_FILTER_OFFLOAD_MODE_2,\n\tBCN_FILTER_OFFLOAD_MODE_3,\n\n\tBCN_FILTER_OFFLOAD_MODE_DEFAULT = BCN_FILTER_OFFLOAD_MODE_0,\n};\n\nstruct rtw_coex_info_req {\n\tu8 seq;\n\tu8 op_code;\n\tu8 para1;\n\tu8 para2;\n\tu8 para3;\n};\n\nstruct rtw_iqk_para {\n\tu8 clear;\n\tu8 segment_iqk;\n};\n\nstruct rtw_lps_pg_dpk_hdr {\n\tu16 dpk_path_ok;\n\tu8 dpk_txagc[2];\n\tu16 dpk_gs[2];\n\tu32 coef[2][20];\n\tu8 dpk_ch;\n} __packed;\n\nstruct rtw_lps_pg_info_hdr {\n\tu8 macid;\n\tu8 mbssid;\n\tu8 pattern_count;\n\tu8 mu_tab_group_id;\n\tu8 sec_cam_count;\n\tu8 tx_bu_page_count;\n\tu16 rsvd;\n\tu8 sec_cam[MAX_PG_CAM_BACKUP_NUM];\n} __packed;\n\nstruct rtw_rsvd_page {\n\t \n\tstruct list_head vif_list;\n\tstruct rtw_vif *rtwvif;\n\n\t \n\tstruct list_head build_list;\n\n\tstruct sk_buff *skb;\n\tenum rtw_rsvd_packet_type type;\n\tu8 page;\n\tu16 tim_offset;\n\tbool add_txdesc;\n\tstruct cfg80211_ssid *ssid;\n\tu16 probe_req_size;\n};\n\nenum rtw_keep_alive_pkt_type {\n\tKEEP_ALIVE_NULL_PKT = 0,\n\tKEEP_ALIVE_ARP_RSP = 1,\n};\n\nstruct rtw_nlo_info_hdr {\n\tu8 nlo_count;\n\tu8 hidden_ap_count;\n\tu8 rsvd1[2];\n\tu8 pattern_check[FW_NLO_INFO_CHECK_SIZE];\n\tu8 rsvd2[8];\n\tu8 ssid_len[16];\n\tu8 chiper[16];\n\tu8 rsvd3[16];\n\tu8 location[8];\n} __packed;\n\nenum rtw_packet_type {\n\tRTW_PACKET_PROBE_REQ = 0x00,\n\n\tRTW_PACKET_UNDEFINE = 0x7FFFFFFF,\n};\n\nstruct rtw_fw_wow_keep_alive_para {\n\tbool adopt;\n\tu8 pkt_type;\n\tu8 period;\t\t \n};\n\nstruct rtw_fw_wow_disconnect_para {\n\tbool adopt;\n\tu8 period;\t\t \n\tu8 retry_count;\n};\n\nenum rtw_channel_type {\n\tRTW_CHANNEL_PASSIVE,\n\tRTW_CHANNEL_ACTIVE,\n\tRTW_CHANNEL_RADAR,\n};\n\nenum rtw_scan_extra_id {\n\tRTW_SCAN_EXTRA_ID_DFS,\n};\n\nenum rtw_scan_extra_info {\n\tRTW_SCAN_EXTRA_ACTION_SCAN,\n};\n\nenum rtw_scan_report_code {\n\tRTW_SCAN_REPORT_SUCCESS = 0x00,\n\tRTW_SCAN_REPORT_ERR_PHYDM = 0x01,\n\tRTW_SCAN_REPORT_ERR_ID = 0x02,\n\tRTW_SCAN_REPORT_ERR_TX = 0x03,\n\tRTW_SCAN_REPORT_CANCELED = 0x10,\n\tRTW_SCAN_REPORT_CANCELED_EXT = 0x11,\n\tRTW_SCAN_REPORT_FW_DISABLED = 0xF0,\n};\n\nenum rtw_scan_notify_id {\n\tRTW_SCAN_NOTIFY_ID_PRESWITCH = 0x00,\n\tRTW_SCAN_NOTIFY_ID_POSTSWITCH = 0x01,\n\tRTW_SCAN_NOTIFY_ID_PROBE_PRETX = 0x02,\n\tRTW_SCAN_NOTIFY_ID_PROBE_ISSUETX = 0x03,\n\tRTW_SCAN_NOTIFY_ID_NULL0_PRETX = 0x04,\n\tRTW_SCAN_NOTIFY_ID_NULL0_ISSUETX = 0x05,\n\tRTW_SCAN_NOTIFY_ID_NULL0_POSTTX = 0x06,\n\tRTW_SCAN_NOTIFY_ID_NULL1_PRETX = 0x07,\n\tRTW_SCAN_NOTIFY_ID_NULL1_ISSUETX = 0x08,\n\tRTW_SCAN_NOTIFY_ID_NULL1_POSTTX = 0x09,\n\tRTW_SCAN_NOTIFY_ID_DWELLEXT = 0x0A,\n};\n\nenum rtw_scan_notify_status {\n\tRTW_SCAN_NOTIFY_STATUS_SUCCESS = 0x00,\n\tRTW_SCAN_NOTIFY_STATUS_FAILURE = 0x01,\n\tRTW_SCAN_NOTIFY_STATUS_RESOURCE = 0x02,\n\tRTW_SCAN_NOTIFY_STATUS_TIMEOUT = 0x03,\n};\n\nstruct rtw_ch_switch_option {\n\tu8 periodic_option;\n\tu32 tsf_high;\n\tu32 tsf_low;\n\tu8 dest_ch_en;\n\tu8 absolute_time_en;\n\tu8 dest_ch;\n\tu8 normal_period;\n\tu8 normal_period_sel;\n\tu8 normal_cycle;\n\tu8 slow_period;\n\tu8 slow_period_sel;\n\tu8 nlo_en;\n\tbool switch_en;\n\tbool back_op_en;\n};\n\nstruct rtw_fw_hdr {\n\t__le16 signature;\n\tu8 category;\n\tu8 function;\n\t__le16 version;\t\t \n\tu8 subversion;\n\tu8 subindex;\n\t__le32 rsvd;\t\t \n\t__le32 feature;\t\t \n\tu8 month;\t\t \n\tu8 day;\n\tu8 hour;\n\tu8 min;\n\t__le16 year;\t\t \n\t__le16 rsvd3;\n\tu8 mem_usage;\t\t \n\tu8 rsvd4[3];\n\t__le16 h2c_fmt_ver;\t \n\t__le16 rsvd5;\n\t__le32 dmem_addr;\t \n\t__le32 dmem_size;\n\t__le32 rsvd6;\n\t__le32 rsvd7;\n\t__le32 imem_size;\t \n\t__le32 emem_size;\n\t__le32 emem_addr;\n\t__le32 imem_addr;\n} __packed;\n\nstruct rtw_fw_hdr_legacy {\n\t__le16 signature;\n\tu8 category;\n\tu8 function;\n\t__le16 version;\t \n\tu8 subversion1;\n\tu8 subversion2;\n\tu8 month;\t \n\tu8 day;\n\tu8 hour;\n\tu8 minute;\n\t__le16 size;\n\t__le16 rsvd2;\n\t__le32 idx;\t \n\t__le32 rsvd3;\n\t__le32 rsvd4;\t \n\t__le32 rsvd5;\n} __packed;\n\n#define RTW_FW_VER_CODE(ver, sub_ver, idx)\t\\\n\t(((ver) << 16) | ((sub_ver) << 8) | (idx))\n#define RTW_FW_SUIT_VER_CODE(s)\t\\\n\tRTW_FW_VER_CODE((s).version, (s).sub_version, (s).sub_index)\n\n \n#define GET_CCX_REPORT_SEQNUM_V0(c2h_payload)\t(c2h_payload[6] & 0xfc)\n#define GET_CCX_REPORT_STATUS_V0(c2h_payload)\t(c2h_payload[0] & 0xc0)\n#define GET_CCX_REPORT_SEQNUM_V1(c2h_payload)\t(c2h_payload[8] & 0xfc)\n#define GET_CCX_REPORT_STATUS_V1(c2h_payload)\t(c2h_payload[9] & 0xc0)\n\n#define GET_SCAN_REPORT_RETURN_CODE(c2h_payload)\t(c2h_payload[2] & 0xff)\n\n#define GET_CHAN_SWITCH_CENTRAL_CH(c2h_payload)\t(c2h_payload[2])\n#define GET_CHAN_SWITCH_ID(c2h_payload)\t\t(c2h_payload[3])\n#define GET_CHAN_SWITCH_STATUS(c2h_payload)\t(c2h_payload[4])\n#define GET_RA_REPORT_RATE(c2h_payload)\t\t(c2h_payload[0] & 0x7f)\n#define GET_RA_REPORT_SGI(c2h_payload)\t\t((c2h_payload[0] & 0x80) >> 7)\n#define GET_RA_REPORT_BW(c2h_payload)\t\t(c2h_payload[6])\n#define GET_RA_REPORT_MACID(c2h_payload)\t(c2h_payload[1])\n\n#define GET_BCN_FILTER_NOTIFY_TYPE(c2h_payload)\t(c2h_payload[1] & 0xf)\n#define GET_BCN_FILTER_NOTIFY_EVENT(c2h_payload)\t(c2h_payload[1] & 0x10)\n#define GET_BCN_FILTER_NOTIFY_RSSI(c2h_payload)\t(c2h_payload[2] - 100)\n\n \n#define H2C_PKT_CMD_ID 0xFF\n#define H2C_PKT_CATEGORY 0x01\n\n#define H2C_PKT_GENERAL_INFO 0x0D\n#define H2C_PKT_PHYDM_INFO 0x11\n#define H2C_PKT_IQK 0x0E\n\n#define H2C_PKT_CH_SWITCH 0x02\n#define H2C_PKT_UPDATE_PKT 0x0C\n#define H2C_PKT_SCAN_OFFLOAD 0x19\n\n#define H2C_PKT_CH_SWITCH_LEN 0x20\n#define H2C_PKT_UPDATE_PKT_LEN 0x4\n\n#define SET_PKT_H2C_CATEGORY(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(6, 0))\n#define SET_PKT_H2C_CMD_ID(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_PKT_H2C_SUB_CMD_ID(h2c_pkt, value)                                 \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 16))\n#define SET_PKT_H2C_TOTAL_LEN(h2c_pkt, value)                                  \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 0))\n\nstatic inline void rtw_h2c_pkt_set_header(u8 *h2c_pkt, u8 sub_id)\n{\n\tSET_PKT_H2C_CATEGORY(h2c_pkt, H2C_PKT_CATEGORY);\n\tSET_PKT_H2C_CMD_ID(h2c_pkt, H2C_PKT_CMD_ID);\n\tSET_PKT_H2C_SUB_CMD_ID(h2c_pkt, sub_id);\n}\n\n#define FW_OFFLOAD_H2C_SET_SEQ_NUM(h2c_pkt, value)                             \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(31, 16))\n#define GENERAL_INFO_SET_FW_TX_BOUNDARY(h2c_pkt, value)                        \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(23, 16))\n\n#define PHYDM_INFO_SET_REF_TYPE(h2c_pkt, value)                                \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(7, 0))\n#define PHYDM_INFO_SET_RF_TYPE(h2c_pkt, value)                                 \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(15, 8))\n#define PHYDM_INFO_SET_CUT_VER(h2c_pkt, value)                                 \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(23, 16))\n#define PHYDM_INFO_SET_RX_ANT_STATUS(h2c_pkt, value)                           \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(27, 24))\n#define PHYDM_INFO_SET_TX_ANT_STATUS(h2c_pkt, value)                           \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(31, 28))\n#define IQK_SET_CLEAR(h2c_pkt, value)                                          \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(0))\n#define IQK_SET_SEGMENT_IQK(h2c_pkt, value)                                    \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(1))\n\n#define CHSW_INFO_SET_CH(pkt, value)\t\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(pkt) + 0x00, value, GENMASK(7, 0))\n#define CHSW_INFO_SET_PRI_CH_IDX(pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(pkt) + 0x00, value, GENMASK(11, 8))\n#define CHSW_INFO_SET_BW(pkt, value)\t\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(pkt) + 0x00, value, GENMASK(15, 12))\n#define CHSW_INFO_SET_TIMEOUT(pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(pkt) + 0x00, value, GENMASK(23, 16))\n#define CHSW_INFO_SET_ACTION_ID(pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(pkt) + 0x00, value, GENMASK(30, 24))\n#define CHSW_INFO_SET_EXTRA_INFO(pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(pkt) + 0x00, value, BIT(31))\n\n#define CH_INFO_SET_CH(pkt, value)\t\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x00, value, GENMASK(7, 0))\n#define CH_INFO_SET_PRI_CH_IDX(pkt, value)\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x01, value, GENMASK(3, 0))\n#define CH_INFO_SET_BW(pkt, value)\t\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x01, value, GENMASK(7, 4))\n#define CH_INFO_SET_TIMEOUT(pkt, value)\t\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x02, value, GENMASK(7, 0))\n#define CH_INFO_SET_ACTION_ID(pkt, value)\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x03, value, GENMASK(6, 0))\n#define CH_INFO_SET_EXTRA_INFO(pkt, value)\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x03, value, BIT(7))\n\n#define EXTRA_CH_INFO_SET_ID(pkt, value)\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x04, value, GENMASK(6, 0))\n#define EXTRA_CH_INFO_SET_INFO(pkt, value)\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x04, value, BIT(7))\n#define EXTRA_CH_INFO_SET_SIZE(pkt, value)\t\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x05, value, GENMASK(7, 0))\n#define EXTRA_CH_INFO_SET_DFS_EXT_TIME(pkt, value)\t\t\t       \\\n\tu8p_replace_bits((u8 *)(pkt) + 0x06, value, GENMASK(7, 0))\n\n#define UPDATE_PKT_SET_SIZE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(15, 0))\n#define UPDATE_PKT_SET_PKT_ID(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(23, 16))\n#define UPDATE_PKT_SET_LOCATION(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(31, 24))\n\n#define CH_SWITCH_SET_START(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(0))\n#define CH_SWITCH_SET_DEST_CH_EN(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(1))\n#define CH_SWITCH_SET_ABSOLUTE_TIME(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(2))\n#define CH_SWITCH_SET_PERIODIC_OPT(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(4, 3))\n#define CH_SWITCH_SET_SCAN_MODE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(5))\n#define CH_SWITCH_SET_BACK_OP_EN(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(6))\n#define CH_SWITCH_SET_INFO_LOC(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(15, 8))\n#define CH_SWITCH_SET_CH_NUM(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(23, 16))\n#define CH_SWITCH_SET_PRI_CH_IDX(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(27, 24))\n#define CH_SWITCH_SET_DEST_BW(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(31, 28))\n#define CH_SWITCH_SET_DEST_CH(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(7, 0))\n#define CH_SWITCH_SET_NORMAL_PERIOD(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(13, 8))\n#define CH_SWITCH_SET_NORMAL_PERIOD_SEL(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(15, 14))\n#define CH_SWITCH_SET_SLOW_PERIOD(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(21, 16))\n#define CH_SWITCH_SET_SLOW_PERIOD_SEL(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(23, 22))\n#define CH_SWITCH_SET_NORMAL_CYCLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(31, 24))\n#define CH_SWITCH_SET_TSF_HIGH(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x04, value, GENMASK(31, 0))\n#define CH_SWITCH_SET_TSF_LOW(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x05, value, GENMASK(31, 0))\n#define CH_SWITCH_SET_INFO_SIZE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x06, value, GENMASK(15, 0))\n\n#define SCAN_OFFLOAD_SET_START(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(0))\n#define SCAN_OFFLOAD_SET_BACK_OP_EN(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(1))\n#define SCAN_OFFLOAD_SET_RANDOM_SEQ_EN(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(2))\n#define SCAN_OFFLOAD_SET_NO_CCK_EN(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(3))\n#define SCAN_OFFLOAD_SET_VERBOSE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, BIT(4))\n#define SCAN_OFFLOAD_SET_CH_NUM(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(15, 8))\n#define SCAN_OFFLOAD_SET_CH_INFO_SIZE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x02, value, GENMASK(31, 16))\n#define SCAN_OFFLOAD_SET_CH_INFO_LOC(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(7, 0))\n#define SCAN_OFFLOAD_SET_OP_CH(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(15, 8))\n#define SCAN_OFFLOAD_SET_OP_PRI_CH_IDX(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(19, 16))\n#define SCAN_OFFLOAD_SET_OP_BW(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(23, 20))\n#define SCAN_OFFLOAD_SET_OP_PORT_ID(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x03, value, GENMASK(26, 24))\n#define SCAN_OFFLOAD_SET_OP_DWELL_TIME(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x04, value, GENMASK(15, 0))\n#define SCAN_OFFLOAD_SET_OP_GAP_TIME(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x04, value, GENMASK(31, 16))\n#define SCAN_OFFLOAD_SET_MODE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x05, value, GENMASK(3, 0))\n#define SCAN_OFFLOAD_SET_SSID_NUM(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x05, value, GENMASK(7, 4))\n#define SCAN_OFFLOAD_SET_PKT_LOC(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x05, value, GENMASK(15, 8))\n\n \n#define H2C_CMD_RSVD_PAGE\t\t0x0\n#define H2C_CMD_MEDIA_STATUS_RPT\t0x01\n#define H2C_CMD_SET_PWR_MODE\t\t0x20\n#define H2C_CMD_LPS_PG_INFO\t\t0x2b\n#define H2C_CMD_DEFAULT_PORT\t\t0x2c\n#define H2C_CMD_RA_INFO\t\t\t0x40\n#define H2C_CMD_RSSI_MONITOR\t\t0x42\n#define H2C_CMD_BCN_FILTER_OFFLOAD_P0\t0x56\n#define H2C_CMD_BCN_FILTER_OFFLOAD_P1\t0x57\n#define H2C_CMD_WL_PHY_INFO\t\t0x58\n#define H2C_CMD_SCAN\t\t\t0x59\n#define H2C_CMD_ADAPTIVITY\t\t0x5A\n\n#define H2C_CMD_COEX_TDMA_TYPE\t\t0x60\n#define H2C_CMD_QUERY_BT_INFO\t\t0x61\n#define H2C_CMD_FORCE_BT_TX_POWER\t0x62\n#define H2C_CMD_IGNORE_WLAN_ACTION\t0x63\n#define H2C_CMD_WL_CH_INFO\t\t0x66\n#define H2C_CMD_QUERY_BT_MP_INFO\t0x67\n#define H2C_CMD_BT_WIFI_CONTROL\t\t0x69\n#define H2C_CMD_WIFI_CALIBRATION\t0x6d\n#define H2C_CMD_QUERY_BT_HID_INFO\t0x73\n\n#define H2C_CMD_KEEP_ALIVE\t\t0x03\n#define H2C_CMD_DISCONNECT_DECISION\t0x04\n#define H2C_CMD_WOWLAN\t\t\t0x80\n#define H2C_CMD_REMOTE_WAKE_CTRL\t0x81\n#define H2C_CMD_AOAC_GLOBAL_INFO\t0x82\n#define H2C_CMD_NLO_INFO\t\t0x8C\n\n#define H2C_CMD_RECOVER_BT_DEV\t\t0xD1\n\n#define SET_H2C_CMD_ID_CLASS(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(7, 0))\n\n#define MEDIA_STATUS_RPT_SET_OP_MODE(h2c_pkt, value)                           \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define MEDIA_STATUS_RPT_SET_MACID(h2c_pkt, value)                             \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n\n#define SET_WL_PHY_INFO_TX_TP(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(17, 8))\n#define SET_WL_PHY_INFO_RX_TP(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(27, 18))\n#define SET_WL_PHY_INFO_TX_RATE_DESC(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 0))\n#define SET_WL_PHY_INFO_RX_RATE_DESC(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 8))\n#define SET_WL_PHY_INFO_RX_EVM(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(23, 16))\n#define SET_BCN_FILTER_OFFLOAD_P1_MACID(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_BCN_FILTER_OFFLOAD_P1_ENABLE(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(16))\n#define SET_BCN_FILTER_OFFLOAD_P1_HYST(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(20, 17))\n#define SET_BCN_FILTER_OFFLOAD_P1_OFFLOAD_MODE(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 21))\n#define SET_BCN_FILTER_OFFLOAD_P1_THRESHOLD(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_BCN_FILTER_OFFLOAD_P1_BCN_LOSS_CNT(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(3, 0))\n#define SET_BCN_FILTER_OFFLOAD_P1_BCN_INTERVAL(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(13, 4))\n\n#define SET_SCAN_START(h2c_pkt, value)\t\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n\n#define SET_ADAPTIVITY_MODE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(11, 8))\n#define SET_ADAPTIVITY_OPTION(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 12))\n#define SET_ADAPTIVITY_IGI(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define SET_ADAPTIVITY_L2H(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_ADAPTIVITY_DENSITY(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 0))\n\n#define SET_PWR_MODE_SET_MODE(h2c_pkt, value)                                  \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(14, 8))\n#define SET_PWR_MODE_SET_RLBM(h2c_pkt, value)                                  \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(19, 16))\n#define SET_PWR_MODE_SET_SMART_PS(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 20))\n#define SET_PWR_MODE_SET_AWAKE_INTERVAL(h2c_pkt, value)                        \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_PWR_MODE_SET_PORT_ID(h2c_pkt, value)                               \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 5))\n#define SET_PWR_MODE_SET_PWR_STATE(h2c_pkt, value)                             \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 8))\n#define LPS_PG_INFO_LOC(h2c_pkt, value)                                        \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define LPS_PG_DPK_LOC(h2c_pkt, value)                                         \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define LPS_PG_SEC_CAM_EN(h2c_pkt, value)                                      \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define LPS_PG_PATTERN_CAM_EN(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(10))\n#define SET_RSSI_INFO_MACID(h2c_pkt, value)                                    \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_RSSI_INFO_RSSI(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_RSSI_INFO_STBC(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, BIT(1))\n#define SET_RA_INFO_MACID(h2c_pkt, value)                                      \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_RA_INFO_RATE_ID(h2c_pkt, value)                                    \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(20, 16))\n#define SET_RA_INFO_INIT_RA_LVL(h2c_pkt, value)                                \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(22, 21))\n#define SET_RA_INFO_SGI_EN(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(23))\n#define SET_RA_INFO_BW_MODE(h2c_pkt, value)                                    \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(25, 24))\n#define SET_RA_INFO_LDPC(h2c_pkt, value)                                       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(26))\n#define SET_RA_INFO_NO_UPDATE(h2c_pkt, value)                                  \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(27))\n#define SET_RA_INFO_VHT_EN(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(29, 28))\n#define SET_RA_INFO_DIS_PT(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(30))\n#define SET_RA_INFO_RA_MASK0(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 0))\n#define SET_RA_INFO_RA_MASK1(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 8))\n#define SET_RA_INFO_RA_MASK2(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(23, 16))\n#define SET_RA_INFO_RA_MASK3(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(31, 24))\n#define SET_QUERY_BT_INFO(h2c_pkt, value)                                      \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_WL_CH_INFO_LINK(h2c_pkt, value)                                    \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_WL_CH_INFO_CHNL(h2c_pkt, value)                                    \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define SET_WL_CH_INFO_BW(h2c_pkt, value)                                      \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_BT_MP_INFO_SEQ(h2c_pkt, value)                                     \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 12))\n#define SET_BT_MP_INFO_OP_CODE(h2c_pkt, value)                                 \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define SET_BT_MP_INFO_PARA1(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_BT_MP_INFO_PARA2(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 0))\n#define SET_BT_MP_INFO_PARA3(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 8))\n#define SET_BT_TX_POWER_INDEX(h2c_pkt, value)                                  \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_IGNORE_WLAN_ACTION_EN(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_COEX_TDMA_TYPE_PARA1(h2c_pkt, value)                               \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_COEX_TDMA_TYPE_PARA2(h2c_pkt, value)                               \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define SET_COEX_TDMA_TYPE_PARA3(h2c_pkt, value)                               \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_COEX_TDMA_TYPE_PARA4(h2c_pkt, value)                               \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 0))\n#define SET_COEX_TDMA_TYPE_PARA5(h2c_pkt, value)                               \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 8))\n#define SET_BT_WIFI_CONTROL_OP_CODE(h2c_pkt, value)                            \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_BT_WIFI_CONTROL_DATA1(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define SET_BT_WIFI_CONTROL_DATA2(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n#define SET_BT_WIFI_CONTROL_DATA3(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(7, 0))\n#define SET_BT_WIFI_CONTROL_DATA4(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(15, 8))\n#define SET_BT_WIFI_CONTROL_DATA5(h2c_pkt, value)                              \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x01, value, GENMASK(23, 16))\n\n#define SET_COEX_QUERY_HID_INFO_SUBID(h2c_pkt, value)                          \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_COEX_QUERY_HID_INFO_DATA1(h2c_pkt, value)                          \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n\n#define SET_KEEP_ALIVE_ENABLE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_KEEP_ALIVE_ADOPT(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(9))\n#define SET_KEEP_ALIVE_PKT_TYPE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(10))\n#define SET_KEEP_ALIVE_CHECK_PERIOD(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n\n#define SET_DISCONNECT_DECISION_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_DISCONNECT_DECISION_ADOPT(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(9))\n#define SET_DISCONNECT_DECISION_CHECK_PERIOD(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n#define SET_DISCONNECT_DECISION_TRY_PKT_NUM(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(31, 24))\n\n#define SET_WOWLAN_FUNC_ENABLE(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_WOWLAN_PATTERN_MATCH_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(9))\n#define SET_WOWLAN_MAGIC_PKT_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(10))\n#define SET_WOWLAN_UNICAST_PKT_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(11))\n#define SET_WOWLAN_REKEY_WAKEUP_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(14))\n#define SET_WOWLAN_DEAUTH_WAKEUP_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(15))\n\n#define SET_REMOTE_WAKECTRL_ENABLE(h2c_pkt, value)\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_REMOTE_WAKE_CTRL_NLO_OFFLOAD_EN(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(12))\n\n#define SET_AOAC_GLOBAL_INFO_PAIRWISE_ENC_ALG(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(15, 8))\n#define SET_AOAC_GLOBAL_INFO_GROUP_ENC_ALG(h2c_pkt, value)\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n\n#define SET_NLO_FUN_EN(h2c_pkt, value)                                         \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n#define SET_NLO_PS_32K(h2c_pkt, value)                                         \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(9))\n#define SET_NLO_IGNORE_SECURITY(h2c_pkt, value)                                \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(10))\n#define SET_NLO_LOC_NLO_INFO(h2c_pkt, value)                                   \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, GENMASK(23, 16))\n\n#define SET_RECOVER_BT_DEV_EN(h2c_pkt, value)\t\t\t\t       \\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\n\n#define GET_FW_DUMP_LEN(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x00), GENMASK(15, 0))\n#define GET_FW_DUMP_SEQ(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x00), GENMASK(22, 16))\n#define GET_FW_DUMP_MORE(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x00), BIT(23))\n#define GET_FW_DUMP_VERSION(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x00), GENMASK(31, 24))\n#define GET_FW_DUMP_TLV_TYPE(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x01), GENMASK(15, 0))\n#define GET_FW_DUMP_TLV_LEN(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x01), GENMASK(31, 16))\n#define GET_FW_DUMP_TLV_VAL(_header)\t\t\t\t\t\\\n\tle32_get_bits(*((__le32 *)(_header) + 0x02), GENMASK(31, 0))\n\n#define RFK_SET_INFORM_START(h2c_pkt, value)\t\t\t\t\\\n\tle32p_replace_bits((__le32 *)(h2c_pkt) + 0x00, value, BIT(8))\nstatic inline struct rtw_c2h_cmd *get_c2h_from_skb(struct sk_buff *skb)\n{\n\tu32 pkt_offset;\n\n\tpkt_offset = *((u32 *)skb->cb);\n\treturn (struct rtw_c2h_cmd *)(skb->data + pkt_offset);\n}\n\nstatic inline bool rtw_fw_feature_check(struct rtw_fw_state *fw,\n\t\t\t\t\tenum rtw_fw_feature feature)\n{\n\treturn !!(fw->feature & feature);\n}\n\nstatic inline bool rtw_fw_feature_ext_check(struct rtw_fw_state *fw,\n\t\t\t\t\t    enum rtw_fw_feature_ext feature)\n{\n\treturn !!(fw->feature_ext & feature);\n}\n\nvoid rtw_fw_c2h_cmd_rx_irqsafe(struct rtw_dev *rtwdev, u32 pkt_offset,\n\t\t\t       struct sk_buff *skb);\nvoid rtw_fw_c2h_cmd_handle(struct rtw_dev *rtwdev, struct sk_buff *skb);\nvoid rtw_fw_send_general_info(struct rtw_dev *rtwdev);\nvoid rtw_fw_send_phydm_info(struct rtw_dev *rtwdev);\nvoid rtw_fw_default_port(struct rtw_dev *rtwdev, struct rtw_vif *rtwvif);\n\nvoid rtw_fw_do_iqk(struct rtw_dev *rtwdev, struct rtw_iqk_para *para);\nvoid rtw_fw_inform_rfk_status(struct rtw_dev *rtwdev, bool start);\nvoid rtw_fw_set_pwr_mode(struct rtw_dev *rtwdev);\nvoid rtw_fw_set_pg_info(struct rtw_dev *rtwdev);\nvoid rtw_fw_query_bt_info(struct rtw_dev *rtwdev);\nvoid rtw_fw_wl_ch_info(struct rtw_dev *rtwdev, u8 link, u8 ch, u8 bw);\nvoid rtw_fw_query_bt_mp_info(struct rtw_dev *rtwdev,\n\t\t\t     struct rtw_coex_info_req *req);\nvoid rtw_fw_force_bt_tx_power(struct rtw_dev *rtwdev, u8 bt_pwr_dec_lvl);\nvoid rtw_fw_bt_ignore_wlan_action(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_coex_tdma_type(struct rtw_dev *rtwdev,\n\t\t\t   u8 para1, u8 para2, u8 para3, u8 para4, u8 para5);\nvoid rtw_fw_coex_query_hid_info(struct rtw_dev *rtwdev, u8 sub_id, u8 data);\n\nvoid rtw_fw_bt_wifi_control(struct rtw_dev *rtwdev, u8 op_code, u8 *data);\nvoid rtw_fw_send_rssi_info(struct rtw_dev *rtwdev, struct rtw_sta_info *si);\nvoid rtw_fw_send_ra_info(struct rtw_dev *rtwdev, struct rtw_sta_info *si,\n\t\t\t bool reset_ra_mask);\nvoid rtw_fw_media_status_report(struct rtw_dev *rtwdev, u8 mac_id, bool conn);\nvoid rtw_fw_update_wl_phy_info(struct rtw_dev *rtwdev);\nvoid rtw_fw_beacon_filter_config(struct rtw_dev *rtwdev, bool connect,\n\t\t\t\t struct ieee80211_vif *vif);\nint rtw_fw_write_data_rsvd_page(struct rtw_dev *rtwdev, u16 pg_addr,\n\t\t\t\tu8 *buf, u32 size);\nvoid rtw_remove_rsvd_page(struct rtw_dev *rtwdev,\n\t\t\t  struct rtw_vif *rtwvif);\nvoid rtw_add_rsvd_page_bcn(struct rtw_dev *rtwdev,\n\t\t\t   struct rtw_vif *rtwvif);\nvoid rtw_add_rsvd_page_pno(struct rtw_dev *rtwdev,\n\t\t\t   struct rtw_vif *rtwvif);\nvoid rtw_add_rsvd_page_sta(struct rtw_dev *rtwdev,\n\t\t\t   struct rtw_vif *rtwvif);\nint rtw_fw_download_rsvd_page(struct rtw_dev *rtwdev);\nvoid rtw_fw_update_beacon_work(struct work_struct *work);\nvoid rtw_send_rsvd_page_h2c(struct rtw_dev *rtwdev);\nint rtw_dump_drv_rsvd_page(struct rtw_dev *rtwdev,\n\t\t\t   u32 offset, u32 size, u32 *buf);\nvoid rtw_fw_set_remote_wake_ctrl_cmd(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_set_wowlan_ctrl_cmd(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_set_keep_alive_cmd(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_set_disconnect_decision_cmd(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_set_aoac_global_info_cmd(struct rtw_dev *rtwdev,\n\t\t\t\t     u8 pairwise_key_enc,\n\t\t\t\t     u8 group_key_enc);\n\nvoid rtw_fw_set_nlo_info(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_set_recover_bt_device(struct rtw_dev *rtwdev);\nvoid rtw_fw_update_pkt_probe_req(struct rtw_dev *rtwdev,\n\t\t\t\t struct cfg80211_ssid *ssid);\nvoid rtw_fw_channel_switch(struct rtw_dev *rtwdev, bool enable);\nvoid rtw_fw_h2c_cmd_dbg(struct rtw_dev *rtwdev, u8 *h2c);\nvoid rtw_fw_c2h_cmd_isr(struct rtw_dev *rtwdev);\nint rtw_fw_dump_fifo(struct rtw_dev *rtwdev, u8 fifo_sel, u32 addr, u32 size,\n\t\t     u32 *buffer);\nvoid rtw_fw_scan_notify(struct rtw_dev *rtwdev, bool start);\nvoid rtw_fw_adaptivity(struct rtw_dev *rtwdev);\nvoid rtw_store_op_chan(struct rtw_dev *rtwdev, bool backup);\nvoid rtw_clear_op_chan(struct rtw_dev *rtwdev);\nvoid rtw_hw_scan_start(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t       struct ieee80211_scan_request *req);\nvoid rtw_hw_scan_complete(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t  bool aborted);\nint rtw_hw_scan_offload(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\tbool enable);\nvoid rtw_hw_scan_status_report(struct rtw_dev *rtwdev, struct sk_buff *skb);\nvoid rtw_hw_scan_chan_switch(struct rtw_dev *rtwdev, struct sk_buff *skb);\nvoid rtw_hw_scan_abort(struct rtw_dev *rtwdev);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}