{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flgb2104",
    "Speed": "-2-i"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=60",
      "config_export -format=ip_catalog"
    ]},
  "Args": {
    "em_barrel": {
      "index": "0",
      "type": {"dataType": "ap_fixed"}
    },
    "layer55_out": {
      "index": "1",
      "type": {"dataType": "ap_fixed"}
    },
    "const_size_in_1": {
      "index": "2",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "16",
        "interfaceRef": "const_size_in_1"
      }
    },
    "const_size_out_1": {
      "index": "3",
      "type": {
        "dataType": "unsigned",
        "dataWidth": "16",
        "interfaceRef": "const_size_out_1"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "12323",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/myproject_mux_42_32_1_1.vhd",
      "impl\/vhdl\/normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s.vhd",
      "impl\/vhdl\/product_dense_ap_fixed_ap_fixed_ap_fixed_s.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/myproject_mux_42_32_1_1.v",
      "impl\/verilog\/normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s.v",
      "impl\/verilog\/product_dense_ap_fixed_ap_fixed_ap_fixed_s.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/YL_HUANG\/8_19\/normalize_test\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/home\/YL_HUANG\/8_19\/normalize_test\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/YL_HUANG\/8_19\/normalize_test\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "em_barrel_V_V layer55_out_V_V",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "const_size_in_1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "const_size_in_1",
      "bundle_role": "default"
    },
    "const_size_out_1": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "const_size_out_1",
      "bundle_role": "default"
    },
    "em_barrel_V_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "em_barrel_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "layer55_out_V_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "layer55_out_V_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "em_barrel_V_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "em_barrel_V_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "em_barrel_V_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "layer55_out_V_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "layer55_out_V_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "layer55_out_V_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "const_size_in_1": {
      "dir": "out",
      "width": "16"
    },
    "const_size_in_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "const_size_out_1": {
      "dir": "out",
      "width": "16"
    },
    "const_size_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s",
          "InstanceName": "normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0",
          "Instances": [{
              "ModuleName": "product_dense_ap_fixed_ap_fixed_ap_fixed_s",
              "InstanceName": "p_Val2_s_product_dense_ap_fixed_ap_fixed_ap_fixed_s_fu_80"
            }]
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Info": {
      "Block_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "product_dense_ap_fixed_ap_fixed_ap_fixed_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "2",
          "LUT": "11",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "product_dense_ap_fixed_ap_fixed_ap_fixed_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.170"
        },
        "Area": {
          "DSP48E": "4",
          "FF": "0",
          "LUT": "20",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "normalize_me_ap_fixed_ap_fixed_32_16_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "12323",
          "LatencyAvg": "12323",
          "LatencyWorst": "12323",
          "PipelineII": "12323",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.232"
        },
        "Loops": [{
            "Name": "BatchNormLoop",
            "TripCount": "12320",
            "Latency": "12321",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "55",
          "LUT": "204",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "12323",
          "LatencyAvg": "12323",
          "LatencyWorst": "12323",
          "PipelineII": "12324",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.232"
        },
        "Area": {
          "DSP48E": "4",
          "FF": "63",
          "LUT": "271",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-08-15 15:02:17 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
