// Seed: 1773270953
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input wire id_5,
    input tri1 id_6,
    input uwire module_0,
    input wand id_8,
    output uwire id_9,
    output uwire id_10,
    output wire id_11,
    input wand id_12,
    output tri id_13,
    output uwire id_14,
    input uwire id_15,
    input tri1 id_16,
    input wor id_17,
    input tri1 id_18,
    input supply0 id_19,
    input wire id_20,
    output wor id_21,
    input tri0 id_22,
    output wand id_23,
    output supply0 id_24,
    output uwire id_25,
    output wire id_26,
    input wire id_27,
    input supply0 id_28,
    output supply1 id_29,
    input tri0 id_30,
    input wor id_31,
    input supply0 id_32,
    output tri id_33,
    output tri id_34,
    output tri0 id_35,
    input uwire id_36,
    input tri1 id_37
    , id_40,
    output tri1 id_38
);
  assign id_24 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    output wor id_3
);
  assign id_3 = id_0 || id_0;
  assign id_3 = id_0;
  tri0 id_5 = id_5 == id_0;
  module_0(
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_3
  );
  wire id_6;
  wire id_7;
endmodule
