// Seed: 3585879648
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    output tri1  id_2,
    input  tri   id_3,
    input  tri   id_4
);
  logic id_6;
  always @(posedge {id_4, id_6}) id_6 = -1;
  assign module_1.id_1 = 0;
  logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd33
) (
    input  uwire id_0
    , id_3,
    output tri   id_1
);
  always @(posedge id_3 or id_0) id_3 = #_id_4 -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  wire [-1 'h0 : id_4] id_5;
endmodule
