# AHB2 UVM Testbench - Step-by-Step Ã‡alÄ±ÅŸma KÄ±lavuzu

Bu kÄ±lavuz, mevcut projeyi adÄ±m adÄ±m Ã§alÄ±ÅŸtÄ±rÄ±rken ne olduÄŸunu anlayabilmeniz iÃ§in tasarlanmÄ±ÅŸtÄ±r.

## AdÄ±m 1: Projede Ä°lk YÃ¼rÃ¼yÃ¼ÅŸ

### 1.1 Dosya YapÄ±sÄ±nÄ± Anlama

```bash
# Proje kÃ¶kÃ¼nde
cd /home/beratgokaytopcu/Documents/UVM\ Examples/projects/ahb2_uvm_tb

# Dizinleri listele
ls -la

# Her dizin neyin sorumlusu?
- rtl/              â†’ Hardware interface tanÄ±mlarÄ±
- ahb_master_agent/ â†’ Master agent bileÅŸenleri
- ahb_slave_agent/  â†’ Slave agent bileÅŸenleri
- reset_agent/      â†’ Reset yÃ¶netimi
- ahb_env/          â†’ Environment, test, toplam koordinasyon
- ahb_test/         â†’ Spesifik test sÄ±nÄ±flarÄ±
- sim/              â†’ Simulasyon dosyalarÄ± ve scripts
```

### 1.2 Kilit DosyalarÄ± Oku (SÄ±rasÄ±yla)

```
1. sim/compile.f
   â†“ Bu dosya hangi .sv/.svh dosyalarÄ±nÄ±n include edileceÄŸini tanÄ±mlar
   â†“ Include sÄ±rasÄ± Ã‡OK Ã–NEMLÄ°!
   â†“ Oku ve anlama: hangi dosya hangi dosyaya dependency'si var?

2. rtl/ahb_intf.sv
   â†“ Bu interface tÃ¼m haberleÅŸmenin omurgasÄ±
   â†“ Clocking block'larÄ± inceĞ»Ğµ: mdrv_cb, mmon_cb, sdrv_cb, smon_cb

3. ahb_test/tb_defs.svh
   â†“ TÃ¼m enum tanÄ±mlarÄ± burada
   â†“ transfer_t: IDLE, BUSY, NONSEQ, SEQ
   â†“ burst_t: SINGLE, INCR, WRAP4, ...
   â†“ rw_t: READ, WRITE
   â†“ resp_t: OKAY, ERROR, ...

4. ahb_master_agent/ahb_mxtn.svh
   â†“ Transaction tanÄ±mÄ± - Master master ne gÃ¶nderiyor?
   â†“ address[], write_data[], burst_mode, ... constraints

5. ahb_master_agent/ahb_mdriver.svh
   â†“ Transaction'larÄ± interface'e nasÄ±l koyuyor?
   â†“ drive() task'Ä±nda timeline var

6. ahb_master_agent/ahb_mmonitor.svh
   â†“ Interface'i gÃ¶zleme - Transaction'Ä± nasÄ±l reconstruct ediyor?
   â†“ monitor_ap.write() ile gÃ¶zlemler yayÄ±nlanÄ±yor

7. ahb_master_agent/ahb_magent.svh
   â†“ Master agent bileÅŸenleri kontrol panel
   â†“ mdriver_h, mmonitor_h, mseqr_h'Ä± connect ediyor

8. ahb_slave_agent/ (master ile aynÄ± yapÄ±)

9. reset_agent/ (basit, sadece reset)

10. ahb_env/ahb_env.svh
    â†“ TÃ¼m agent'larÄ± bir araya getiriyor
    â†“ Virtual sequencer'Ä± create ediyor

11. ahb_env/ahb_vseqs.svh
    â†“ Master + Slave'i koordine eden sequence'lar
    â†“ RESET, INCR, WRAP, ERROR senaryolarÄ±

12. ahb_env/top.sv
    â†“ Module top
    â†“ HCLK generate ediyor
    â†“ Interface'i connect ediyor
    â†“ run_test() Ã§aÄŸÄ±rÄ±yor

13. ahb_test/ahb_base_test.svh
    â†“ Base test sÄ±nÄ±fÄ±
    â†“ build_phase(): config setup
    â†“ env create

14. ahb_test/ahb_incrx_test.svh
    â†“ INCR test - concrete implementation
    â†“ Virtual sequences baÅŸlatÄ±yor
    â†“ SimÃ¼lasyonu kontrol ediyor
```

---

## AdÄ±m 2: Simulasyon Ã–zeti

### 2.1 Simulasyon Ne YapÄ±yor?

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Simulasyon BaÅŸlamasÄ±                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

T0: top module yÃ¼kleniyor
    â”œâ”€ HCLK = 0, forever #10 HCLK = ~HCLK
    â”œâ”€ ahb_intf instantiate
    â””â”€ run_test() Ã§aÄŸrÄ±lÄ±yor

T1: Test create ve build
    â”œâ”€ ahb_base_test build_phase
    â”‚  â”œâ”€ env_cfg = env_config::create()
    â”‚  â”œâ”€ VIF = config_db'den al
    â”‚  â”œâ”€ env_cfg.vif = vif
    â”‚  â””â”€ env = ahb_env::create()
    â”‚     â””â”€ ahb_env build_phase
    â”‚        â”œâ”€ magt_cfg set
    â”‚        â”œâ”€ sagt_cfg set
    â”‚        â””â”€ agent'lar create
    â”‚           â””â”€ mdriver, mmonitor, mseqr create

T2: Connect
    â”œâ”€ env connect_phase
    â”‚  â”œâ”€ mdriver â†” mseqr
    â”‚  â”œâ”€ mmonitor.ap â†” coverage
    â”‚  â””â”€ vseqr.mseqr_h = master_seqr

T3: Run
    â”œâ”€ ahb_incrx_test run_phase baÅŸlÄ±yor
    â”‚  â”œâ”€ reset_vseq.start(vseqr)
    â”‚  â”‚  â””â”€ HRESETn toggling
    â”‚  â”‚
    â”‚  â”œâ”€ repeat(10) incrx_vseq.start(vseqr)
    â”‚  â”‚  â”œâ”€ mseq.start(mseqr)
    â”‚  â”‚  â”‚  â””â”€ mdriver.drive() transactions
    â”‚  â”‚  â”‚
    â”‚  â”‚  â””â”€ sseq.start(sseqr)
    â”‚  â”‚     â””â”€ slave responses
    â”‚  â”‚
    â”‚  â”œâ”€ Monitor (paralel) gÃ¶zlemler
    â”‚  â”‚  â””â”€ transactions capture ve yayÄ±nla
    â”‚  â”‚
    â”‚  â””â”€ Coverage update
    â”‚
    â””â”€ SimÃ¼lasyon bitiÅŸ
```

### 2.2 INCR Test Timeline (GerÃ§ek SayÄ±lar)

```
HCLK Period = 20ns (frekans = 50MHz)

Reset Phase:
  0-100ns:   HRESETn = 0
  100ns:     HRESETn = 1 (release)

INCR Transaction (2-beat):
  110ns(T0): HTRANS=NONSEQ, HADDR=0x1000, HWRITE=WRITE
  130ns(T1): HTRANS=SEQ,    HADDR=0x1004, HREADY=1
  150ns(T2): HTRANS=IDLE,   (transaction complete)

Repeat 10 times...

Toplam simÃ¼lasyon sÃ¼resi: ~2000ns
```

---

## AdÄ±m 3: BileÅŸenleri Birer Birer Anlamak

### 3.1 Interface (ahb_intf.sv)

```systemverilog
// Oku ve anlama
1. Hangi sinyaller master â†’ slave?
   - HADDR, HWDATA, HWRITE, HTRANS, HBURST, HSIZE
   
2. Hangi sinyaller slave â†’ master?
   - HRDATA, HREADY, HRESP
   
3. mdrv_cb (Master Driver Clocking Block)
   - output: Master ne control ediyor?
   - input: Master ne gÃ¶zlemliyor?
   
4. mmon_cb (Master Monitor Clocking Block)
   - AynÄ± sinyalleri ama gÃ¶zleme amaÃ§lÄ±
   
5. sdrv_cb (Slave Driver Clocking Block)
   - HREADY'i inout (hem giriÅŸ hem Ã§Ä±kÄ±ÅŸ kontrolÃ¼)
   - HRDATA ve HRESP Ã§Ä±kÄ±ÅŸ (slave control ediyor)
   
6. smon_cb (Slave Monitor Clocking Block)
   - TÃ¼m sinyalleri gÃ¶zlemliyor
```

### 3.2 Transaction (ahb_mxtn.svh)

```systemverilog
// Oku ve anlama
1. Random fields
   rand transfer_t trans_type[];  // Master ne gÃ¶nderme sÄ±rasÄ± yapÄ±yor?
   rand burst_t burst_mode;       // Burst tipi
   rand bit [31:0] address[];     // KaÃ§ beat? Her beat'te adres?
   
2. Constraints (Ã‡ok Ã¶nemli!)
   // Neden constraints var? â†’ GeÃ§erli transaction'lar
   - address.size burst_mode'a gÃ¶re belirlenir
   - address alignment word boundary'sinde
   - Adresler 1KB sÄ±nÄ±rÄ±nÄ±n iÃ§inde
   
3. Response fields
   resp_t response;    // Slave ne cevap veriyor?
   bit [31:0] read_data;  // Okuma verisini kim koyuyor?

// Constraint Ã¶rneÄŸi okunmasÄ±:
constraint addr {
    if(burst_mode == 0)              // SINGLE mode
        address.size == 1;           // 1 beat sadece
    if(burst_mode == 1)              // INCR mode
        address.size < (1024/(2^trans_size));  // deÄŸiÅŸken beat
    if(burst_mode == 2 || burst_mode == 3)  // WRAP4, WRAP4A
        address.size == 4;           // tam 4 beat
}

// AnlamÄ±:
// - Burst modu transfer size'a gÃ¶re max address sayÄ±sÄ±nÄ± belirliyor
// - Wrap mode'lar sabit beat sayÄ±sÄ± (4, 8, 16)
// - INCR mode'da variable beat sayÄ±sÄ± (1-16)
```

### 3.3 Driver (ahb_mdriver.svh)

```systemverilog
// Oku ve anla yapÄ±sÄ±

task run_phase();
    // Fork 1: Reset Detection
    forever begin
        wait(!vif.HRESETn);         // Reset baÅŸlangÄ±cÄ±nda
        disable driver;              // Aktif transaction'Ä± iptal et
        vif.HTRANS <= 0;             // TÃ¼m sinyalleri 0 yap
        wait(vif.HRESETn);           // Reset bitiÅŸini bekle
    end
    
    // Fork 2: Error Response Detection
    forever begin
        @(vif.mdrv_cb);
        if ((vif.HRESP != 2'b00) && (vif.HREADY == 0)) begin
            disable driver;          // Hata varsa transaction iptal
            vif.mdrv_cb.HTRANS <= 0; // IDLE gÃ¶nder
        end
    end
    
    // Fork 3: Normal Drive
    forever begin
        seq_item_port.get_next_item(req);  // Sequencer'dan transaction al
        drive();                            // Transaction'Ä± drive et
        seq_item_port.item_done(req);       // BittiÄŸini sÃ¶yle
    end
endtask

// AnlamÄ±:
// 1. 3 fork paralel koÅŸuyor:
//    - Reset hakkÄ±nda
//    - Error response hakkÄ±nda  
//    - Normal transaction drive
// 2. Transaction'lar drive() task'Ä±nda sinyallere dÃ¶nÃ¼ÅŸtÃ¼rÃ¼lÃ¼yor
// 3. Clock edge'de (@vif.mdrv_cb) sinyaller update ediliyor
```

### 3.4 Monitor (ahb_mmonitor.svh)

```systemverilog
// Oku ve anlama

task run_phase();
    forever begin
        // 1. Yeni transaction container oluÅŸtur
        xtn = ahb_mxtn::type_id::create("xtn");
        
        // 2. Transfer tipi gÃ¶zle
        xtn.trans_type[0] = vif.mmon_cb.HTRANS;
        
        // 3. IDLE transaction varsa yaz ve devam
        if (xtn.trans_type[0] == IDLE) begin
            monitor_ap.write(xtn);
            @(vif.mmon_cb);
            continue;
        end
        
        // 4. Normal transfer: tÃ¼m kontrol sinyallerini al
        xtn.burst_mode = vif.mmon_cb.HBURST;
        xtn.trans_size = vif.mmon_cb.HSIZE;
        xtn.read_write = vif.mmon_cb.HWRITE;
        xtn.address[0] = vif.mmon_cb.HADDR;
        
        @(vif.mmon_cb);
        
        // 5. Response sinyallerini al
        xtn.response = vif.mmon_cb.HRESP;
        
        // 6. Read/Write verisini al
        if (xtn.read_write == READ)
            xtn.read_data = vif.mmon_cb.HRDATA;
        else
            xtn.write_data[0] = vif.mmon_cb.HWDATA;
        
        // 7. GÃ¶zlemlenen transaction'Ä± yayÄ±nla
        monitor_ap.write(xtn);
    end
endtask

// AnlamÄ±:
// 1. Interface'deki gerÃ§ek sinyalleri gÃ¶zlemliyor
// 2. BunlarÄ± transaction'a dÃ¶nÃ¼ÅŸtÃ¼rÃ¼yor
// 3. analysis_port.write() ile yayÄ±nlÄ±yor
// 4. Coverage, Scoreboard, vb. bu port'u subscribe ediyor
```

### 3.5 Sequencer (ahb_mseqr.svh)

```systemverilog
// Basit - standart UVM sequencer
class ahb_mseqr extends uvm_sequencer#(ahb_mxtn);
    `uvm_component_utils(ahb_mseqr)
    
    // HiÃ§ ÅŸey yapmasÄ±na gerek yok
    // UVM framework'Ã¼ otomatik olarak:
    // 1. seq_item_export'u expose ediyor
    // 2. Sequence'dan item'Ä± alÄ±yor
    // 3. Driver'a gÃ¶nderiyor
endclass

// AnlamÄ±:
// Sequencer = Kanalman
// - Test: "5 write transactions gÃ¶nder" diyor
// - Sequencer: Transaction'larÄ± receive ediyor
// - Driver: Sequencer'dan transaction alÄ±yor
```

### 3.6 Agent (ahb_magent.svh)

```systemverilog
// Agent = Kontrol Paneli

build_phase:
    // 1. Hangi mode? Active yoksa Passive?
    // 2. Active: Driver + Sequencer gerekli
    // 3. Passive: Sadece Monitor (gÃ¶zlem)

connect_phase:
    // 1. mdriver â†” mseqr baÄŸla
    // 2. mmonitor.ap â†” agent_ap baÄŸla

// AnlamÄ±:
// Agent bir bireyin tÃ¼m bileÅŸenlerini yÃ¶netiyor
// - Denetim: driver, sequencer (active) veya sadece monitor (passive)
// - GÃ¶zlem: monitor her zaman Ã§alÄ±ÅŸÄ±r
// - HaberleÅŸme: analysis port ile haricilere bilgi verir
```

### 3.7 Virtual Sequencer (ahb_vseqr.svh)

```systemverilog
class ahb_vseqr extends uvm_sequencer#(uvm_sequence_item);
    `uvm_component_utils(ahb_vseqr)
    
    // Referanslar (handle'lar) - Component oluÅŸturmaz!
    reset_seqr reset_seqr_h;
    ahb_mseqr mseqr_h;
    ahb_sseqr sseqr_h;
endclass

// AnlamÄ±:
// Virtual Sequencer = Orkestra Åefi
// - Birden fazla sequencer'Ä± yÃ¶netir
// - Bunlar arasÄ±nda koordinasyon saÄŸlar
// - Virtual sequences bunu kullanÄ±r
```

### 3.8 Virtual Sequences (ahb_vseqs.svh)

```systemverilog
// Virtual Sequence = Master + Slave'i koordine eden senaryo

class ahb_incrx_vseq extends ahb_base_vseq;
    task body();
        // 1. Virtual sequencer'dan master ve slave sequencer'larÄ± al
        super.body();  // Bu vseqr_h, mseqr_h, sseqr_h set ediyor
        
        // 2. Master sequence create et
        ahb_incrx_mseq mseq = ahb_incrx_mseq::type_id::create();
        
        // 3. Slave sequence create et
        ahb_ready_sseq sseq = ahb_ready_sseq::type_id::create();
        
        // 4. Paralel olarak baÅŸlat
        fork
            mseq.start(mseqr_h);  // Master: Transaction gÃ¶nder
            sseq.start(sseqr_h);  // Slave: Response ver
        join
    endtask
endclass

// AnlamÄ±:
// 1. Virtual sequence test senaryosunu tanÄ±mlar
// 2. Master ne yapacak? (INCR transfer, 2-4 beat)
// 3. Slave ne yapacak? (Ready sinyali, data response)
// 4. Her ikisi paralel Ã§alÄ±ÅŸÄ±r - senkron haberleÅŸme olur
```

### 3.9 Environment (ahb_env.svh)

```systemverilog
build_phase:
    â”œâ”€ Config database'den config al
    â”œâ”€ Config'i agent'lara set et
    â”œâ”€ TÃ¼m agent'larÄ± create et
    â”œâ”€ Virtual sequencer create et
    â””â”€ Coverage collector create et

connect_phase:
    â”œâ”€ Agents'Ä± connect et
    â”œâ”€ analysis_port'larÄ± baÄŸla
    â””â”€ virtual_seqr.mseqr_h = agent.mseqr_h

// AnlamÄ±:
// Environment = Test Setup'Ä±
// - TÃ¼m DUT bileÅŸenlerini organize eder
// - BileÅŸenler arasÄ±nda haberleÅŸmeyi saÄŸlar
// - Coverage collection'Ä± organize eder
```

### 3.10 Test (ahb_incrx_test.svh)

```systemverilog
build_phase:
    â”œâ”€ env_config create et
    â”œâ”€ VIF al (top'tan config_db Ã¼zerinden)
    â”œâ”€ env_config'i set et
    â””â”€ ahb_env create et

run_phase:
    â”œâ”€ phase.raise_objection(this)   // SimÃ¼lasyon durmayacak
    â”‚
    â”œâ”€ reset_vseq.start(env.vseqr)   // Reset yap
    â”‚
    â”œâ”€ repeat(10)
    â”‚  incrx_vseq.start(env.vseqr)    // 10 kez INCR transaction
    â”‚
    â”œâ”€ idle_vseq.start(env.vseqr)     // Son olarak IDLE
    â”‚
    â”œâ”€ #100                            // 100ns daha bekle
    â”‚
    â””â”€ phase.drop_objection(this)     // SimÃ¼lasyon bitebilir

// AnlamÄ±:
// Test = Senaryo yÃ¶neticisi
// - Test senaryosunun ne yapacaÄŸÄ±nÄ± tanÄ±mlar
// - Virtual sequences'Ä± baÅŸlatÄ±r
// - SimÃ¼lasyon sÃ¼resini kontrol eder
```

---

## AdÄ±m 4: Transaction Flow Ã‡alÄ±ÅŸmasÄ±

### 4.1 INCR Transaction (DetaylÄ± Step-by-Step)

```
TEST SIDE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€
T0: incrx_vseq.start(vseqr_h)
    â”‚
    â””â”€ fork incrx_mseq.start(mseqr_h)
           â””â”€ req = ahb_mxtn::create()
              start_item(req)
              req.randomize() with { burst_mode == INCR, ... }
              finish_item(req)


SEQUENCER SIDE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T1: seq_item_port has req
    â”‚
    â””â”€ mseqr_h broadcasts req


DRIVER SIDE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T2: seq_item_port.get_next_item(req)
    â”‚
    â””â”€ drive() 
       â”œâ”€ vif.mdrv_cb.HADDR <= req.address[0]
       â”œâ”€ vif.mdrv_cb.HTRANS <= req.trans_type[0]  (NONSEQ)
       â”œâ”€ vif.mdrv_cb.HBURST <= req.burst_mode      (INCR)
       â”œâ”€ vif.mdrv_cb.HSIZE <= req.trans_size
       â”œâ”€ vif.mdrv_cb.HWRITE <= req.read_write
       â””â”€ @(vif.mdrv_cb)  â† Clock pulse!


INTERFACE SIDE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T3: posedge HCLK triggers mdrv_cb
    â”‚
    HADDR = address[0]
    HTRANS = NONSEQ
    HBURST = INCR
    HSIZE = WORD
    HWRITE = READ/WRITE


SLAVE SIDE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T4: fork ahb_ready_sseq.start(sseqr_h)
           â””â”€ req = ahb_sxtn::create()
              start_item(req)
              req.randomize() with { ready_delay == 0 ... }
              finish_item(req)
                   â”‚
                   â””â”€ sdriver sets HREADY=1


INTERFACE SIDE:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T5: HREADY = 1 (Slave ready)
    HRESP = OKAY
    HRDATA = (read data if read)


MONITOR SIDE (paralel Ã§alÄ±ÅŸÄ±r):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T6: forever loop
    â”œâ”€ @(vif.mmon_cb)
    â”œâ”€ xtn.trans_type = vif.HTRANS
    â”œâ”€ IF NOT IDLE:
    â”‚  â”œâ”€ xtn.burst_mode = vif.HBURST
    â”‚  â”œâ”€ xtn.address[0] = vif.HADDR
    â”‚  â”œâ”€ ... tÃ¼m sinyalleri capture
    â”‚  â””â”€ monitor_ap.write(xtn)  â† GÃ¶zlem yayÄ±ncÄ±lÄ±ÄŸÄ±
    â”‚
    â””â”€ GÃ¶zlemler Coverage'a ulaÅŸÄ±r


DRIVER TARAF (devam):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T7: wait HREADY
    loop for each address:
    â”œâ”€ @(vif.mdrv_cb)
    â”œâ”€ vif.mdrv_cb.HADDR <= next_address
    â”œâ”€ vif.mdrv_cb.HTRANS <= SEQ
    â””â”€ @(vif.mdrv_cb)
    
    Final beat:
    â”œâ”€ vif.mdrv_cb.HTRANS <= IDLE
    â””â”€ @(vif.mdrv_cb)


DRIVER TARAF (bitirme):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T8: seq_item_port.item_done(req)


SEQUENCER TARAF:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T9: Test loop return, next iteration


TEST TARAF:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
T10: repeat(10) devam eder
     10 kez INCR transaction
```

---

## AdÄ±m 5: Hands-On Ã‡alÄ±ÅŸma

### 5.1 Ä°lk Kompilasyon ve Ã‡alÄ±ÅŸtÄ±rma

```bash
# 1. Simulasyon dizinine git
cd /home/beratgokaytopcu/Documents/UVM\ Examples/projects/ahb2_uvm_tb/sim

# 2. Clean
make clean

# 3. Compile (tÃ¼m .sv/.svh dosyalarÄ±)
make compile
# Hata varsa ekrana Ã§Ä±kar - oku ve dÃ¼zelt!

# 4. Run default test
make
# veya
make run

# 5. Waveform aÃ§ (GUI'de)
make wave
```

### 5.2 Test Output'unu Okuma

```
Simulasyon logs'ta ÅŸunlarÄ± ara:

âœ“ "AHB Reset" - Reset baÅŸlamÄ±ÅŸ
âœ“ "Transaction From Master" - Master transaction
âœ“ "Data Received from Master Monitor" - Monitor transaction capture
âœ“ "IDLE Transaction" - IDLE state
âœ“ Coverage report - Test kapsamÄ±

Hata cases:
âœ— "FATAL" - Kritik hata
âœ— "ERROR" - Test failed
âœ— "Cannot find" - Config database problemi
```

### 5.3 Waveform'da Neleri AramalÄ±sÄ±n?

```
1. HCLK - Her zaman toggling olmalÄ± (20ns period)

2. HRESETn - BaÅŸta 0, sonra 1 olmalÄ±

3. HTRANS - Sequence:
   00 (IDLE) â†’ 10 (NONSEQ) â†’ 11 (SEQ) â†’ ... â†’ 00 (IDLE)

4. HADDR - Ä°lk beat'te set edilir, sonra burst modu'na gÃ¶re deÄŸiÅŸir:
   - INCR: +4 her beat'te
   - WRAP: Wrap boundary'de reset

5. HREADY - Master transactino sÄ±rasÄ±nda:
   - 1: Slave ready
   - 0: Slave busy (wait cycle)

6. HRESP - Transfer sonunda:
   - 00: OK
   - 01: ERROR
   - 11: SPLIT
   - 10: RETRY

7. HWDATA (write) / HRDATA (read)
   - Verinin aktarÄ±ldÄ±ÄŸÄ± siklus
```

### 5.4 Spesifik Test Ã‡alÄ±ÅŸtÄ±rma

```bash
# Base test (simple)
make -f Makefile testname=ahb_base_test

# INCR test
make -f Makefile testname=ahb_incrx_test

# WRAP test
make -f Makefile testname=ahb_wrapx_test

# Error test
make -f Makefile testname=ahb_err_test

# Reset test
make -f Makefile testname=ahb_reset_test

# Busy test
make -f Makefile testname=ahb_incrbusy_test
```

---

## AdÄ±m 6: Sorun Giderme

### 6.1 YaygÄ±n Hatalar

```
HATA 1: "Cannot get VIF from configuration database"
FIX:   top.sv'deki set() ve test'teki get() aynÄ± path kullanmalÄ±
       Genellikle "ahb_intf" ismiyle set/get

HATA 2: "Virtual Sequencer cast failed"
FIX:   Virtual sequence'da $cast(vseqr_h, m_sequencer)
       m_sequencer'Ä±n ahb_vseqr tipinde olduÄŸundan emin ol

HATA 3: "Cannot find AGENT-CONFIG"
FIX:   ahb_env::build_phase'da master_agent config set edilmeli
       uvm_config_db#(ahb_magent_config)::set()

HATA 4: "Randomization failed"
FIX:   Transaction constraints oku ve debug et
       req.randomize() hata verse constraint problemi var

HATA 5: No transfer gÃ¶rÃ¼lmÃ¼yor
FIX:   Reset sinyali kontrol et (HRESETn = 1 olmalÄ±)
       Virtual sequence'Ä±n body() her zaman Ã§aÄŸrÄ±lmalÄ±
```

### 6.2 Debug Modunda Ã‡alÄ±ÅŸtÄ±rma

```bash
# Full verbosity ile
xsim top -gui +UVM_VERBOSITY=UVM_FULL

# LoglarÄ± dosyaya yaz
xsim top -R +UVM_VERBOSITY=UVM_MEDIUM > sim.log 2>&1

# Spesifik component loglarÄ±nÄ± etkinleÅŸtir
+uvm_set_type_override=ahb_incrx_mseq,ahb_incrx_mseq,1

# Break point ekle (GUI'de)
# breakpoint <file:line>
# continue
# print <signal>
```

---

## AdÄ±m 7: Kendi Test'ini Yazma

### 7.1 Simple WRITE Test (Boilerplate)

Yeni dosya: `ahb_test/ahb_simple_write_test.svh`

```systemverilog
class ahb_simple_write_test extends ahb_base_test;
    `uvm_component_utils(ahb_simple_write_test)
    
    ahb_reset_vseq reset_vseq;
    ahb_simple_write_vseq write_vseq;
    ahb_idle_vseq idle_vseq;
    
    function new(string name = "ahb_simple_write_test", uvm_component parent);
        super.new(name, parent);
    endfunction
    
    task run_phase(uvm_phase phase);
        phase.raise_objection(this);
        
        // 1. Reset
        reset_vseq = ahb_reset_vseq::type_id::create("reset_vseq");
        reset_vseq.start(env_h.vseqr_h);
        
        // 2. Simple write
        write_vseq = ahb_simple_write_vseq::type_id::create("write_vseq");
        write_vseq.start(env_h.vseqr_h);
        
        // 3. Done
        idle_vseq = ahb_idle_vseq::type_id::create("idle_vseq");
        idle_vseq.start(env_h.vseqr_h);
        
        #100;
        phase.drop_objection(this);
    endtask
endclass
```

### 7.2 Sequence'Ä± Yazma

Yeni dosya: `ahb_env/ahb_simple_write_vseq.svh`

```systemverilog
class ahb_simple_write_vseq extends ahb_base_vseq;
    `uvm_object_utils(ahb_simple_write_vseq)
    
    task body();
        super.body();
        
        // Master sequence
        ahb_simple_write_mseq write_mseq;
        write_mseq = ahb_simple_write_mseq::type_id::create();
        
        // Slave sequence
        ahb_simple_write_sseq write_sseq;
        write_sseq = ahb_simple_write_sseq::type_id::create();
        
        // Paralel olarak Ã§alÄ±ÅŸtÄ±r
        fork
            write_mseq.start(mseqr_h);
            write_sseq.start(sseqr_h);
        join
    endtask
endclass
```

---

## Ã–zet: AkÄ±ÅŸ TaslaÄŸÄ±

```
Test yazarken dÃ¼ÅŸÃ¼n:
1. Ne test etmek istiyorum?
   - INCR burst? WRAP burst? Error response?

2. Master ne gÃ¶ndermeli?
   - Create: ahb_xxx_mseq extends ahb_mbase_seq
   - body() task'Ä±nda: req.randomize() with {...}

3. Slave ne yapmalÄ±?
   - Create: ahb_xxx_sseq extends ahb_sbase_seq
   - body() task'Ä±nda: Response generate et

4. BirleÅŸtir (Virtual Sequence)
   - Create: ahb_xxx_vseq extends ahb_base_vseq
   - fork/join ile master + slave

5. Test sÄ±nÄ±fÄ±nda
   - Create: ahb_xxx_test extends ahb_base_test
   - run_phase'da: vseq.start(env.vseqr)

6. Compile ve run
   - compile.f'ye ekle
   - ahb_test_pkg.sv'ye include ekle
   - Ã‡alÄ±ÅŸtÄ±r ve waveform'da gÃ¶zlemle
```

Ä°yi ÅŸanslar! ğŸš€
