Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:18:00 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/or1200_submodules/or1200_rf/post_route_timing.rpt
| Design       : or1200_rf
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
datab_saved_reg[32]/C          datab_saved_reg[19]/CE         7.532         
datab_saved_reg[32]/C          datab_saved_reg[20]/CE         7.532         
datab_saved_reg[32]/C          datab_saved_reg[21]/CE         7.532         
datab_saved_reg[32]/C          datab_saved_reg[22]/CE         7.532         
datab_saved_reg[32]/C          datab_saved_reg[17]/CE         7.638         
datab_saved_reg[32]/C          datab_saved_reg[18]/CE         7.638         
datab_saved_reg[32]/C          datab_saved_reg[23]/CE         7.638         
datab_saved_reg[32]/C          datab_saved_reg[24]/CE         7.638         
datab_saved_reg[32]/C          datab_saved_reg[32]/CE         7.638         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMA/WE 7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMA_D1/WE
                                                              7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMB/WE 7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMB_D1/WE
                                                              7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMC/WE 7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMC_D1/WE
                                                              7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMD/WE 7.697         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_18_23/RAMD_D1/WE
                                                              7.697         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMA/WE 7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMA_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMB/WE 7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMB_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMC/WE 7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMC_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMD/WE 7.711         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_18_23/RAMD_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMA/WE  7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMA_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMB/WE  7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMB_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMC/WE  7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMC_D1/WE
                                                              7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMD/WE  7.711         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_6_11/RAMD_D1/WE
                                                              7.711         
dataa_saved_reg[32]/C          dataa_saved_reg[22]/D          7.734         
dataa_saved_reg[32]/C          dataa_saved_reg[20]/D          7.735         
dataa_saved_reg[32]/C          dataa_saved_reg[21]/D          7.765         
dataa_saved_reg[32]/C          dataa_saved_reg[23]/D          7.767         
datab_saved_reg[32]/C          datab_saved_reg[25]/CE         7.770         
datab_saved_reg[32]/C          datab_saved_reg[26]/CE         7.770         
datab_saved_reg[32]/C          datab_saved_reg[27]/CE         7.770         
datab_saved_reg[32]/C          datab_saved_reg[28]/CE         7.770         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMA/WE 7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMA_D1/WE
                                                              7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMB/WE 7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMB_D1/WE
                                                              7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMC/WE 7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMC_D1/WE
                                                              7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMD/WE 7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_12_17/RAMD_D1/WE
                                                              7.804         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMA/WE  7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMA_D1/WE
                                                              7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMB/WE  7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMB_D1/WE
                                                              7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMC/WE  7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMC_D1/WE
                                                              7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMD/WE  7.807         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_6_11/RAMD_D1/WE
                                                              7.807         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMA/WE 7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMA_D1/WE
                                                              7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMB/WE 7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMB_D1/WE
                                                              7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMC/WE 7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMC_D1/WE
                                                              7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMD/WE 7.817         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_12_17/RAMD_D1/WE
                                                              7.817         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMA/WE 7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMA_D1/WE
                                                              7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMB/WE 7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMB_D1/WE
                                                              7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMC/WE 7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMC_D1/WE
                                                              7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMD/WE 7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_30_31/RAMD_D1/WE
                                                              7.827         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMA/WE 7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMA_D1/WE
                                                              7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMB/WE 7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMB_D1/WE
                                                              7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMC/WE 7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMC_D1/WE
                                                              7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMD/WE 7.829         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_24_29/RAMD_D1/WE
                                                              7.829         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMA/WE   7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMA_D1/WE
                                                              7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMB/WE   7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMB_D1/WE
                                                              7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMC/WE   7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMC_D1/WE
                                                              7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMD/WE   7.836         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_0_5/RAMD_D1/WE
                                                              7.836         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMA/WE   7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMA_D1/WE
                                                              7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMB/WE   7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMB_D1/WE
                                                              7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMC/WE   7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMC_D1/WE
                                                              7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMD/WE   7.842         
rf_we_allow_reg/C              rf_a/ram_reg_0_7_0_5/RAMD_D1/WE
                                                              7.842         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_24_29/RAMA/WE 7.845         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_24_29/RAMA_D1/WE
                                                              7.845         
rf_we_allow_reg/C              rf_b/ram_reg_0_7_24_29/RAMB/WE 7.845         



