(module CP_Elec_10x7.9 (layer F.Cu) (tedit 5BE00A78)
  (descr "SMT capacitor, aluminium electrolytic, 10x7.9, Panasonic F8 ")
  (tags "Capacitor Electrolytic")
  (attr smd)
  (fp_text reference C18 (at 0.197566 -2.891642 -310) (layer F.SilkS) hide
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 220uF/50V (at 3.435408 -6.048874) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_line (start -6.800001 1.2) (end -5.4 1.200001) (layer F.CrtYd) (width 0.05))
  (fp_line (start -6.8 -1.2) (end -6.800001 1.2) (layer F.CrtYd) (width 0.05))
  (fp_line (start -5.4 -1.200001) (end -6.8 -1.2) (layer F.CrtYd) (width 0.05))
  (fp_line (start -5.4 1.200001) (end -5.4 4.25) (layer F.CrtYd) (width 0.05))
  (fp_line (start -5.4 -4.25) (end -5.4 -1.200001) (layer F.CrtYd) (width 0.05))
  (fp_line (start -5.4 -4.25) (end -4.25 -5.4) (layer F.CrtYd) (width 0.05))
  (fp_line (start -5.4 4.25) (end -4.25 5.4) (layer F.CrtYd) (width 0.05))
  (fp_line (start -4.25 -5.4) (end 5.4 -5.4) (layer F.CrtYd) (width 0.05))
  (fp_line (start -4.25 5.4) (end 5.4 5.4) (layer F.CrtYd) (width 0.05))
  (fp_line (start 5.4 1.200001) (end 5.4 5.4) (layer F.CrtYd) (width 0.05))
  (fp_line (start 6.8 1.2) (end 5.4 1.200001) (layer F.CrtYd) (width 0.05))
  (fp_line (start 6.800001 -1.2) (end 6.8 1.2) (layer F.CrtYd) (width 0.05))
  (fp_line (start 5.4 -1.200001) (end 6.800001 -1.2) (layer F.CrtYd) (width 0.05))
  (fp_line (start 5.4 -5.4) (end 5.4 -1.200001) (layer F.CrtYd) (width 0.05))
  (fp_line (start -6.125 -3.084999) (end -6.125 -1.835) (layer F.SilkS) (width 0.12))
  (fp_line (start -6.75 -2.46) (end -5.5 -2.46) (layer F.SilkS) (width 0.12))
  (fp_line (start -5.259999 4.195563) (end -4.195562 5.26) (layer F.SilkS) (width 0.12))
  (fp_line (start -5.26 -4.195562) (end -4.195563 -5.259999) (layer F.SilkS) (width 0.12))
  (fp_line (start -5.26 -4.195562) (end -5.26 -1.21) (layer F.SilkS) (width 0.12))
  (fp_line (start -5.259999 4.195563) (end -5.26 1.21) (layer F.SilkS) (width 0.12))
  (fp_line (start -4.195562 5.26) (end 5.26 5.26) (layer F.SilkS) (width 0.12))
  (fp_line (start -4.195563 -5.259999) (end 5.26 -5.26) (layer F.SilkS) (width 0.12))
  (fp_line (start 5.26 -5.26) (end 5.26 -1.21) (layer F.SilkS) (width 0.12))
  (fp_line (start 5.26 5.26) (end 5.26 1.21) (layer F.SilkS) (width 0.12))
  (fp_line (start -4.058325 -2.2) (end -4.058325 -1.2) (layer F.Fab) (width 0.1))
  (fp_line (start -4.558325 -1.7) (end -3.558325 -1.7) (layer F.Fab) (width 0.1))
  (fp_line (start -5.15 4.15) (end -4.15 5.15) (layer F.Fab) (width 0.1))
  (fp_line (start -5.15 -4.15) (end -4.15 -5.15) (layer F.Fab) (width 0.1))
  (fp_line (start -5.15 -4.15) (end -5.15 4.15) (layer F.Fab) (width 0.1))
  (fp_line (start -4.15 5.15) (end 5.150001 5.15) (layer F.Fab) (width 0.1))
  (fp_line (start -4.15 -5.15) (end 5.15 -5.150001) (layer F.Fab) (width 0.1))
  (fp_line (start 5.15 -5.150001) (end 5.150001 5.15) (layer F.Fab) (width 0.1))
  (fp_circle (center 0 0) (end 5 0) (layer F.Fab) (width 0.1))
  (pad 2 smd rect (at 4.349999 0) (size 4.4 1.9) (layers F.Cu F.Paste F.Mask))
  (pad 1 smd rect (at -4.349999 0) (size 4.4 1.9) (layers F.Cu F.Paste F.Mask))
  (pad 1 thru_hole circle (at -2.032 -0.508) (size 1.524 1.524) (drill 0.8) (layers *.Cu *.Mask))
  (pad 1 thru_hole circle (at -3.048 0.508) (size 1.524 1.524) (drill 0.8) (layers *.Cu *.Mask))
  (pad 2 thru_hole circle (at 2.032 0.508) (size 1.524 1.524) (drill 0.8) (layers *.Cu *.Mask))
  (pad 2 thru_hole circle (at 3.048 -0.508) (size 1.524 1.524) (drill 0.8) (layers *.Cu *.Mask))
  (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/CP_Elec_10x7.9.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
