#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu May 23 21:24:07 2024
# Process ID: 14392
# Current directory: Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.runs/synth_1
# Command line: vivado.exe -log Address_Translation_Table_tb.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Address_Translation_Table_tb.tcl
# Log file: Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.runs/synth_1/Address_Translation_Table_tb.vds
# Journal file: Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.runs/synth_1\vivado.jou
# Running On: BENRICHARDS184E, OS: Windows, CPU Frequency: 3200 MHz, CPU Physical cores: 4, Host memory: 8584 MB
#-----------------------------------------------------------
source Address_Translation_Table_tb.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 502.652 ; gain = 186.547
Command: read_checkpoint -auto_incremental -incremental Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/utils_1/imports/synth_1/Address_Translation_Table_tb.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/utils_1/imports/synth_1/Address_Translation_Table_tb.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Address_Translation_Table_tb -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8036
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1369.426 ; gain = 439.938
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'address_o', assumed default net type 'wire' [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:32]
INFO: [Synth 8-11241] undeclared symbol 'mask_o', assumed default net type 'wire' [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:33]
INFO: [Synth 8-6157] synthesizing module 'Address_Translation_Table_tb' [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:39]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:50]
WARNING: [Synth 8-11581] system task call 'monitor' not supported [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:88]
WARNING: [Synth 8-6896] event control except as first statement of always block inside initial block, initial block items will be ignored [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:94]
INFO: [Synth 8-6157] synthesizing module 'Address_Translation_Table' [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table.v:22]
	Parameter MAX_CLAUSES_PER_VARIABLE bound to: 20 - type: integer 
	Parameter LITERAL_ADDRESS_WIDTH bound to: 11 - type: integer 
	Parameter Nv bound to: 32 - type: integer 
	Parameter NvLog2 bound to: 5 - type: integer 
	Parameter AT_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Address_Translation_Table' (0#1) [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'address_o' does not match port width (11) of module 'Address_Translation_Table' [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:32]
WARNING: [Synth 8-689] width (1) of port connection 'mask_o' does not match port width (20) of module 'Address_Translation_Table' [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Address_Translation_Table_tb' (0#1) [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:3]
WARNING: [Synth 8-7137] Register address_o_reg in module Address_Translation_Table has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table.v:54]
WARNING: [Synth 8-7137] Register mask_o_reg in module Address_Translation_Table has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table.v:55]
WARNING: [Synth 8-3848] Net clk in module/entity Address_Translation_Table_tb does not have driver. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:13]
WARNING: [Synth 8-3848] Net reset in module/entity Address_Translation_Table_tb does not have driver. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:14]
WARNING: [Synth 8-3848] Net index_i in module/entity Address_Translation_Table_tb does not have driver. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.srcs/sources_1/new/Address_Translation_Table_tb.v:15]
WARNING: [Synth 8-7129] Port index_i[11] in module Address_Translation_Table is either unconnected or has no load
WARNING: [Synth 8-7129] Port index_i[10] in module Address_Translation_Table is either unconnected or has no load
WARNING: [Synth 8-7129] Port index_i[9] in module Address_Translation_Table is either unconnected or has no load
WARNING: [Synth 8-7129] Port index_i[8] in module Address_Translation_Table is either unconnected or has no load
WARNING: [Synth 8-7129] Port index_i[7] in module Address_Translation_Table is either unconnected or has no load
WARNING: [Synth 8-7129] Port index_i[6] in module Address_Translation_Table is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1515.562 ; gain = 586.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1515.562 ; gain = 586.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1515.562 ; gain = 586.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1515.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc]
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sws_2bits_tri_i[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_scl_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'IIC_1_sda_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_clk_10MHz'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bclk'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lrclk'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_o'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sdata_i'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'codec_addr[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btns_4bits_tri_i[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'leds_4bits_tri_o[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[4]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rgbleds_6bits_tri_o[5]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[5]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[4]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[6]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmoda_rpi_gpio_tri_io[7]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[5]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[4]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[6]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pmodb_gpio_tri_io[7]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[3]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[4]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[5]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[6]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[7]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[8]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[9]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[10]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[11]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[12]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[13]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[14]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[15]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[16]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[17]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[18]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_gpio_tri_io[19]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_scl_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_iic_sda_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io1_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_io0_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_sck_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'arduino_direct_spi_ss_io'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux6_v_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux15_v_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux5_v_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux13_v_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:119]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports hdmi_in_clk_p]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:119]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_n'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_clk_p'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[0]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[1]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_n[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'hdmi_in_data_p[2]'. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:129]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/PYNQ dependancies/base.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1545.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1545.305 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 65    
	               11 Bit    Registers := 65    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |FDRE |  1280|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:22 . Memory (MB): peak = 1545.305 ; gain = 586.074
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1545.305 ; gain = 615.816
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1545.305 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'Address_Translation_Table_tb' is not ideal for floorplanning, since the cellview 'Address_Translation_Table' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1545.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 475d3dea
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 119 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:47 . Memory (MB): peak = 1545.305 ; gain = 1039.691
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'Z:/Documents/ECE-Reaserch/Solving-SAT-in-FPGA-UCSB/KM10-SAT/KM10-SAT.runs/synth_1/Address_Translation_Table_tb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Address_Translation_Table_tb_utilization_synth.rpt -pb Address_Translation_Table_tb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 23 21:26:20 2024...
