

Implementation tool: Xilinx Vivado v.2015.4
Device target:       xc7z020clg484-1
Report date:         Sat Aug 19 13:46:35 -0500 2017

#=== Resource usage ===
SLICE:         1307
LUT:           3037
FF:            4263
DSP:             22
BRAM:             2
SRL:             69
#=== Final timing ===
CP required:    10.000
CP achieved:    8.723
Timing met
