// Seed: 2016847771
module module_0 ();
  supply1 id_2 = 1;
  assign id_2 = 1;
  id_3 :
  assert property (@(posedge 1) id_3)
  else $display(1, id_3, id_1, id_1, 1'b0);
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  reg id_6;
  reg id_7 = id_6;
  always @(1 or ~id_6) begin : LABEL_0
    if (1) id_1 <= id_7;
  end
  wire id_8;
  wire id_9;
  logic [7:0] id_10;
  assign id_10[1] = 1;
  wire id_11;
  id_12(
      .id_0(id_2), .id_1(id_8), .id_2(id_6)
  );
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  wor id_13 = 1;
  wire id_14, id_15;
  wire id_16;
endmodule
