vendor_name = ModelSim
source_file = 1, C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_functional_vhdl/sls_mux2to1_functional_vhdl.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_functional_vhdl/sls_mux2to1_functional_vhdl_tb.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/sls3445/Documents/DS2_Labs/Lab3/sls_mux2to1_functional_vhdl/db/sls_mux2to1_functional_vhdl.cbx.xml
design_name = hard_block
design_name = sls_mux2to1_functional_vhdl
instance = comp, \f~output\, f~output, sls_mux2to1_functional_vhdl, 1
instance = comp, \x0~input\, x0~input, sls_mux2to1_functional_vhdl, 1
instance = comp, \s~input\, s~input, sls_mux2to1_functional_vhdl, 1
instance = comp, \x1~input\, x1~input, sls_mux2to1_functional_vhdl, 1
instance = comp, \f~0\, f~0, sls_mux2to1_functional_vhdl, 1
