;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <121, 103
	SPL 0, <802
	ADD @121, <103
	SUB -51, <-20
	ADD #30, 9
	SUB -51, <-20
	JMN <121, 103
	DJN -51, @-20
	MOV -7, <-20
	SUB @121, <103
	ADD 10, 31
	MOV 0, 802
	SPL 700, <802
	CMP 215, 32
	SLT -51, <-20
	SUB @121, <103
	SPL 0, #2
	CMP 10, 31
	SUB @121, <103
	CMP 10, 31
	CMP 215, 32
	SUB @121, 103
	DJN -51, @-20
	SUB @121, 103
	ADD #30, 9
	SUB @121, <103
	SPL 0, <802
	ADD 10, 31
	JMN <121, 103
	SPL 0, <802
	DAT #10, #31
	DJN -51, @-20
	JMZ -3, @-30
	DJN -51, @-20
	SUB @121, <103
	SUB @121, 103
	ADD 30, 9
	SLT 300, 90
	ADD 30, 9
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <802
