

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_5'
================================================================
* Date:           Mon Jun 26 10:21:26 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  6.848 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.250 us|  0.250 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index2708_t = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index2708_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v_in_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'v_in_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%v_in_V_1_1 = alloca i32 1"   --->   Operation 7 'alloca' 'v_in_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%v_in_V_1_2 = alloca i32 1"   --->   Operation 8 'alloca' 'v_in_V_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v_in_V_0_019122_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %v_in_V_0_019122"   --->   Operation 10 'read' 'v_in_V_0_019122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%v_in_V_1_022121_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %v_in_V_1_022121"   --->   Operation 11 'read' 'v_in_V_1_022121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%v_in_V_2_025120_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %v_in_V_2_025120"   --->   Operation 12 'read' 'v_in_V_2_025120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %v_in_V_2_025120_read, i85 %v_in_V_1_2"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %v_in_V_1_022121_read, i85 %v_in_V_1_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %v_in_V_0_019122_read, i85 %v_in_V_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2708_t"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2707"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index2708_t_load = load i2 %loop_index2708_t"   --->   Operation 18 'load' 'loop_index2708_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%exitcond514713 = icmp_eq  i2 %loop_index2708_t_load, i2 3"   --->   Operation 20 'icmp' 'exitcond514713' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.56ns)   --->   "%empty_61 = add i2 %loop_index2708_t_load, i2 1"   --->   Operation 22 'add' 'empty_61' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond514713, void %load-store-loop2707.split, void %memcpy-split2706.exitStub"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%loop_index2708_cast = zext i2 %loop_index2708_t_load"   --->   Operation 24 'zext' 'loop_index2708_cast' <Predicate = (!exitcond514713)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.65ns)   --->   "%add_ptr_i18582925_sum = add i3 %loop_index2708_cast, i3 3"   --->   Operation 25 'add' 'add_ptr_i18582925_sum' <Predicate = (!exitcond514713)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add_ptr_i18582925_sum_cast1 = zext i3 %add_ptr_i18582925_sum"   --->   Operation 26 'zext' 'add_ptr_i18582925_sum_cast1' <Predicate = (!exitcond514713)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%empty_62 = add i15 %tmp, i15 %add_ptr_i18582925_sum_cast1"   --->   Operation 27 'add' 'empty_62' <Predicate = (!exitcond514713)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_cast = zext i15 %empty_62"   --->   Operation 28 'zext' 'p_cast' <Predicate = (!exitcond514713)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %p_cast"   --->   Operation 29 'getelementptr' 'yy_loc_V_addr' <Predicate = (!exitcond514713)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%v_in_V_1_4 = load i15 %yy_loc_V_addr"   --->   Operation 30 'load' 'v_in_V_1_4' <Predicate = (!exitcond514713)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index2708_t_load, void %branch8, i2 0, void %load-store-loop2707.split.load-store-loop2707.split230_crit_edge, i2 1, void %load-store-loop2707.split.load-store-loop2707.split230_crit_edge6"   --->   Operation 31 'switch' 'switch_ln0' <Predicate = (!exitcond514713)> <Delay = 0.95>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty_61, i2 %loop_index2708_t"   --->   Operation 32 'store' 'store_ln0' <Predicate = (!exitcond514713)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2707"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!exitcond514713)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%v_in_V_1_load = load i85 %v_in_V_1"   --->   Operation 41 'load' 'v_in_V_1_load' <Predicate = (exitcond514713)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%v_in_V_1_1_load = load i85 %v_in_V_1_1"   --->   Operation 42 'load' 'v_in_V_1_1_load' <Predicate = (exitcond514713)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%v_in_V_1_2_load = load i85 %v_in_V_1_2"   --->   Operation 43 'load' 'v_in_V_1_2_load' <Predicate = (exitcond514713)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %v_in_V_2_126_out, i85 %v_in_V_1_2_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (exitcond514713)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %v_in_V_1_123_out, i85 %v_in_V_1_1_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (exitcond514713)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %v_in_V_0_120_out, i85 %v_in_V_1_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (exitcond514713)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (exitcond514713)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.84>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%v_in_V_1_4 = load i15 %yy_loc_V_addr"   --->   Operation 34 'load' 'v_in_V_1_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %v_in_V_1_4, i85 %v_in_V_1_1"   --->   Operation 35 'store' 'store_ln0' <Predicate = (loop_index2708_t_load == 1)> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2707.split230"   --->   Operation 36 'br' 'br_ln0' <Predicate = (loop_index2708_t_load == 1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %v_in_V_1_4, i85 %v_in_V_1"   --->   Operation 37 'store' 'store_ln0' <Predicate = (loop_index2708_t_load == 0)> <Delay = 1.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2707.split230"   --->   Operation 38 'br' 'br_ln0' <Predicate = (loop_index2708_t_load == 0)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %v_in_V_1_4, i85 %v_in_V_1_2"   --->   Operation 39 'store' 'store_ln0' <Predicate = (loop_index2708_t_load != 0 & loop_index2708_t_load != 1)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2707.split230"   --->   Operation 40 'br' 'br_ln0' <Predicate = (loop_index2708_t_load != 0 & loop_index2708_t_load != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_in_V_2_025120]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_in_V_1_022121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_in_V_0_019122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_in_V_2_126_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ v_in_V_1_123_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ v_in_V_0_120_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index2708_t            (alloca           ) [ 010]
v_in_V_1                    (alloca           ) [ 011]
v_in_V_1_1                  (alloca           ) [ 011]
v_in_V_1_2                  (alloca           ) [ 011]
tmp                         (read             ) [ 000]
v_in_V_0_019122_read        (read             ) [ 000]
v_in_V_1_022121_read        (read             ) [ 000]
v_in_V_2_025120_read        (read             ) [ 000]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
loop_index2708_t_load       (load             ) [ 011]
specpipeline_ln0            (specpipeline     ) [ 000]
exitcond514713              (icmp             ) [ 010]
speclooptripcount_ln0       (speclooptripcount) [ 000]
empty_61                    (add              ) [ 000]
br_ln0                      (br               ) [ 000]
loop_index2708_cast         (zext             ) [ 000]
add_ptr_i18582925_sum       (add              ) [ 000]
add_ptr_i18582925_sum_cast1 (zext             ) [ 000]
empty_62                    (add              ) [ 000]
p_cast                      (zext             ) [ 000]
yy_loc_V_addr               (getelementptr    ) [ 011]
switch_ln0                  (switch           ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
v_in_V_1_4                  (load             ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
v_in_V_1_load               (load             ) [ 000]
v_in_V_1_1_load             (load             ) [ 000]
v_in_V_1_2_load             (load             ) [ 000]
write_ln0                   (write            ) [ 000]
write_ln0                   (write            ) [ 000]
write_ln0                   (write            ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_in_V_2_025120">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_in_V_2_025120"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_in_V_1_022121">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_in_V_1_022121"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_in_V_0_019122">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_in_V_0_019122"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="yy_loc_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_in_V_2_126_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_in_V_2_126_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_in_V_1_123_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_in_V_1_123_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v_in_V_0_120_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_in_V_0_120_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="loop_index2708_t_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index2708_t/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="v_in_V_1_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_in_V_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="v_in_V_1_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_in_V_1_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="v_in_V_1_2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_in_V_1_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="15" slack="0"/>
<pin id="64" dir="0" index="1" bw="15" slack="0"/>
<pin id="65" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="v_in_V_0_019122_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="85" slack="0"/>
<pin id="70" dir="0" index="1" bw="85" slack="0"/>
<pin id="71" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_in_V_0_019122_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v_in_V_1_022121_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="85" slack="0"/>
<pin id="76" dir="0" index="1" bw="85" slack="0"/>
<pin id="77" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_in_V_1_022121_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="v_in_V_2_025120_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="85" slack="0"/>
<pin id="82" dir="0" index="1" bw="85" slack="0"/>
<pin id="83" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_in_V_2_025120_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="85" slack="0"/>
<pin id="89" dir="0" index="2" bw="85" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="write_ln0_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="85" slack="0"/>
<pin id="96" dir="0" index="2" bw="85" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="85" slack="0"/>
<pin id="103" dir="0" index="2" bw="85" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="yy_loc_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="85" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="15" slack="0"/>
<pin id="111" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="15" slack="0"/>
<pin id="116" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_1_4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="85" slack="0"/>
<pin id="122" dir="0" index="1" bw="85" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="85" slack="0"/>
<pin id="127" dir="0" index="1" bw="85" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="85" slack="0"/>
<pin id="132" dir="0" index="1" bw="85" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="2" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="loop_index2708_t_load_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index2708_t_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exitcond514713_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond514713/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="empty_61_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="2" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_61/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="loop_index2708_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index2708_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ptr_i18582925_sum_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ptr_i18582925_sum/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ptr_i18582925_sum_cast1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ptr_i18582925_sum_cast1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_62_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="15" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_62/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="p_cast_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="15" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln0_store_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="85" slack="0"/>
<pin id="187" dir="0" index="1" bw="85" slack="1"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln0_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="85" slack="0"/>
<pin id="192" dir="0" index="1" bw="85" slack="1"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln0_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="85" slack="0"/>
<pin id="197" dir="0" index="1" bw="85" slack="1"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="v_in_V_1_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="85" slack="0"/>
<pin id="202" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_1_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="v_in_V_1_1_load_load_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="85" slack="0"/>
<pin id="206" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_1_1_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="v_in_V_1_2_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="85" slack="0"/>
<pin id="210" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_in_V_1_2_load/1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="loop_index2708_t_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index2708_t "/>
</bind>
</comp>

<comp id="219" class="1005" name="v_in_V_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="85" slack="0"/>
<pin id="221" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="v_in_V_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="v_in_V_1_1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="85" slack="0"/>
<pin id="228" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="v_in_V_1_1 "/>
</bind>
</comp>

<comp id="233" class="1005" name="v_in_V_1_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="85" slack="0"/>
<pin id="235" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="v_in_V_1_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="loop_index2708_t_load_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="1"/>
<pin id="242" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index2708_t_load "/>
</bind>
</comp>

<comp id="247" class="1005" name="yy_loc_V_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="15" slack="1"/>
<pin id="249" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="yy_loc_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="44" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="44" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="80" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="74" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="68" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="140" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="140" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="62" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="169" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="184"><net_src comp="149" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="114" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="114" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="114" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="207"><net_src comp="204" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="215"><net_src comp="46" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="222"><net_src comp="50" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="229"><net_src comp="54" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="232"><net_src comp="226" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="236"><net_src comp="58" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="243"><net_src comp="140" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="107" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_in_V_2_126_out | {1 }
	Port: v_in_V_1_123_out | {1 }
	Port: v_in_V_0_120_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_5 : v_in_V_2_025120 | {1 }
	Port: runge_kutta_45_Pipeline_5 : v_in_V_1_022121 | {1 }
	Port: runge_kutta_45_Pipeline_5 : v_in_V_0_019122 | {1 }
	Port: runge_kutta_45_Pipeline_5 : empty | {1 }
	Port: runge_kutta_45_Pipeline_5 : yy_loc_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index2708_t_load : 1
		exitcond514713 : 2
		empty_61 : 2
		br_ln0 : 3
		loop_index2708_cast : 2
		add_ptr_i18582925_sum : 3
		add_ptr_i18582925_sum_cast1 : 4
		empty_62 : 5
		p_cast : 6
		yy_loc_V_addr : 7
		v_in_V_1_4 : 8
		switch_ln0 : 2
		store_ln0 : 3
		v_in_V_1_load : 1
		v_in_V_1_1_load : 1
		v_in_V_1_2_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |           empty_61_fu_149          |    0    |    10   |
|    add   |    add_ptr_i18582925_sum_fu_159    |    0    |    11   |
|          |           empty_62_fu_169          |    0    |    20   |
|----------|------------------------------------|---------|---------|
|   icmp   |        exitcond514713_fu_143       |    0    |    8    |
|----------|------------------------------------|---------|---------|
|          |           tmp_read_fu_62           |    0    |    0    |
|   read   |   v_in_V_0_019122_read_read_fu_68  |    0    |    0    |
|          |   v_in_V_1_022121_read_read_fu_74  |    0    |    0    |
|          |   v_in_V_2_025120_read_read_fu_80  |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |        write_ln0_write_fu_86       |    0    |    0    |
|   write  |        write_ln0_write_fu_93       |    0    |    0    |
|          |       write_ln0_write_fu_100       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |     loop_index2708_cast_fu_155     |    0    |    0    |
|   zext   | add_ptr_i18582925_sum_cast1_fu_165 |    0    |    0    |
|          |            p_cast_fu_175           |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    49   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|loop_index2708_t_load_reg_240|    2   |
|   loop_index2708_t_reg_212  |    2   |
|      v_in_V_1_1_reg_226     |   85   |
|      v_in_V_1_2_reg_233     |   85   |
|       v_in_V_1_reg_219      |   85   |
|    yy_loc_V_addr_reg_247    |   15   |
+-----------------------------+--------+
|            Total            |   274  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   274  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   274  |   58   |
+-----------+--------+--------+--------+
