m255
K3
13
cModel Technology
Z0 dC:\IkennaWorkSpace\cnn_layer_accel\verification\scenario2
vawe_dsp_input_mux
Z1 DXx6 sv_std 3 std 0 22 F[19LRNL:5;XmIFh[XOPn1
Vmj[0Xd;6HJkP_Rof2NEOc0
r1
31
IK=>5nUSZ_1=PeT8Rz:XJP0
S1
Z2 dC:\IkennaWorkSpace\cnn_layer_accel\verification\scenario2
w1549948082
8../../hardware/verilog_2/awe_dsp_input_mux.v
F../../hardware/verilog_2/awe_dsp_input_mux.v
Z3 FC:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh
L0 1
Z4 OL;L;10.1c;51
Z5 o-lint -sv -work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
Z6 !s92 -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include +incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 3Ejd^d:Jml`R`ZiM6JT8<2
!s105 awe_dsp_input_mux_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/awe_dsp_input_mux.v|
!s108 1554145418.643000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh|../../hardware/verilog_2/awe_dsp_input_mux.v|
!i10b 1
vbeh_vlog_ff_ce_clr_v8_3
R1
IiXzeAHSmMJSH9zJGQZiZa1
Vn7OG8gPaj_dWg0WVkdCW23
Z7 !s105 blk_mem_gen_v8_3_v_unit
S1
R2
Z8 w1552588747
Z9 8../../hardware/ip_2/xcku115/pixel_sequence_data_bram/simulation/blk_mem_gen_v8_3.v
Z10 F../../hardware/ip_2/xcku115/pixel_sequence_data_bram/simulation/blk_mem_gen_v8_3.v
L0 148
R4
r1
31
Z11 !s108 1554145418.750000
Z12 !s107 ../../hardware/ip_2/xcku115/pixel_sequence_data_bram/simulation/blk_mem_gen_v8_3.v|
Z13 !s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|../../hardware/ip_2/xcku115/pixel_sequence_data_bram/simulation/blk_mem_gen_v8_3.v|
R5
Z14 !s92 -lint -sv +define+SIMULATION +define+VERIFICATION -work work +incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include +incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 ]BeIdXTFbR6???8DGBed70
!i10b 1
!s85 0
vbeh_vlog_ff_clr_v8_3
R1
ID_zn:dRc?BJT<ZoHb[8Gm3
VhmgI[QX8Y0S8<MoJ3WH4N1
R7
S1
R2
R8
R9
R10
L0 109
R4
r1
31
R11
R12
R13
R5
R14
!s100 eCW>]4:OQ_UjWEb?Ai^H00
!i10b 1
!s85 0
vbeh_vlog_ff_pre_v8_3
R1
IBfY:gcOi0I?YFYEi]I3Wn3
V<F;G[hjS@D70fG>LfE[kK0
R7
S1
R2
R8
R9
R10
L0 129
R4
r1
31
R11
R12
R13
R5
R14
!s100 nWDK6A:iaNYN=PnZ??diE1
!i10b 1
!s85 0
vbeh_vlog_muxf7_v8_3
R1
IfdMfOa=MMVGWFQ_;;3KBk3
V<Kfcz]C4AmDYfdG6lFRZj2
R7
S1
R2
R8
R9
R10
L0 95
R4
r1
31
R11
R12
R13
R5
R14
!s100 hDzen2WAX_UnXMWXzjE4S1
!i10b 1
!s85 0
vblk_mem_axi_read_wrapper_beh_v8_3
R1
Ik[=Xn0Xo;MagEO7DHXWAH0
V7K2YeVYhz9ARXBoJi9A@?2
R7
S1
R2
R8
R9
R10
L0 1270
R4
r1
31
R11
R12
R13
R5
R14
!s100 XLEXXMX6DB?MS8f@LFi=J1
!i10b 1
!s85 0
vblk_mem_axi_regs_fwd_v8_3
R1
V8X?WVdJQnMT6Sc@o<Q7MI2
r1
31
InI0I@6iMCo6;Q1`8]Y1CQ0
R7
S1
R2
R8
R9
R10
L0 1493
R4
R11
R12
R13
R5
R14
!s85 0
!s100 V048`<UO8DZ6hAHZHUMn00
!i10b 1
vblk_mem_axi_write_wrapper_beh_v8_3
R1
I2Njno]CYD;m_VU3RQ?^Qm3
VMjlXAYj7ojoJiLdm3?dT^3
R7
S1
R2
R8
R9
R10
L0 994
R4
r1
31
R11
R12
R13
R5
R14
!s100 WKlf4Bm5=;6m[L4Y7eh4<2
!i10b 1
!s85 0
vblk_mem_gen_v8_3_5
R1
VYG98N@=AkCaV=YME2JQ:;3
r1
31
IRWe671`HhLFFlebaP3Sz?0
R7
S1
R2
R8
R9
R10
L0 3412
R4
R11
R12
R13
R5
R14
!s85 0
!s100 bn8m?KYn@j^616?0FUS0Z3
!i10b 1
vblk_mem_gen_v8_3_5_mem_module
R1
VM9?T4G`7EQ<]JVzL??1UN1
r1
31
I>Sn^O46B[S_jIlJH`kJ350
R7
S1
R2
R8
R9
R10
L0 1951
R4
R11
R12
R13
R5
R14
!s85 0
!s100 `aZmCM5B[f>]No>zE0R701
!i10b 1
vblk_mem_gen_v8_3_5_output_stage
R1
V`8SNbJSKZHndRnNfMMSGg1
r1
31
IQY:0fzd>]Z`G3<`9ciUEP2
R7
S1
R2
R8
R9
R10
L0 1563
R4
R11
R12
R13
R5
R14
!s85 0
!s100 dl=P[>e81Cj6@j4o9mOR70
!i10b 1
vblk_mem_gen_v8_3_5_softecc_output_reg_stage
R1
VKdU65lWUFQ4zzQMWbJ]263
r1
31
I01ADdLW:<SZS@jAQ;6mNo0
R7
S1
R2
R8
R9
R10
L0 1859
R4
R11
R12
R13
R5
R14
!s85 0
!s100 lfBYcXd:zfbN2nDAhim3`2
!i10b 1
vclock_gen
R1
VHhXY88h]>Q25M]^i3@inF0
r1
31
IK2JF`Zc7h3GILKCCom^ij2
S1
R2
w1551931114
8../clock_gen.v
F../clock_gen.v
L0 27
R4
R5
Z15 !s92 -lint -sv +define+SIMULATION -work work +incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include +incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/ +incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/ +incdir+C:/IkennaWorkSpace//verif_lib/ -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 8^TXa2lcYz3nGUccQH1mU0
!s105 clock_gen_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|../clock_gen.v|
!s108 1554145415.500000
!s107 ../clock_gen.v|
!i10b 1
Xcnl_sc2_agent_sv_unit
R1
IaP]]X[0M@D4NbVleZQ;9K1
VaP]]X[0M@D4NbVleZQ;9K1
S1
R2
Z16 w1554142270
8./cnl_sc2_agent.sv
F./cnl_sc2_agent.sv
Z17 FC:/IkennaWorkSpace//verif_lib//agent.sv
Z18 FC:/IkennaWorkSpace//verif_lib//verification_defs.svh
Z19 FC:/IkennaWorkSpace//verif_lib//generator.sv
R18
Z20 Fcnl_sc2_verif_defs.svh
Z21 FC:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh
Z22 FC:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh
Z23 FC:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv
Z24 Fcnl_sc2_generator.sv
R19
R20
R21
R23
L2 5
R4
r1
31
R5
R15
!s100 326iikAJ]H_RNUi?`abM^2
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_agent.sv|
!s108 1554145416.451000
!s107 cnl_sc2_generator.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|C:/IkennaWorkSpace//verif_lib//generator.sv|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//agent.sv|./cnl_sc2_agent.sv|
!i10b 1
!i103 1
!s85 0
Xcnl_sc2_driver_sv_unit
R1
Vb7QR4UKQ7OE=NO47Q?bl01
r1
31
Ib7QR4UKQ7OE=NO47Q?bl01
S1
R2
R16
Z25 8./cnl_sc2_driver.sv
Z26 F./cnl_sc2_driver.sv
Z27 FC:/IkennaWorkSpace//verif_lib//driver.sv
R18
R24
R19
R18
R20
R21
R22
R23
R21
R23
Z28 FC:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv
L2 5
R4
Z29 !s108 1554145416.574000
Z30 !s107 C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|C:/IkennaWorkSpace//verif_lib//generator.sv|cnl_sc2_generator.sv|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//driver.sv|./cnl_sc2_driver.sv|
Z31 !s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_driver.sv|
R5
R15
!s100 LLcec4Bklh=SF3BOU3j[e3
!s85 0
!i10b 1
!i103 1
Xcnl_sc2_DUTOutput_sv_unit
R1
IcTGk[IkAPlm@lIlDn@o@L2
VcTGk[IkAPlm@lIlDn@o@L2
S1
R2
R16
8./cnl_sc2_DUTOutput.sv
F./cnl_sc2_DUTOutput.sv
Z32 FC:/IkennaWorkSpace//verif_lib//DUTOutput.sv
R18
R20
R21
R22
R23
L2 5
R4
r1
31
R5
R15
ncnl_sc2_@d@u@t@output_sv_unit
!s100 ]eDjPni0flM7aU;m>JcT<1
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_DUTOutput.sv|
!s108 1554145416.730000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//DUTOutput.sv|./cnl_sc2_DUTOutput.sv|
!i10b 1
!i103 1
!s85 0
Xcnl_sc2_environment_sv_unit
R1
V2Jkk>@cP8YKc>kn7Df3fi3
r1
31
I2Jkk>@cP8YKc>kn7Df3fi3
S1
R2
Z33 w1554142325
8./cnl_sc2_environment.sv
F./cnl_sc2_environment.sv
R20
R21
R22
R23
R28
R24
R19
R18
R20
R21
R23
Z34 Fcnl_sc2_agent.sv
R17
R18
R19
R20
R21
R23
R24
Z35 Fcnl_sc2_driver.sv
R27
R18
R24
R21
R23
R28
Z36 Fcnl_sc2_scoreboard.sv
Z37 FC:/IkennaWorkSpace//verif_lib//scoreboard.sv
R18
R19
R32
R18
R20
R21
R23
R24
Z38 Fcnl_sc2_DUTOutput.sv
R32
R20
R21
R23
Z39 Fcnl_sc2_monitor.sv
Z40 FC:/IkennaWorkSpace//verif_lib//monitor.sv
R18
R20
R21
R23
R38
R24
Z41 Fcnl_sc2_assertion.sv
Z42 FC:/IkennaWorkSpace//verif_lib//assertion.sv
R18
R20
R21
R23
L3 6
R4
R5
R15
!s100 ?cnb;ZZ7OI4BS^dOoed9@3
!s108 1554145415.880000
!s107 C:/IkennaWorkSpace//verif_lib//assertion.sv|cnl_sc2_assertion.sv|C:/IkennaWorkSpace//verif_lib//monitor.sv|cnl_sc2_monitor.sv|cnl_sc2_DUTOutput.sv|C:/IkennaWorkSpace//verif_lib//DUTOutput.sv|C:/IkennaWorkSpace//verif_lib//scoreboard.sv|cnl_sc2_scoreboard.sv|C:/IkennaWorkSpace//verif_lib//driver.sv|cnl_sc2_driver.sv|C:/IkennaWorkSpace//verif_lib//agent.sv|cnl_sc2_agent.sv|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//generator.sv|cnl_sc2_generator.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|./cnl_sc2_environment.sv|
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_environment.sv|
!s85 0
!i10b 1
!i103 1
Xcnl_sc2_generator_sv_unit
R1
Ido>[EjH9M[DT20b<fCghk1
Vdo>[EjH9M[DT20b<fCghk1
S1
R2
R16
8./cnl_sc2_generator.sv
F./cnl_sc2_generator.sv
R19
R18
R20
R21
R22
R23
L2 5
R4
r1
31
R5
R15
!s100 ?nFC7_cX?4aU`Pj_Ui4hb3
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_generator.sv|
!s108 1554145416.080000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//generator.sv|./cnl_sc2_generator.sv|
!i10b 1
!i103 1
!s85 0
Xcnl_sc2_monitor_sv_unit
R1
I?Ggm7e?[=05KdcHz6Yj:03
V?Ggm7e?[=05KdcHz6Yj:03
S1
R2
R16
8./cnl_sc2_monitor.sv
F./cnl_sc2_monitor.sv
R40
R18
R20
R21
R22
R23
R38
R32
R18
R20
R21
R23
R24
R19
R18
R20
R21
R23
L2 5
R4
r1
31
R5
R15
!s100 KF4Q4CofVZ:agCC:E0=n[2
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_monitor.sv|
!s108 1554145416.203000
!s107 C:/IkennaWorkSpace//verif_lib//generator.sv|cnl_sc2_generator.sv|C:/IkennaWorkSpace//verif_lib//DUTOutput.sv|cnl_sc2_DUTOutput.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//monitor.sv|./cnl_sc2_monitor.sv|
!i10b 1
!i103 1
!s85 0
Xcnl_sc2_scoreboard_sv_unit
R1
IS3PbcV?AfXg`B;[j?=2FQ2
VS3PbcV?AfXg`B;[j?=2FQ2
S1
R2
R16
8./cnl_sc2_scoreboard.sv
F./cnl_sc2_scoreboard.sv
R37
R18
R19
R18
R32
R18
R20
R21
R22
R23
R24
R19
R20
R21
R23
R38
R32
R20
R21
R23
L2 5
R4
r1
31
R5
R15
!s100 4GoaU`0[<AVQTU@Hj4R[41
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_scoreboard.sv|
!s108 1554145416.323000
!s107 cnl_sc2_DUTOutput.sv|cnl_sc2_generator.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|C:/IkennaWorkSpace//verif_lib//DUTOutput.sv|C:/IkennaWorkSpace//verif_lib//generator.sv|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//scoreboard.sv|./cnl_sc2_scoreboard.sv|
!i10b 1
!i103 1
!s85 0
vcnl_sc2_testbench
R1
Vi^;zffnc_@dJ11A:YPkeo1
r1
31
IYXK111X[dQQnId<]]OWk33
S1
R2
R33
8./cnl_sc2_testbench.sv
F./cnl_sc2_testbench.sv
R20
R21
R22
R23
R24
R19
R18
R20
R21
R23
Fcnl_sc2_environment.sv
R20
R21
R23
R28
R24
R34
R17
R18
R19
R20
R21
R23
R24
R35
R27
R18
R24
R21
R23
R28
R36
R37
R18
R19
R32
R18
R20
R21
R23
R24
R38
R32
R20
R21
R23
R39
R40
R18
R20
R21
R23
R38
R24
R41
R42
R18
R20
R21
R23
R28
L0 29
R4
R5
R15
!s85 0
!s100 3cSSdgNP<KIln@I58QeBW0
!s105 cnl_sc2_testbench_sv_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/verification/|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|+incdir+C:/IkennaWorkSpace//verif_lib/|./cnl_sc2_testbench.sv|
!s108 1554145415.733000
!s107 C:/IkennaWorkSpace//verif_lib//assertion.sv|cnl_sc2_assertion.sv|C:/IkennaWorkSpace//verif_lib//monitor.sv|cnl_sc2_monitor.sv|cnl_sc2_DUTOutput.sv|C:/IkennaWorkSpace//verif_lib//DUTOutput.sv|C:/IkennaWorkSpace//verif_lib//scoreboard.sv|cnl_sc2_scoreboard.sv|C:/IkennaWorkSpace//verif_lib//driver.sv|cnl_sc2_driver.sv|C:/IkennaWorkSpace//verif_lib//agent.sv|cnl_sc2_agent.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_quad_intf.sv|cnl_sc2_environment.sv|C:/IkennaWorkSpace//verif_lib//verification_defs.svh|C:/IkennaWorkSpace//verif_lib//generator.sv|cnl_sc2_generator.sv|C:/IkennaWorkSpace//cnn_layer_accel/verification//cnn_layer_accel_verif_defs.sv|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog//cnn_layer_accel_defs.vh|cnl_sc2_verif_defs.svh|./cnl_sc2_testbench.sv|
!i10b 1
vcnn_layer_accel_awe_dsps
R1
V0P=nKOkHXHV>Pf38`7g=k3
r1
31
IIHLVF452cTak`NnIFEBMN0
S1
R2
Z43 w1554144448
8../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v
F../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v
Z44 FC:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh
R22
R3
R22
L0 27
R4
R5
R6
!s85 0
!s100 H1<VQgSgUj:lY`U?MPV]^0
!s105 cnn_layer_accel_awe_dsps_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v|
!s108 1554145418.193000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|../../hardware/verilog_2/cnn_layer_accel_awe_dsps.v|
!i10b 1
vcnn_layer_accel_awe_rowbuffers
R1
VO<4C[E7dLG[7j[jkK<hOc2
r1
31
IY7?Ta:4aCCJ]m55?gmJ5i2
S1
R2
w1554144518
8../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v
F../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v
R22
R44
R22
L0 31
R4
R5
R6
!s85 0
!s100 ncJh96n:TXDf80iWSFfTR1
!s105 cnn_layer_accel_awe_rowbuffers_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v|
!s108 1554145416.840000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_awe_rowbuffers.v|
!i10b 1
vcnn_layer_accel_ce_dsps
R1
V5T^[ZI>H]?o6N;aTCH2TU1
r1
31
IPKjVf:fWm=j:a]]XkPTYV0
S1
R2
w1550776421
8../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v
F../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v
R3
L0 3
R4
R5
R6
!s85 0
!s100 MVEQNK[_;7DS5eFc6[nM>0
!s105 cnn_layer_accel_ce_dsps_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v|
!s108 1554145418.300000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh|../../hardware/verilog_2/cnn_layer_accel_ce_dsps.v|
!i10b 1
vcnn_layer_accel_ce_macc_0
R1
VC7z[i?@5EmM5oLjSHWQ;X3
r1
31
I9G5CnjhBeCXiGk:VR?[:g0
S1
R2
w1550031277
8../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v
F../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v
R3
L0 25
R4
R5
R6
!s85 0
!s100 Ucc83BnWH9QjI5d8ab<][2
!s105 cnn_layer_accel_ce_macc_0_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v|
!s108 1554145418.420000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh|../../hardware/verilog_2/cnn_layer_accel_ce_macc_0.v|
!i10b 1
vcnn_layer_accel_ce_macc_1
R1
V2=nocX9MakP[`5H0D>7f=3
r1
!s85 0
31
IBaY=l7KZKF[1oUU1gi?P21
S1
R2
w1550031289
8../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v
F../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v
R3
L0 25
R4
R5
R6
!s100 lzL<8jzcWgb_W?NOaVd9G3
!s105 cnn_layer_accel_ce_macc_1_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v|
!s108 1554145418.530000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh|../../hardware/verilog_2/cnn_layer_accel_ce_macc_1.v|
!i10b 1
vcnn_layer_accel_prefetch_buffer
R1
VO@C9CD_2g:laHL@i^J]2K2
r1
31
I55[hC^b4Q96iTiA^bSl3l2
S1
R2
w1554145151
8../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v
F../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v
R22
R44
R22
L0 31
R4
R5
R6
!s85 0
!s100 d?l];MLz2b_bkZB]>01JK3
!s105 cnn_layer_accel_prefetch_buffer_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v|
!s108 1554145416.950000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_prefetch_buffer.v|
!i10b 1
vcnn_layer_accel_quad
R1
V2FNd13ZUzXMchZW1f0S`03
r1
31
InF>BoQiCBC9lW3>_NJX5_1
S1
R2
w1554145315
8../../hardware/verilog_2/cnn_layer_accel_quad.v
F../../hardware/verilog_2/cnn_layer_accel_quad.v
R22
R44
R22
R3
L0 31
R4
R5
R6
!s85 0
!s100 :hU7AioN;]C`l4TGWL>5]3
!s105 cnn_layer_accel_quad_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_quad.v|
!s108 1554145417.520000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//awe.vh|C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_quad.v|
!i10b 1
vcnn_layer_accel_quad_bram_ctrl
R1
V0h>Mk3ifA?VXMn`3jP5eQ3
r1
31
IaV]hJa:o91n@Cn@63QW:e0
S1
R2
R43
8../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v
F../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v
R22
R44
R22
L0 31
R4
R5
R6
!s85 0
!s100 :U:@LPg_NV<IgkUI34B8N1
!s105 cnn_layer_accel_quad_bram_ctrl_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v|
!s108 1554145417.400000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_quad_bram_ctrl.v|
!i10b 1
Ycnn_layer_accel_quad_intf
R1
DXx4 work 22 cnl_sc2_driver_sv_unit 0 22 b7QR4UKQ7OE=NO47Q?bl01
V?NYEod_??a12amUXe^c@R0
r1
31
IU`ZXW8GJLNY_OLii<zZNL3
S1
R2
w1554142160
R28
R25
R26
L0 33
R4
R29
R30
R31
R5
R15
!s100 F?7k4eV]oRjF4zT;ezQjD1
!s105 cnl_sc2_driver_sv_unit
!s85 0
!i10b 1
vcnn_layer_accel_weight_sequence_table0
R1
Vn;`ZBciY;FRR3J4j01GLe1
r1
31
I8NIE]OzW<fj2OOm9RPP`P3
S1
R2
R43
8../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table0.v
F../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table0.v
R22
R44
R22
L0 27
R4
R5
R6
!s85 0
!s100 AmmniFl4@:a1^io1CB>@@2
!s105 cnn_layer_accel_weight_sequence_table0_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table0.v|
!s108 1554145417.974000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table0.v|
!i10b 1
vcnn_layer_accel_weight_sequence_table1
R1
VXl=_DXBoM>]i@ARDn3=mz3
r1
31
I7^Q]nUFDBUanAf;o;IKoX1
S1
R2
R43
8../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table1.v
F../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table1.v
R22
R44
R22
L0 27
R4
R5
R6
!s85 0
!s100 [o]o_O4E_bfWkz8K^10fA3
!s105 cnn_layer_accel_weight_sequence_table1_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table1.v|
!s108 1554145418.083000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_weight_sequence_table1.v|
!i10b 1
vcnn_layer_accel_weight_table_top
R1
VLE3PzBSA58dfCJVJSAPmJ2
r1
31
ImPK9>HM[nMfZe16?CELH13
S1
R2
w1554144471
8../../hardware/verilog_2/cnn_layer_accel_weight_table_top.v
F../../hardware/verilog_2/cnn_layer_accel_weight_table_top.v
R22
R44
R22
L0 27
R4
R5
R6
!s85 0
!s100 ;=gD1Aj?U;BoMON;=PILH3
!s105 cnn_layer_accel_weight_table_top_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/cnn_layer_accel_weight_table_top.v|
!s108 1554145417.850000
!s107 C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2//cnn_layer_accel_defs.vh|C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/cnn_layer_accel_weight_table_top.v|
!i10b 1
vglbl
R1
VM[9mS]S:KA1i4VeCMX35[3
r1
31
I7al>[k_]bhW8586<`ZUSP0
S1
R2
w1485225834
8C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v
FC:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v
L0 6
R4
R5
!s85 0
!s100 N>9]3DeVLnPmbNNIi_:EX2
!s105 glbl_v_unit
!s90 -reportprogress|300|-lint|-sv|-work|work|C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v|
!s108 1554145415.390000
!s107 C:/Xilinx/Vivado/2016.4/data/verilog/src//glbl.v|
!i10b 1
vpixel_sequence_data_bram
R1
Vz3O2oTCeT51zj=c3lGgOR1
r1
31
I[daoeNA[dHPHPLVa4^C032
S1
R2
R8
8../../hardware/ip_2/xcku115/pixel_sequence_data_bram/sim/pixel_sequence_data_bram.v
F../../hardware/ip_2/xcku115/pixel_sequence_data_bram/sim/pixel_sequence_data_bram.v
L0 56
R4
R5
R14
!s85 0
!s100 UO<2DOT2?VD9JJeGG09bO2
!s105 pixel_sequence_data_bram_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog/|../../hardware/ip_2/xcku115/pixel_sequence_data_bram/sim/pixel_sequence_data_bram.v|
!i10b 1
!s108 1554145419.124000
!s107 ../../hardware/ip_2/xcku115/pixel_sequence_data_bram/sim/pixel_sequence_data_bram.v|
vread_netlist_v8_3
R1
I3Te7H]MI7jf`6JL=L8UIn3
VSFLEX4N<G<I^0ke7mI83_2
R7
S1
R2
R8
R9
R10
L0 635
R4
r1
31
R11
R12
R13
R5
R14
!s100 Gjh<R?XSeL:[k5l`g^<GJ3
!i10b 1
!s85 0
vSRL_bit
R1
VSzkm<j03c_6z?69S?8WV[0
r1
31
IoV3k1lcFL?YWR4ziFmYIh2
S1
R2
w1553222574
8../../hardware/verilog_2/SRL_bit.v
F../../hardware/verilog_2/SRL_bit.v
L0 27
R4
R5
R6
n@s@r@l_bit
!s85 0
!s100 TY`GOVBZ7UeAH^D9mQ3G42
!s105 SRL_bit_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/SRL_bit.v|
!s108 1554145417.633000
!s107 ../../hardware/verilog_2/SRL_bit.v|
!i10b 1
vSRL_bus
R1
V8T3?5dWGDW9^YhDI8LAO83
r1
31
I``FPVWYUIcB?0:lSTnHZ<0
S1
R2
w1553222174
8../../hardware/verilog_2/SRL_bus.v
F../../hardware/verilog_2/SRL_bus.v
L0 27
R4
R5
R6
n@s@r@l_bus
!s85 0
!s100 a[``<alm?HSi8E:3?GI;J3
!s105 SRL_bus_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/SRL_bus.v|
!s108 1554145417.743000
!s107 ../../hardware/verilog_2/SRL_bus.v|
!i10b 1
vSTATE_LOGIC_v8_3
R1
IQ^Ge=UkJ>c7Q?lm_4c82d1
VRhlen:AB7>84U=P426Dhd3
R7
S1
R2
R8
R9
R10
L0 73
R4
r1
31
R11
R12
R13
R5
R14
n@s@t@a@t@e_@l@o@g@i@c_v8_3
!s100 >QFW]W[A1=H`R?gf`h@b02
!i10b 1
!s85 0
vwrite_netlist_v8_3
R1
ISR5i0]4S=QFjXSm_<Rno;2
Vn_FioQQMk>nFiPS@R6=WJ3
R7
S1
R2
R8
R9
R10
L0 166
R4
r1
31
R11
R12
R13
R5
R14
!s100 WUJlbj<6OdHRSM?7lWgIH0
!i10b 1
!s85 0
vxilinx_simple_dual_port_no_change_2_clock_ram
R1
VXebRdHobB=@H3?]:YBGga3
r1
31
IQica_3:D4BeIC>BT`Lb7M0
S1
R2
w1553747636
8../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v
F../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v
R22
L0 31
R4
R5
R6
!s85 0
!s100 @AM9f:oIUD^Cna=[Rd0X`0
!s105 xilinx_simple_dual_port_no_change_2_clock_ram_v_unit
!s108 1554145417.293000
!s107 C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v|
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/xilinx_simple_dual_port_no_change_2_clock_ram.v|
!i10b 1
vxilinx_simple_dual_port_no_change_ram
R1
DXx4 work 44 xilinx_simple_dual_port_no_change_ram_v_unit 0 22 ZPB=fW3[IVnjCHcfz66cN1
V6;YIcdYh<hg8z;A_@0`7F1
r1
31
Izca1TKJO1jn;a_:o8Hi6L1
S1
R2
Z45 w1524093526
Z46 8../../hardware/verilog_2/xilinx_simple_dual_port_no_change_ram.v
Z47 F../../hardware/verilog_2/xilinx_simple_dual_port_no_change_ram.v
L0 39
R4
Z48 !s108 1554145417.060000
Z49 !s107 ../../hardware/verilog_2/xilinx_simple_dual_port_no_change_ram.v|
Z50 !s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/xilinx_simple_dual_port_no_change_ram.v|
R5
R6
!s85 0
!s100 Jz@k1A9O5?7?N4LgZde3g3
!s105 xilinx_simple_dual_port_no_change_ram_v_unit
!i10b 1
Xxilinx_simple_dual_port_no_change_ram_v_unit
R1
VZPB=fW3[IVnjCHcfz66cN1
r1
31
IZPB=fW3[IVnjCHcfz66cN1
S1
R2
R45
R46
R47
L0 29
R4
R48
R49
R50
R5
R6
!s85 0
!s100 H]MYe`n1G]@>33;M1^_QD3
!i10b 1
!i103 1
vxilinx_true_dual_port_no_change_ram
R1
V4V7;5W2fMz6T<Ug2ZRgNX2
r1
31
I1Go3?Ug=R627_VTf8;F;b0
S1
R2
w1553746988
8../../hardware/verilog_2/xilinx_true_dual_port_no_change_ram.v
F../../hardware/verilog_2/xilinx_true_dual_port_no_change_ram.v
R22
L0 32
R4
R5
R6
!s85 0
!s100 k0P@cO74@63c5le2oSYRD0
!s105 xilinx_true_dual_port_no_change_ram_v_unit
!s90 -reportprogress|300|-lint|-sv|+define+SIMULATION|+define+VERIFICATION|-work|work|+incdir+C:/IkennaWorkSpace//soc_it_common/hardware/include|+incdir+C:/IkennaWorkSpace//cnn_layer_accel/hardware/verilog_2/|../../hardware/verilog_2/xilinx_true_dual_port_no_change_ram.v|
!s108 1554145417.190000
!s107 C:/IkennaWorkSpace//soc_it_common/hardware/include/math.vh|../../hardware/verilog_2/xilinx_true_dual_port_no_change_ram.v|
!i10b 1
