
demo21_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000db8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08000f48  08000f48  00001f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000f98  08000f98  00002054  2**0
                  CONTENTS
  4 .ARM          00000008  08000f98  08000f98  00001f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000fa0  08000fa0  00002054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000fa0  08000fa0  00001fa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000fa4  08000fa4  00001fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  08000fa8  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00002054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00002054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00002054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00002054  2**0
                  CONTENTS, READONLY
 13 .debug_info   000011aa  00000000  00000000  0000207e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000005fc  00000000  00000000  00003228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000110  00000000  00000000  00003828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000b0  00000000  00000000  00003938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019382  00000000  00000000  000039e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001985  00000000  00000000  0001cd6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bd72  00000000  00000000  0001e6ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000aa461  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000794  00000000  00000000  000aa4a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000aac38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000004b  00000000  00000000  000aac57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08000f30 	.word	0x08000f30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08000f30 	.word	0x08000f30

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ADC_Init>:
 *      Author: Nilesh
 */

#include "adc.h"

void ADC_Init(void) {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
//    1. Enable GPIO peripheral clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000274:	4b11      	ldr	r3, [pc, #68]	@ (80002bc <ADC_Init+0x4c>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000278:	4a10      	ldr	r2, [pc, #64]	@ (80002bc <ADC_Init+0x4c>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6313      	str	r3, [r2, #48]	@ 0x30
//    2. Configure GPIO pin as analog mode (MODER = 0b11).
	GPIOA->MODER |= 3 << GPIO_MODER_MODE0_Pos;
 8000280:	4b0f      	ldr	r3, [pc, #60]	@ (80002c0 <ADC_Init+0x50>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a0e      	ldr	r2, [pc, #56]	@ (80002c0 <ADC_Init+0x50>)
 8000286:	f043 0303 	orr.w	r3, r3, #3
 800028a:	6013      	str	r3, [r2, #0]
//    3. Enable ADC peripheral clock
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800028c:	4b0b      	ldr	r3, [pc, #44]	@ (80002bc <ADC_Init+0x4c>)
 800028e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000290:	4a0a      	ldr	r2, [pc, #40]	@ (80002bc <ADC_Init+0x4c>)
 8000292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000296:	6453      	str	r3, [r2, #68]	@ 0x44
//    4. Set ADC resolution as 12-bits (CR1 RES = 0b00) -- default
//    5. Enable single conversion (CR2 CONT = 0b0) -- default
//    6. Set number of conversions in a sequence (SQR1 L(3:0) = 0b000 for 1 conversion)
	ADC1->SQR1 |= (1-1) << ADC_SQR1_L_Pos;
 8000298:	4b0a      	ldr	r3, [pc, #40]	@ (80002c4 <ADC_Init+0x54>)
 800029a:	4a0a      	ldr	r2, [pc, #40]	@ (80002c4 <ADC_Init+0x54>)
 800029c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800029e:	62d3      	str	r3, [r2, #44]	@ 0x2c
//    7. Set channel number for conversions in sequence (e.g. SQR3 (5:0) = 0b00000 for channel 0).
	ADC1->SQR3 |= 0 << ADC_SQR3_SQ1_Pos;
 80002a0:	4b08      	ldr	r3, [pc, #32]	@ (80002c4 <ADC_Init+0x54>)
 80002a2:	4a08      	ldr	r2, [pc, #32]	@ (80002c4 <ADC_Init+0x54>)
 80002a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80002a6:	6353      	str	r3, [r2, #52]	@ 0x34
//    8. Enable ADC (CR2 ADON=0b1)
	ADC1->CR2 |= ADC_CR2_ADON;
 80002a8:	4b06      	ldr	r3, [pc, #24]	@ (80002c4 <ADC_Init+0x54>)
 80002aa:	689b      	ldr	r3, [r3, #8]
 80002ac:	4a05      	ldr	r2, [pc, #20]	@ (80002c4 <ADC_Init+0x54>)
 80002ae:	f043 0301 	orr.w	r3, r3, #1
 80002b2:	6093      	str	r3, [r2, #8]
}
 80002b4:	bf00      	nop
 80002b6:	46bd      	mov	sp, r7
 80002b8:	bc80      	pop	{r7}
 80002ba:	4770      	bx	lr
 80002bc:	40023800 	.word	0x40023800
 80002c0:	40020000 	.word	0x40020000
 80002c4:	40012000 	.word	0x40012000

080002c8 <ADC_GetValue>:

uint16_t ADC_GetValue(void) {
 80002c8:	b480      	push	{r7}
 80002ca:	af00      	add	r7, sp, #0
//    1. Start the conversion (CR2 SWSTART)
	ADC1->CR2 |= ADC_CR2_SWSTART;
 80002cc:	4b09      	ldr	r3, [pc, #36]	@ (80002f4 <ADC_GetValue+0x2c>)
 80002ce:	689b      	ldr	r3, [r3, #8]
 80002d0:	4a08      	ldr	r2, [pc, #32]	@ (80002f4 <ADC_GetValue+0x2c>)
 80002d2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80002d6:	6093      	str	r3, [r2, #8]
//    2. Wait for end of conversion (SR EOC bit)
	while(!(ADC1->SR & ADC_SR_EOC))
 80002d8:	bf00      	nop
 80002da:	4b06      	ldr	r3, [pc, #24]	@ (80002f4 <ADC_GetValue+0x2c>)
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	f003 0302 	and.w	r3, r3, #2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d0f9      	beq.n	80002da <ADC_GetValue+0x12>
		;
//    3. Read ADC data register (DR)
	return ADC1->DR;
 80002e6:	4b03      	ldr	r3, [pc, #12]	@ (80002f4 <ADC_GetValue+0x2c>)
 80002e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002ea:	b29b      	uxth	r3, r3
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bc80      	pop	{r7}
 80002f2:	4770      	bx	lr
 80002f4:	40012000 	.word	0x40012000

080002f8 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80002f8:	b480      	push	{r7}
 80002fa:	b085      	sub	sp, #20
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000300:	4b0e      	ldr	r3, [pc, #56]	@ (800033c <DelayMs+0x44>)
 8000302:	685b      	ldr	r3, [r3, #4]
 8000304:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000306:	4b0e      	ldr	r3, [pc, #56]	@ (8000340 <DelayMs+0x48>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	4a0e      	ldr	r2, [pc, #56]	@ (8000344 <DelayMs+0x4c>)
 800030c:	fba2 2303 	umull	r2, r3, r2, r3
 8000310:	099b      	lsrs	r3, r3, #6
 8000312:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	68ba      	ldr	r2, [r7, #8]
 8000318:	fb02 f303 	mul.w	r3, r2, r3
 800031c:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800031e:	bf00      	nop
 8000320:	4b06      	ldr	r3, [pc, #24]	@ (800033c <DelayMs+0x44>)
 8000322:	685a      	ldr	r2, [r3, #4]
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	1ad2      	subs	r2, r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	429a      	cmp	r2, r3
 800032c:	d3f8      	bcc.n	8000320 <DelayMs+0x28>
}
 800032e:	bf00      	nop
 8000330:	bf00      	nop
 8000332:	3714      	adds	r7, #20
 8000334:	46bd      	mov	sp, r7
 8000336:	bc80      	pop	{r7}
 8000338:	4770      	bx	lr
 800033a:	bf00      	nop
 800033c:	e0001000 	.word	0xe0001000
 8000340:	20000000 	.word	0x20000000
 8000344:	10624dd3 	.word	0x10624dd3

08000348 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b08a      	sub	sp, #40	@ 0x28
 800034c:	af00      	add	r7, sp, #0
	char str[32];
	uint16_t val;
	SystemInit();
 800034e:	f000 f857 	bl	8000400 <SystemInit>
	ADC_Init();
 8000352:	f7ff ff8d 	bl	8000270 <ADC_Init>
	UartInit(BAUD_9600);
 8000356:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 800035a:	f000 f887 	bl	800046c <UartInit>
	UartPuts("DESD ADC Demo...\r\n");
 800035e:	480b      	ldr	r0, [pc, #44]	@ (800038c <main+0x44>)
 8000360:	f000 f908 	bl	8000574 <UartPuts>
	while(1) {
		val = ADC_GetValue();
 8000364:	f7ff ffb0 	bl	80002c8 <ADC_GetValue>
 8000368:	4603      	mov	r3, r0
 800036a:	84fb      	strh	r3, [r7, #38]	@ 0x26
		sprintf(str, "ADC=%d\r\n", val);
 800036c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800036e:	1d3b      	adds	r3, r7, #4
 8000370:	4907      	ldr	r1, [pc, #28]	@ (8000390 <main+0x48>)
 8000372:	4618      	mov	r0, r3
 8000374:	f000 f944 	bl	8000600 <siprintf>
		UartPuts(str);
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	4618      	mov	r0, r3
 800037c:	f000 f8fa 	bl	8000574 <UartPuts>
		DelayMs(1000);
 8000380:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000384:	f7ff ffb8 	bl	80002f8 <DelayMs>
		val = ADC_GetValue();
 8000388:	bf00      	nop
 800038a:	e7eb      	b.n	8000364 <main+0x1c>
 800038c:	08000f48 	.word	0x08000f48
 8000390:	08000f5c 	.word	0x08000f5c

08000394 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b086      	sub	sp, #24
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800039c:	4a14      	ldr	r2, [pc, #80]	@ (80003f0 <_sbrk+0x5c>)
 800039e:	4b15      	ldr	r3, [pc, #84]	@ (80003f4 <_sbrk+0x60>)
 80003a0:	1ad3      	subs	r3, r2, r3
 80003a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80003a4:	697b      	ldr	r3, [r7, #20]
 80003a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80003a8:	4b13      	ldr	r3, [pc, #76]	@ (80003f8 <_sbrk+0x64>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	2b00      	cmp	r3, #0
 80003ae:	d102      	bne.n	80003b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80003b0:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <_sbrk+0x64>)
 80003b2:	4a12      	ldr	r2, [pc, #72]	@ (80003fc <_sbrk+0x68>)
 80003b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80003b6:	4b10      	ldr	r3, [pc, #64]	@ (80003f8 <_sbrk+0x64>)
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	4413      	add	r3, r2
 80003be:	693a      	ldr	r2, [r7, #16]
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d207      	bcs.n	80003d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80003c4:	f000 f93c 	bl	8000640 <__errno>
 80003c8:	4603      	mov	r3, r0
 80003ca:	220c      	movs	r2, #12
 80003cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80003ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80003d2:	e009      	b.n	80003e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80003d4:	4b08      	ldr	r3, [pc, #32]	@ (80003f8 <_sbrk+0x64>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80003da:	4b07      	ldr	r3, [pc, #28]	@ (80003f8 <_sbrk+0x64>)
 80003dc:	681a      	ldr	r2, [r3, #0]
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	4413      	add	r3, r2
 80003e2:	4a05      	ldr	r2, [pc, #20]	@ (80003f8 <_sbrk+0x64>)
 80003e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80003e6:	68fb      	ldr	r3, [r7, #12]
}
 80003e8:	4618      	mov	r0, r3
 80003ea:	3718      	adds	r7, #24
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	20020000 	.word	0x20020000
 80003f4:	00000400 	.word	0x00000400
 80003f8:	20000070 	.word	0x20000070
 80003fc:	200001c0 	.word	0x200001c0

08000400 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  DWT_Init();
 8000404:	f000 f802 	bl	800040c <DWT_Init>
}
 8000408:	bf00      	nop
 800040a:	bd80      	pop	{r7, pc}

0800040c <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000410:	4b14      	ldr	r3, [pc, #80]	@ (8000464 <DWT_Init+0x58>)
 8000412:	68db      	ldr	r3, [r3, #12]
 8000414:	4a13      	ldr	r2, [pc, #76]	@ (8000464 <DWT_Init+0x58>)
 8000416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800041a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 800041c:	4b11      	ldr	r3, [pc, #68]	@ (8000464 <DWT_Init+0x58>)
 800041e:	68db      	ldr	r3, [r3, #12]
 8000420:	4a10      	ldr	r2, [pc, #64]	@ (8000464 <DWT_Init+0x58>)
 8000422:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000426:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000428:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <DWT_Init+0x5c>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a0e      	ldr	r2, [pc, #56]	@ (8000468 <DWT_Init+0x5c>)
 800042e:	f023 0301 	bic.w	r3, r3, #1
 8000432:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000434:	4b0c      	ldr	r3, [pc, #48]	@ (8000468 <DWT_Init+0x5c>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	4a0b      	ldr	r2, [pc, #44]	@ (8000468 <DWT_Init+0x5c>)
 800043a:	f043 0301 	orr.w	r3, r3, #1
 800043e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000440:	4b09      	ldr	r3, [pc, #36]	@ (8000468 <DWT_Init+0x5c>)
 8000442:	2200      	movs	r2, #0
 8000444:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000446:	bf00      	nop
    __ASM volatile ("NOP");
 8000448:	bf00      	nop
    __ASM volatile ("NOP");
 800044a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 800044c:	4b06      	ldr	r3, [pc, #24]	@ (8000468 <DWT_Init+0x5c>)
 800044e:	685b      	ldr	r3, [r3, #4]
 8000450:	2b00      	cmp	r3, #0
 8000452:	bf0c      	ite	eq
 8000454:	2301      	moveq	r3, #1
 8000456:	2300      	movne	r3, #0
 8000458:	b2db      	uxtb	r3, r3
}
 800045a:	4618      	mov	r0, r3
 800045c:	46bd      	mov	sp, r7
 800045e:	bc80      	pop	{r7}
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	e000edf0 	.word	0xe000edf0
 8000468:	e0001000 	.word	0xe0001000

0800046c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000474:	4b31      	ldr	r3, [pc, #196]	@ (800053c <UartInit+0xd0>)
 8000476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000478:	4a30      	ldr	r2, [pc, #192]	@ (800053c <UartInit+0xd0>)
 800047a:	f043 0301 	orr.w	r3, r3, #1
 800047e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000480:	4b2f      	ldr	r3, [pc, #188]	@ (8000540 <UartInit+0xd4>)
 8000482:	6a1b      	ldr	r3, [r3, #32]
 8000484:	4a2e      	ldr	r2, [pc, #184]	@ (8000540 <UartInit+0xd4>)
 8000486:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800048a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 800048c:	4b2c      	ldr	r3, [pc, #176]	@ (8000540 <UartInit+0xd4>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a2b      	ldr	r2, [pc, #172]	@ (8000540 <UartInit+0xd4>)
 8000492:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000496:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000498:	4b29      	ldr	r3, [pc, #164]	@ (8000540 <UartInit+0xd4>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	4a28      	ldr	r2, [pc, #160]	@ (8000540 <UartInit+0xd4>)
 800049e:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 80004a2:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80004a4:	4b26      	ldr	r3, [pc, #152]	@ (8000540 <UartInit+0xd4>)
 80004a6:	689b      	ldr	r3, [r3, #8]
 80004a8:	4a25      	ldr	r2, [pc, #148]	@ (8000540 <UartInit+0xd4>)
 80004aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80004ae:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 80004b0:	4b23      	ldr	r3, [pc, #140]	@ (8000540 <UartInit+0xd4>)
 80004b2:	68db      	ldr	r3, [r3, #12]
 80004b4:	4a22      	ldr	r2, [pc, #136]	@ (8000540 <UartInit+0xd4>)
 80004b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80004ba:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 80004bc:	4b20      	ldr	r3, [pc, #128]	@ (8000540 <UartInit+0xd4>)
 80004be:	685b      	ldr	r3, [r3, #4]
 80004c0:	4a1f      	ldr	r2, [pc, #124]	@ (8000540 <UartInit+0xd4>)
 80004c2:	f023 030c 	bic.w	r3, r3, #12
 80004c6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 80004c8:	4b1c      	ldr	r3, [pc, #112]	@ (800053c <UartInit+0xd0>)
 80004ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004cc:	4a1b      	ldr	r2, [pc, #108]	@ (800053c <UartInit+0xd0>)
 80004ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80004d2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 80004d4:	4b1b      	ldr	r3, [pc, #108]	@ (8000544 <UartInit+0xd8>)
 80004d6:	220c      	movs	r2, #12
 80004d8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 80004da:	4b1a      	ldr	r3, [pc, #104]	@ (8000544 <UartInit+0xd8>)
 80004dc:	2200      	movs	r2, #0
 80004de:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 80004e0:	4b18      	ldr	r3, [pc, #96]	@ (8000544 <UartInit+0xd8>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80004ec:	d016      	beq.n	800051c <UartInit+0xb0>
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 80004f4:	d816      	bhi.n	8000524 <UartInit+0xb8>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 80004fc:	d004      	beq.n	8000508 <UartInit+0x9c>
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000504:	d005      	beq.n	8000512 <UartInit+0xa6>
 8000506:	e00d      	b.n	8000524 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000508:	4b0e      	ldr	r3, [pc, #56]	@ (8000544 <UartInit+0xd8>)
 800050a:	f240 6283 	movw	r2, #1667	@ 0x683
 800050e:	609a      	str	r2, [r3, #8]
			break;
 8000510:	e008      	b.n	8000524 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000512:	4b0c      	ldr	r3, [pc, #48]	@ (8000544 <UartInit+0xd8>)
 8000514:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000518:	609a      	str	r2, [r3, #8]
			break;
 800051a:	e003      	b.n	8000524 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 800051c:	4b09      	ldr	r3, [pc, #36]	@ (8000544 <UartInit+0xd8>)
 800051e:	228b      	movs	r2, #139	@ 0x8b
 8000520:	609a      	str	r2, [r3, #8]
			break;
 8000522:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000524:	4b07      	ldr	r3, [pc, #28]	@ (8000544 <UartInit+0xd8>)
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	4a06      	ldr	r2, [pc, #24]	@ (8000544 <UartInit+0xd8>)
 800052a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800052e:	60d3      	str	r3, [r2, #12]
}
 8000530:	bf00      	nop
 8000532:	370c      	adds	r7, #12
 8000534:	46bd      	mov	sp, r7
 8000536:	bc80      	pop	{r7}
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	40023800 	.word	0x40023800
 8000540:	40020000 	.word	0x40020000
 8000544:	40004400 	.word	0x40004400

08000548 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000552:	bf00      	nop
 8000554:	4b06      	ldr	r3, [pc, #24]	@ (8000570 <UartPutch+0x28>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800055c:	2b00      	cmp	r3, #0
 800055e:	d0f9      	beq.n	8000554 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000560:	4a03      	ldr	r2, [pc, #12]	@ (8000570 <UartPutch+0x28>)
 8000562:	79fb      	ldrb	r3, [r7, #7]
 8000564:	6053      	str	r3, [r2, #4]
}
 8000566:	bf00      	nop
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	bc80      	pop	{r7}
 800056e:	4770      	bx	lr
 8000570:	40004400 	.word	0x40004400

08000574 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 800057c:	2300      	movs	r3, #0
 800057e:	60fb      	str	r3, [r7, #12]
 8000580:	e009      	b.n	8000596 <UartPuts+0x22>
		UartPutch(str[i]);
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	687a      	ldr	r2, [r7, #4]
 8000586:	4413      	add	r3, r2
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff ffdc 	bl	8000548 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	3301      	adds	r3, #1
 8000594:	60fb      	str	r3, [r7, #12]
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	687a      	ldr	r2, [r7, #4]
 800059a:	4413      	add	r3, r2
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d1ef      	bne.n	8000582 <UartPuts+0xe>
}
 80005a2:	bf00      	nop
 80005a4:	bf00      	nop
 80005a6:	3710      	adds	r7, #16
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80005ac:	480d      	ldr	r0, [pc, #52]	@ (80005e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80005ae:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80005b0:	f7ff ff26 	bl	8000400 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80005b4:	480c      	ldr	r0, [pc, #48]	@ (80005e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80005b6:	490d      	ldr	r1, [pc, #52]	@ (80005ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80005b8:	4a0d      	ldr	r2, [pc, #52]	@ (80005f0 <LoopForever+0xe>)
  movs r3, #0
 80005ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80005bc:	e002      	b.n	80005c4 <LoopCopyDataInit>

080005be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80005be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80005c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80005c2:	3304      	adds	r3, #4

080005c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80005c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80005c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80005c8:	d3f9      	bcc.n	80005be <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80005ca:	4a0a      	ldr	r2, [pc, #40]	@ (80005f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80005cc:	4c0a      	ldr	r4, [pc, #40]	@ (80005f8 <LoopForever+0x16>)
  movs r3, #0
 80005ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005d0:	e001      	b.n	80005d6 <LoopFillZerobss>

080005d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005d4:	3204      	adds	r2, #4

080005d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005d8:	d3fb      	bcc.n	80005d2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80005da:	f000 f837 	bl	800064c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80005de:	f7ff feb3 	bl	8000348 <main>

080005e2 <LoopForever>:

LoopForever:
  b LoopForever
 80005e2:	e7fe      	b.n	80005e2 <LoopForever>
  ldr   r0, =_estack
 80005e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80005e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005ec:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 80005f0:	08000fa8 	.word	0x08000fa8
  ldr r2, =_sbss
 80005f4:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 80005f8:	200001bc 	.word	0x200001bc

080005fc <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80005fc:	e7fe      	b.n	80005fc <ADC_IRQHandler>
	...

08000600 <siprintf>:
 8000600:	b40e      	push	{r1, r2, r3}
 8000602:	b500      	push	{lr}
 8000604:	b09c      	sub	sp, #112	@ 0x70
 8000606:	ab1d      	add	r3, sp, #116	@ 0x74
 8000608:	9002      	str	r0, [sp, #8]
 800060a:	9006      	str	r0, [sp, #24]
 800060c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000610:	4809      	ldr	r0, [pc, #36]	@ (8000638 <siprintf+0x38>)
 8000612:	9107      	str	r1, [sp, #28]
 8000614:	9104      	str	r1, [sp, #16]
 8000616:	4909      	ldr	r1, [pc, #36]	@ (800063c <siprintf+0x3c>)
 8000618:	f853 2b04 	ldr.w	r2, [r3], #4
 800061c:	9105      	str	r1, [sp, #20]
 800061e:	6800      	ldr	r0, [r0, #0]
 8000620:	9301      	str	r3, [sp, #4]
 8000622:	a902      	add	r1, sp, #8
 8000624:	f000 f98c 	bl	8000940 <_svfiprintf_r>
 8000628:	9b02      	ldr	r3, [sp, #8]
 800062a:	2200      	movs	r2, #0
 800062c:	701a      	strb	r2, [r3, #0]
 800062e:	b01c      	add	sp, #112	@ 0x70
 8000630:	f85d eb04 	ldr.w	lr, [sp], #4
 8000634:	b003      	add	sp, #12
 8000636:	4770      	bx	lr
 8000638:	20000004 	.word	0x20000004
 800063c:	ffff0208 	.word	0xffff0208

08000640 <__errno>:
 8000640:	4b01      	ldr	r3, [pc, #4]	@ (8000648 <__errno+0x8>)
 8000642:	6818      	ldr	r0, [r3, #0]
 8000644:	4770      	bx	lr
 8000646:	bf00      	nop
 8000648:	20000004 	.word	0x20000004

0800064c <__libc_init_array>:
 800064c:	b570      	push	{r4, r5, r6, lr}
 800064e:	4d0d      	ldr	r5, [pc, #52]	@ (8000684 <__libc_init_array+0x38>)
 8000650:	4c0d      	ldr	r4, [pc, #52]	@ (8000688 <__libc_init_array+0x3c>)
 8000652:	1b64      	subs	r4, r4, r5
 8000654:	10a4      	asrs	r4, r4, #2
 8000656:	2600      	movs	r6, #0
 8000658:	42a6      	cmp	r6, r4
 800065a:	d109      	bne.n	8000670 <__libc_init_array+0x24>
 800065c:	4d0b      	ldr	r5, [pc, #44]	@ (800068c <__libc_init_array+0x40>)
 800065e:	4c0c      	ldr	r4, [pc, #48]	@ (8000690 <__libc_init_array+0x44>)
 8000660:	f000 fc66 	bl	8000f30 <_init>
 8000664:	1b64      	subs	r4, r4, r5
 8000666:	10a4      	asrs	r4, r4, #2
 8000668:	2600      	movs	r6, #0
 800066a:	42a6      	cmp	r6, r4
 800066c:	d105      	bne.n	800067a <__libc_init_array+0x2e>
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f855 3b04 	ldr.w	r3, [r5], #4
 8000674:	4798      	blx	r3
 8000676:	3601      	adds	r6, #1
 8000678:	e7ee      	b.n	8000658 <__libc_init_array+0xc>
 800067a:	f855 3b04 	ldr.w	r3, [r5], #4
 800067e:	4798      	blx	r3
 8000680:	3601      	adds	r6, #1
 8000682:	e7f2      	b.n	800066a <__libc_init_array+0x1e>
 8000684:	08000fa0 	.word	0x08000fa0
 8000688:	08000fa0 	.word	0x08000fa0
 800068c:	08000fa0 	.word	0x08000fa0
 8000690:	08000fa4 	.word	0x08000fa4

08000694 <__retarget_lock_acquire_recursive>:
 8000694:	4770      	bx	lr

08000696 <__retarget_lock_release_recursive>:
 8000696:	4770      	bx	lr

08000698 <_free_r>:
 8000698:	b538      	push	{r3, r4, r5, lr}
 800069a:	4605      	mov	r5, r0
 800069c:	2900      	cmp	r1, #0
 800069e:	d041      	beq.n	8000724 <_free_r+0x8c>
 80006a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80006a4:	1f0c      	subs	r4, r1, #4
 80006a6:	2b00      	cmp	r3, #0
 80006a8:	bfb8      	it	lt
 80006aa:	18e4      	addlt	r4, r4, r3
 80006ac:	f000 f8e0 	bl	8000870 <__malloc_lock>
 80006b0:	4a1d      	ldr	r2, [pc, #116]	@ (8000728 <_free_r+0x90>)
 80006b2:	6813      	ldr	r3, [r2, #0]
 80006b4:	b933      	cbnz	r3, 80006c4 <_free_r+0x2c>
 80006b6:	6063      	str	r3, [r4, #4]
 80006b8:	6014      	str	r4, [r2, #0]
 80006ba:	4628      	mov	r0, r5
 80006bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80006c0:	f000 b8dc 	b.w	800087c <__malloc_unlock>
 80006c4:	42a3      	cmp	r3, r4
 80006c6:	d908      	bls.n	80006da <_free_r+0x42>
 80006c8:	6820      	ldr	r0, [r4, #0]
 80006ca:	1821      	adds	r1, r4, r0
 80006cc:	428b      	cmp	r3, r1
 80006ce:	bf01      	itttt	eq
 80006d0:	6819      	ldreq	r1, [r3, #0]
 80006d2:	685b      	ldreq	r3, [r3, #4]
 80006d4:	1809      	addeq	r1, r1, r0
 80006d6:	6021      	streq	r1, [r4, #0]
 80006d8:	e7ed      	b.n	80006b6 <_free_r+0x1e>
 80006da:	461a      	mov	r2, r3
 80006dc:	685b      	ldr	r3, [r3, #4]
 80006de:	b10b      	cbz	r3, 80006e4 <_free_r+0x4c>
 80006e0:	42a3      	cmp	r3, r4
 80006e2:	d9fa      	bls.n	80006da <_free_r+0x42>
 80006e4:	6811      	ldr	r1, [r2, #0]
 80006e6:	1850      	adds	r0, r2, r1
 80006e8:	42a0      	cmp	r0, r4
 80006ea:	d10b      	bne.n	8000704 <_free_r+0x6c>
 80006ec:	6820      	ldr	r0, [r4, #0]
 80006ee:	4401      	add	r1, r0
 80006f0:	1850      	adds	r0, r2, r1
 80006f2:	4283      	cmp	r3, r0
 80006f4:	6011      	str	r1, [r2, #0]
 80006f6:	d1e0      	bne.n	80006ba <_free_r+0x22>
 80006f8:	6818      	ldr	r0, [r3, #0]
 80006fa:	685b      	ldr	r3, [r3, #4]
 80006fc:	6053      	str	r3, [r2, #4]
 80006fe:	4408      	add	r0, r1
 8000700:	6010      	str	r0, [r2, #0]
 8000702:	e7da      	b.n	80006ba <_free_r+0x22>
 8000704:	d902      	bls.n	800070c <_free_r+0x74>
 8000706:	230c      	movs	r3, #12
 8000708:	602b      	str	r3, [r5, #0]
 800070a:	e7d6      	b.n	80006ba <_free_r+0x22>
 800070c:	6820      	ldr	r0, [r4, #0]
 800070e:	1821      	adds	r1, r4, r0
 8000710:	428b      	cmp	r3, r1
 8000712:	bf04      	itt	eq
 8000714:	6819      	ldreq	r1, [r3, #0]
 8000716:	685b      	ldreq	r3, [r3, #4]
 8000718:	6063      	str	r3, [r4, #4]
 800071a:	bf04      	itt	eq
 800071c:	1809      	addeq	r1, r1, r0
 800071e:	6021      	streq	r1, [r4, #0]
 8000720:	6054      	str	r4, [r2, #4]
 8000722:	e7ca      	b.n	80006ba <_free_r+0x22>
 8000724:	bd38      	pop	{r3, r4, r5, pc}
 8000726:	bf00      	nop
 8000728:	200001b8 	.word	0x200001b8

0800072c <sbrk_aligned>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	4e0f      	ldr	r6, [pc, #60]	@ (800076c <sbrk_aligned+0x40>)
 8000730:	460c      	mov	r4, r1
 8000732:	6831      	ldr	r1, [r6, #0]
 8000734:	4605      	mov	r5, r0
 8000736:	b911      	cbnz	r1, 800073e <sbrk_aligned+0x12>
 8000738:	f000 fba6 	bl	8000e88 <_sbrk_r>
 800073c:	6030      	str	r0, [r6, #0]
 800073e:	4621      	mov	r1, r4
 8000740:	4628      	mov	r0, r5
 8000742:	f000 fba1 	bl	8000e88 <_sbrk_r>
 8000746:	1c43      	adds	r3, r0, #1
 8000748:	d103      	bne.n	8000752 <sbrk_aligned+0x26>
 800074a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800074e:	4620      	mov	r0, r4
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	1cc4      	adds	r4, r0, #3
 8000754:	f024 0403 	bic.w	r4, r4, #3
 8000758:	42a0      	cmp	r0, r4
 800075a:	d0f8      	beq.n	800074e <sbrk_aligned+0x22>
 800075c:	1a21      	subs	r1, r4, r0
 800075e:	4628      	mov	r0, r5
 8000760:	f000 fb92 	bl	8000e88 <_sbrk_r>
 8000764:	3001      	adds	r0, #1
 8000766:	d1f2      	bne.n	800074e <sbrk_aligned+0x22>
 8000768:	e7ef      	b.n	800074a <sbrk_aligned+0x1e>
 800076a:	bf00      	nop
 800076c:	200001b4 	.word	0x200001b4

08000770 <_malloc_r>:
 8000770:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000774:	1ccd      	adds	r5, r1, #3
 8000776:	f025 0503 	bic.w	r5, r5, #3
 800077a:	3508      	adds	r5, #8
 800077c:	2d0c      	cmp	r5, #12
 800077e:	bf38      	it	cc
 8000780:	250c      	movcc	r5, #12
 8000782:	2d00      	cmp	r5, #0
 8000784:	4606      	mov	r6, r0
 8000786:	db01      	blt.n	800078c <_malloc_r+0x1c>
 8000788:	42a9      	cmp	r1, r5
 800078a:	d904      	bls.n	8000796 <_malloc_r+0x26>
 800078c:	230c      	movs	r3, #12
 800078e:	6033      	str	r3, [r6, #0]
 8000790:	2000      	movs	r0, #0
 8000792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000796:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800086c <_malloc_r+0xfc>
 800079a:	f000 f869 	bl	8000870 <__malloc_lock>
 800079e:	f8d8 3000 	ldr.w	r3, [r8]
 80007a2:	461c      	mov	r4, r3
 80007a4:	bb44      	cbnz	r4, 80007f8 <_malloc_r+0x88>
 80007a6:	4629      	mov	r1, r5
 80007a8:	4630      	mov	r0, r6
 80007aa:	f7ff ffbf 	bl	800072c <sbrk_aligned>
 80007ae:	1c43      	adds	r3, r0, #1
 80007b0:	4604      	mov	r4, r0
 80007b2:	d158      	bne.n	8000866 <_malloc_r+0xf6>
 80007b4:	f8d8 4000 	ldr.w	r4, [r8]
 80007b8:	4627      	mov	r7, r4
 80007ba:	2f00      	cmp	r7, #0
 80007bc:	d143      	bne.n	8000846 <_malloc_r+0xd6>
 80007be:	2c00      	cmp	r4, #0
 80007c0:	d04b      	beq.n	800085a <_malloc_r+0xea>
 80007c2:	6823      	ldr	r3, [r4, #0]
 80007c4:	4639      	mov	r1, r7
 80007c6:	4630      	mov	r0, r6
 80007c8:	eb04 0903 	add.w	r9, r4, r3
 80007cc:	f000 fb5c 	bl	8000e88 <_sbrk_r>
 80007d0:	4581      	cmp	r9, r0
 80007d2:	d142      	bne.n	800085a <_malloc_r+0xea>
 80007d4:	6821      	ldr	r1, [r4, #0]
 80007d6:	1a6d      	subs	r5, r5, r1
 80007d8:	4629      	mov	r1, r5
 80007da:	4630      	mov	r0, r6
 80007dc:	f7ff ffa6 	bl	800072c <sbrk_aligned>
 80007e0:	3001      	adds	r0, #1
 80007e2:	d03a      	beq.n	800085a <_malloc_r+0xea>
 80007e4:	6823      	ldr	r3, [r4, #0]
 80007e6:	442b      	add	r3, r5
 80007e8:	6023      	str	r3, [r4, #0]
 80007ea:	f8d8 3000 	ldr.w	r3, [r8]
 80007ee:	685a      	ldr	r2, [r3, #4]
 80007f0:	bb62      	cbnz	r2, 800084c <_malloc_r+0xdc>
 80007f2:	f8c8 7000 	str.w	r7, [r8]
 80007f6:	e00f      	b.n	8000818 <_malloc_r+0xa8>
 80007f8:	6822      	ldr	r2, [r4, #0]
 80007fa:	1b52      	subs	r2, r2, r5
 80007fc:	d420      	bmi.n	8000840 <_malloc_r+0xd0>
 80007fe:	2a0b      	cmp	r2, #11
 8000800:	d917      	bls.n	8000832 <_malloc_r+0xc2>
 8000802:	1961      	adds	r1, r4, r5
 8000804:	42a3      	cmp	r3, r4
 8000806:	6025      	str	r5, [r4, #0]
 8000808:	bf18      	it	ne
 800080a:	6059      	strne	r1, [r3, #4]
 800080c:	6863      	ldr	r3, [r4, #4]
 800080e:	bf08      	it	eq
 8000810:	f8c8 1000 	streq.w	r1, [r8]
 8000814:	5162      	str	r2, [r4, r5]
 8000816:	604b      	str	r3, [r1, #4]
 8000818:	4630      	mov	r0, r6
 800081a:	f000 f82f 	bl	800087c <__malloc_unlock>
 800081e:	f104 000b 	add.w	r0, r4, #11
 8000822:	1d23      	adds	r3, r4, #4
 8000824:	f020 0007 	bic.w	r0, r0, #7
 8000828:	1ac2      	subs	r2, r0, r3
 800082a:	bf1c      	itt	ne
 800082c:	1a1b      	subne	r3, r3, r0
 800082e:	50a3      	strne	r3, [r4, r2]
 8000830:	e7af      	b.n	8000792 <_malloc_r+0x22>
 8000832:	6862      	ldr	r2, [r4, #4]
 8000834:	42a3      	cmp	r3, r4
 8000836:	bf0c      	ite	eq
 8000838:	f8c8 2000 	streq.w	r2, [r8]
 800083c:	605a      	strne	r2, [r3, #4]
 800083e:	e7eb      	b.n	8000818 <_malloc_r+0xa8>
 8000840:	4623      	mov	r3, r4
 8000842:	6864      	ldr	r4, [r4, #4]
 8000844:	e7ae      	b.n	80007a4 <_malloc_r+0x34>
 8000846:	463c      	mov	r4, r7
 8000848:	687f      	ldr	r7, [r7, #4]
 800084a:	e7b6      	b.n	80007ba <_malloc_r+0x4a>
 800084c:	461a      	mov	r2, r3
 800084e:	685b      	ldr	r3, [r3, #4]
 8000850:	42a3      	cmp	r3, r4
 8000852:	d1fb      	bne.n	800084c <_malloc_r+0xdc>
 8000854:	2300      	movs	r3, #0
 8000856:	6053      	str	r3, [r2, #4]
 8000858:	e7de      	b.n	8000818 <_malloc_r+0xa8>
 800085a:	230c      	movs	r3, #12
 800085c:	6033      	str	r3, [r6, #0]
 800085e:	4630      	mov	r0, r6
 8000860:	f000 f80c 	bl	800087c <__malloc_unlock>
 8000864:	e794      	b.n	8000790 <_malloc_r+0x20>
 8000866:	6005      	str	r5, [r0, #0]
 8000868:	e7d6      	b.n	8000818 <_malloc_r+0xa8>
 800086a:	bf00      	nop
 800086c:	200001b8 	.word	0x200001b8

08000870 <__malloc_lock>:
 8000870:	4801      	ldr	r0, [pc, #4]	@ (8000878 <__malloc_lock+0x8>)
 8000872:	f7ff bf0f 	b.w	8000694 <__retarget_lock_acquire_recursive>
 8000876:	bf00      	nop
 8000878:	200001b0 	.word	0x200001b0

0800087c <__malloc_unlock>:
 800087c:	4801      	ldr	r0, [pc, #4]	@ (8000884 <__malloc_unlock+0x8>)
 800087e:	f7ff bf0a 	b.w	8000696 <__retarget_lock_release_recursive>
 8000882:	bf00      	nop
 8000884:	200001b0 	.word	0x200001b0

08000888 <__ssputs_r>:
 8000888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800088c:	688e      	ldr	r6, [r1, #8]
 800088e:	461f      	mov	r7, r3
 8000890:	42be      	cmp	r6, r7
 8000892:	680b      	ldr	r3, [r1, #0]
 8000894:	4682      	mov	sl, r0
 8000896:	460c      	mov	r4, r1
 8000898:	4690      	mov	r8, r2
 800089a:	d82d      	bhi.n	80008f8 <__ssputs_r+0x70>
 800089c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80008a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80008a4:	d026      	beq.n	80008f4 <__ssputs_r+0x6c>
 80008a6:	6965      	ldr	r5, [r4, #20]
 80008a8:	6909      	ldr	r1, [r1, #16]
 80008aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80008ae:	eba3 0901 	sub.w	r9, r3, r1
 80008b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80008b6:	1c7b      	adds	r3, r7, #1
 80008b8:	444b      	add	r3, r9
 80008ba:	106d      	asrs	r5, r5, #1
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf38      	it	cc
 80008c0:	461d      	movcc	r5, r3
 80008c2:	0553      	lsls	r3, r2, #21
 80008c4:	d527      	bpl.n	8000916 <__ssputs_r+0x8e>
 80008c6:	4629      	mov	r1, r5
 80008c8:	f7ff ff52 	bl	8000770 <_malloc_r>
 80008cc:	4606      	mov	r6, r0
 80008ce:	b360      	cbz	r0, 800092a <__ssputs_r+0xa2>
 80008d0:	6921      	ldr	r1, [r4, #16]
 80008d2:	464a      	mov	r2, r9
 80008d4:	f000 fae8 	bl	8000ea8 <memcpy>
 80008d8:	89a3      	ldrh	r3, [r4, #12]
 80008da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80008de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008e2:	81a3      	strh	r3, [r4, #12]
 80008e4:	6126      	str	r6, [r4, #16]
 80008e6:	6165      	str	r5, [r4, #20]
 80008e8:	444e      	add	r6, r9
 80008ea:	eba5 0509 	sub.w	r5, r5, r9
 80008ee:	6026      	str	r6, [r4, #0]
 80008f0:	60a5      	str	r5, [r4, #8]
 80008f2:	463e      	mov	r6, r7
 80008f4:	42be      	cmp	r6, r7
 80008f6:	d900      	bls.n	80008fa <__ssputs_r+0x72>
 80008f8:	463e      	mov	r6, r7
 80008fa:	6820      	ldr	r0, [r4, #0]
 80008fc:	4632      	mov	r2, r6
 80008fe:	4641      	mov	r1, r8
 8000900:	f000 faa8 	bl	8000e54 <memmove>
 8000904:	68a3      	ldr	r3, [r4, #8]
 8000906:	1b9b      	subs	r3, r3, r6
 8000908:	60a3      	str	r3, [r4, #8]
 800090a:	6823      	ldr	r3, [r4, #0]
 800090c:	4433      	add	r3, r6
 800090e:	6023      	str	r3, [r4, #0]
 8000910:	2000      	movs	r0, #0
 8000912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000916:	462a      	mov	r2, r5
 8000918:	f000 fad4 	bl	8000ec4 <_realloc_r>
 800091c:	4606      	mov	r6, r0
 800091e:	2800      	cmp	r0, #0
 8000920:	d1e0      	bne.n	80008e4 <__ssputs_r+0x5c>
 8000922:	6921      	ldr	r1, [r4, #16]
 8000924:	4650      	mov	r0, sl
 8000926:	f7ff feb7 	bl	8000698 <_free_r>
 800092a:	230c      	movs	r3, #12
 800092c:	f8ca 3000 	str.w	r3, [sl]
 8000930:	89a3      	ldrh	r3, [r4, #12]
 8000932:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000936:	81a3      	strh	r3, [r4, #12]
 8000938:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800093c:	e7e9      	b.n	8000912 <__ssputs_r+0x8a>
	...

08000940 <_svfiprintf_r>:
 8000940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000944:	4698      	mov	r8, r3
 8000946:	898b      	ldrh	r3, [r1, #12]
 8000948:	061b      	lsls	r3, r3, #24
 800094a:	b09d      	sub	sp, #116	@ 0x74
 800094c:	4607      	mov	r7, r0
 800094e:	460d      	mov	r5, r1
 8000950:	4614      	mov	r4, r2
 8000952:	d510      	bpl.n	8000976 <_svfiprintf_r+0x36>
 8000954:	690b      	ldr	r3, [r1, #16]
 8000956:	b973      	cbnz	r3, 8000976 <_svfiprintf_r+0x36>
 8000958:	2140      	movs	r1, #64	@ 0x40
 800095a:	f7ff ff09 	bl	8000770 <_malloc_r>
 800095e:	6028      	str	r0, [r5, #0]
 8000960:	6128      	str	r0, [r5, #16]
 8000962:	b930      	cbnz	r0, 8000972 <_svfiprintf_r+0x32>
 8000964:	230c      	movs	r3, #12
 8000966:	603b      	str	r3, [r7, #0]
 8000968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800096c:	b01d      	add	sp, #116	@ 0x74
 800096e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000972:	2340      	movs	r3, #64	@ 0x40
 8000974:	616b      	str	r3, [r5, #20]
 8000976:	2300      	movs	r3, #0
 8000978:	9309      	str	r3, [sp, #36]	@ 0x24
 800097a:	2320      	movs	r3, #32
 800097c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000980:	f8cd 800c 	str.w	r8, [sp, #12]
 8000984:	2330      	movs	r3, #48	@ 0x30
 8000986:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000b24 <_svfiprintf_r+0x1e4>
 800098a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800098e:	f04f 0901 	mov.w	r9, #1
 8000992:	4623      	mov	r3, r4
 8000994:	469a      	mov	sl, r3
 8000996:	f813 2b01 	ldrb.w	r2, [r3], #1
 800099a:	b10a      	cbz	r2, 80009a0 <_svfiprintf_r+0x60>
 800099c:	2a25      	cmp	r2, #37	@ 0x25
 800099e:	d1f9      	bne.n	8000994 <_svfiprintf_r+0x54>
 80009a0:	ebba 0b04 	subs.w	fp, sl, r4
 80009a4:	d00b      	beq.n	80009be <_svfiprintf_r+0x7e>
 80009a6:	465b      	mov	r3, fp
 80009a8:	4622      	mov	r2, r4
 80009aa:	4629      	mov	r1, r5
 80009ac:	4638      	mov	r0, r7
 80009ae:	f7ff ff6b 	bl	8000888 <__ssputs_r>
 80009b2:	3001      	adds	r0, #1
 80009b4:	f000 80a7 	beq.w	8000b06 <_svfiprintf_r+0x1c6>
 80009b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80009ba:	445a      	add	r2, fp
 80009bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80009be:	f89a 3000 	ldrb.w	r3, [sl]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	f000 809f 	beq.w	8000b06 <_svfiprintf_r+0x1c6>
 80009c8:	2300      	movs	r3, #0
 80009ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80009ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80009d2:	f10a 0a01 	add.w	sl, sl, #1
 80009d6:	9304      	str	r3, [sp, #16]
 80009d8:	9307      	str	r3, [sp, #28]
 80009da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80009de:	931a      	str	r3, [sp, #104]	@ 0x68
 80009e0:	4654      	mov	r4, sl
 80009e2:	2205      	movs	r2, #5
 80009e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80009e8:	484e      	ldr	r0, [pc, #312]	@ (8000b24 <_svfiprintf_r+0x1e4>)
 80009ea:	f7ff fbf1 	bl	80001d0 <memchr>
 80009ee:	9a04      	ldr	r2, [sp, #16]
 80009f0:	b9d8      	cbnz	r0, 8000a2a <_svfiprintf_r+0xea>
 80009f2:	06d0      	lsls	r0, r2, #27
 80009f4:	bf44      	itt	mi
 80009f6:	2320      	movmi	r3, #32
 80009f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80009fc:	0711      	lsls	r1, r2, #28
 80009fe:	bf44      	itt	mi
 8000a00:	232b      	movmi	r3, #43	@ 0x2b
 8000a02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000a06:	f89a 3000 	ldrb.w	r3, [sl]
 8000a0a:	2b2a      	cmp	r3, #42	@ 0x2a
 8000a0c:	d015      	beq.n	8000a3a <_svfiprintf_r+0xfa>
 8000a0e:	9a07      	ldr	r2, [sp, #28]
 8000a10:	4654      	mov	r4, sl
 8000a12:	2000      	movs	r0, #0
 8000a14:	f04f 0c0a 	mov.w	ip, #10
 8000a18:	4621      	mov	r1, r4
 8000a1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000a1e:	3b30      	subs	r3, #48	@ 0x30
 8000a20:	2b09      	cmp	r3, #9
 8000a22:	d94b      	bls.n	8000abc <_svfiprintf_r+0x17c>
 8000a24:	b1b0      	cbz	r0, 8000a54 <_svfiprintf_r+0x114>
 8000a26:	9207      	str	r2, [sp, #28]
 8000a28:	e014      	b.n	8000a54 <_svfiprintf_r+0x114>
 8000a2a:	eba0 0308 	sub.w	r3, r0, r8
 8000a2e:	fa09 f303 	lsl.w	r3, r9, r3
 8000a32:	4313      	orrs	r3, r2
 8000a34:	9304      	str	r3, [sp, #16]
 8000a36:	46a2      	mov	sl, r4
 8000a38:	e7d2      	b.n	80009e0 <_svfiprintf_r+0xa0>
 8000a3a:	9b03      	ldr	r3, [sp, #12]
 8000a3c:	1d19      	adds	r1, r3, #4
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	9103      	str	r1, [sp, #12]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	bfbb      	ittet	lt
 8000a46:	425b      	neglt	r3, r3
 8000a48:	f042 0202 	orrlt.w	r2, r2, #2
 8000a4c:	9307      	strge	r3, [sp, #28]
 8000a4e:	9307      	strlt	r3, [sp, #28]
 8000a50:	bfb8      	it	lt
 8000a52:	9204      	strlt	r2, [sp, #16]
 8000a54:	7823      	ldrb	r3, [r4, #0]
 8000a56:	2b2e      	cmp	r3, #46	@ 0x2e
 8000a58:	d10a      	bne.n	8000a70 <_svfiprintf_r+0x130>
 8000a5a:	7863      	ldrb	r3, [r4, #1]
 8000a5c:	2b2a      	cmp	r3, #42	@ 0x2a
 8000a5e:	d132      	bne.n	8000ac6 <_svfiprintf_r+0x186>
 8000a60:	9b03      	ldr	r3, [sp, #12]
 8000a62:	1d1a      	adds	r2, r3, #4
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	9203      	str	r2, [sp, #12]
 8000a68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000a6c:	3402      	adds	r4, #2
 8000a6e:	9305      	str	r3, [sp, #20]
 8000a70:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000b28 <_svfiprintf_r+0x1e8>
 8000a74:	7821      	ldrb	r1, [r4, #0]
 8000a76:	2203      	movs	r2, #3
 8000a78:	4650      	mov	r0, sl
 8000a7a:	f7ff fba9 	bl	80001d0 <memchr>
 8000a7e:	b138      	cbz	r0, 8000a90 <_svfiprintf_r+0x150>
 8000a80:	9b04      	ldr	r3, [sp, #16]
 8000a82:	eba0 000a 	sub.w	r0, r0, sl
 8000a86:	2240      	movs	r2, #64	@ 0x40
 8000a88:	4082      	lsls	r2, r0
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	3401      	adds	r4, #1
 8000a8e:	9304      	str	r3, [sp, #16]
 8000a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000a94:	4825      	ldr	r0, [pc, #148]	@ (8000b2c <_svfiprintf_r+0x1ec>)
 8000a96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000a9a:	2206      	movs	r2, #6
 8000a9c:	f7ff fb98 	bl	80001d0 <memchr>
 8000aa0:	2800      	cmp	r0, #0
 8000aa2:	d036      	beq.n	8000b12 <_svfiprintf_r+0x1d2>
 8000aa4:	4b22      	ldr	r3, [pc, #136]	@ (8000b30 <_svfiprintf_r+0x1f0>)
 8000aa6:	bb1b      	cbnz	r3, 8000af0 <_svfiprintf_r+0x1b0>
 8000aa8:	9b03      	ldr	r3, [sp, #12]
 8000aaa:	3307      	adds	r3, #7
 8000aac:	f023 0307 	bic.w	r3, r3, #7
 8000ab0:	3308      	adds	r3, #8
 8000ab2:	9303      	str	r3, [sp, #12]
 8000ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000ab6:	4433      	add	r3, r6
 8000ab8:	9309      	str	r3, [sp, #36]	@ 0x24
 8000aba:	e76a      	b.n	8000992 <_svfiprintf_r+0x52>
 8000abc:	fb0c 3202 	mla	r2, ip, r2, r3
 8000ac0:	460c      	mov	r4, r1
 8000ac2:	2001      	movs	r0, #1
 8000ac4:	e7a8      	b.n	8000a18 <_svfiprintf_r+0xd8>
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	3401      	adds	r4, #1
 8000aca:	9305      	str	r3, [sp, #20]
 8000acc:	4619      	mov	r1, r3
 8000ace:	f04f 0c0a 	mov.w	ip, #10
 8000ad2:	4620      	mov	r0, r4
 8000ad4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000ad8:	3a30      	subs	r2, #48	@ 0x30
 8000ada:	2a09      	cmp	r2, #9
 8000adc:	d903      	bls.n	8000ae6 <_svfiprintf_r+0x1a6>
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	d0c6      	beq.n	8000a70 <_svfiprintf_r+0x130>
 8000ae2:	9105      	str	r1, [sp, #20]
 8000ae4:	e7c4      	b.n	8000a70 <_svfiprintf_r+0x130>
 8000ae6:	fb0c 2101 	mla	r1, ip, r1, r2
 8000aea:	4604      	mov	r4, r0
 8000aec:	2301      	movs	r3, #1
 8000aee:	e7f0      	b.n	8000ad2 <_svfiprintf_r+0x192>
 8000af0:	ab03      	add	r3, sp, #12
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	462a      	mov	r2, r5
 8000af6:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <_svfiprintf_r+0x1f4>)
 8000af8:	a904      	add	r1, sp, #16
 8000afa:	4638      	mov	r0, r7
 8000afc:	f3af 8000 	nop.w
 8000b00:	1c42      	adds	r2, r0, #1
 8000b02:	4606      	mov	r6, r0
 8000b04:	d1d6      	bne.n	8000ab4 <_svfiprintf_r+0x174>
 8000b06:	89ab      	ldrh	r3, [r5, #12]
 8000b08:	065b      	lsls	r3, r3, #25
 8000b0a:	f53f af2d 	bmi.w	8000968 <_svfiprintf_r+0x28>
 8000b0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000b10:	e72c      	b.n	800096c <_svfiprintf_r+0x2c>
 8000b12:	ab03      	add	r3, sp, #12
 8000b14:	9300      	str	r3, [sp, #0]
 8000b16:	462a      	mov	r2, r5
 8000b18:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <_svfiprintf_r+0x1f4>)
 8000b1a:	a904      	add	r1, sp, #16
 8000b1c:	4638      	mov	r0, r7
 8000b1e:	f000 f879 	bl	8000c14 <_printf_i>
 8000b22:	e7ed      	b.n	8000b00 <_svfiprintf_r+0x1c0>
 8000b24:	08000f65 	.word	0x08000f65
 8000b28:	08000f6b 	.word	0x08000f6b
 8000b2c:	08000f6f 	.word	0x08000f6f
 8000b30:	00000000 	.word	0x00000000
 8000b34:	08000889 	.word	0x08000889

08000b38 <_printf_common>:
 8000b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b3c:	4616      	mov	r6, r2
 8000b3e:	4698      	mov	r8, r3
 8000b40:	688a      	ldr	r2, [r1, #8]
 8000b42:	690b      	ldr	r3, [r1, #16]
 8000b44:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	bfb8      	it	lt
 8000b4c:	4613      	movlt	r3, r2
 8000b4e:	6033      	str	r3, [r6, #0]
 8000b50:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000b54:	4607      	mov	r7, r0
 8000b56:	460c      	mov	r4, r1
 8000b58:	b10a      	cbz	r2, 8000b5e <_printf_common+0x26>
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	6033      	str	r3, [r6, #0]
 8000b5e:	6823      	ldr	r3, [r4, #0]
 8000b60:	0699      	lsls	r1, r3, #26
 8000b62:	bf42      	ittt	mi
 8000b64:	6833      	ldrmi	r3, [r6, #0]
 8000b66:	3302      	addmi	r3, #2
 8000b68:	6033      	strmi	r3, [r6, #0]
 8000b6a:	6825      	ldr	r5, [r4, #0]
 8000b6c:	f015 0506 	ands.w	r5, r5, #6
 8000b70:	d106      	bne.n	8000b80 <_printf_common+0x48>
 8000b72:	f104 0a19 	add.w	sl, r4, #25
 8000b76:	68e3      	ldr	r3, [r4, #12]
 8000b78:	6832      	ldr	r2, [r6, #0]
 8000b7a:	1a9b      	subs	r3, r3, r2
 8000b7c:	42ab      	cmp	r3, r5
 8000b7e:	dc26      	bgt.n	8000bce <_printf_common+0x96>
 8000b80:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000b84:	6822      	ldr	r2, [r4, #0]
 8000b86:	3b00      	subs	r3, #0
 8000b88:	bf18      	it	ne
 8000b8a:	2301      	movne	r3, #1
 8000b8c:	0692      	lsls	r2, r2, #26
 8000b8e:	d42b      	bmi.n	8000be8 <_printf_common+0xb0>
 8000b90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000b94:	4641      	mov	r1, r8
 8000b96:	4638      	mov	r0, r7
 8000b98:	47c8      	blx	r9
 8000b9a:	3001      	adds	r0, #1
 8000b9c:	d01e      	beq.n	8000bdc <_printf_common+0xa4>
 8000b9e:	6823      	ldr	r3, [r4, #0]
 8000ba0:	6922      	ldr	r2, [r4, #16]
 8000ba2:	f003 0306 	and.w	r3, r3, #6
 8000ba6:	2b04      	cmp	r3, #4
 8000ba8:	bf02      	ittt	eq
 8000baa:	68e5      	ldreq	r5, [r4, #12]
 8000bac:	6833      	ldreq	r3, [r6, #0]
 8000bae:	1aed      	subeq	r5, r5, r3
 8000bb0:	68a3      	ldr	r3, [r4, #8]
 8000bb2:	bf0c      	ite	eq
 8000bb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8000bb8:	2500      	movne	r5, #0
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	bfc4      	itt	gt
 8000bbe:	1a9b      	subgt	r3, r3, r2
 8000bc0:	18ed      	addgt	r5, r5, r3
 8000bc2:	2600      	movs	r6, #0
 8000bc4:	341a      	adds	r4, #26
 8000bc6:	42b5      	cmp	r5, r6
 8000bc8:	d11a      	bne.n	8000c00 <_printf_common+0xc8>
 8000bca:	2000      	movs	r0, #0
 8000bcc:	e008      	b.n	8000be0 <_printf_common+0xa8>
 8000bce:	2301      	movs	r3, #1
 8000bd0:	4652      	mov	r2, sl
 8000bd2:	4641      	mov	r1, r8
 8000bd4:	4638      	mov	r0, r7
 8000bd6:	47c8      	blx	r9
 8000bd8:	3001      	adds	r0, #1
 8000bda:	d103      	bne.n	8000be4 <_printf_common+0xac>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000be0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be4:	3501      	adds	r5, #1
 8000be6:	e7c6      	b.n	8000b76 <_printf_common+0x3e>
 8000be8:	18e1      	adds	r1, r4, r3
 8000bea:	1c5a      	adds	r2, r3, #1
 8000bec:	2030      	movs	r0, #48	@ 0x30
 8000bee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8000bf2:	4422      	add	r2, r4
 8000bf4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000bf8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000bfc:	3302      	adds	r3, #2
 8000bfe:	e7c7      	b.n	8000b90 <_printf_common+0x58>
 8000c00:	2301      	movs	r3, #1
 8000c02:	4622      	mov	r2, r4
 8000c04:	4641      	mov	r1, r8
 8000c06:	4638      	mov	r0, r7
 8000c08:	47c8      	blx	r9
 8000c0a:	3001      	adds	r0, #1
 8000c0c:	d0e6      	beq.n	8000bdc <_printf_common+0xa4>
 8000c0e:	3601      	adds	r6, #1
 8000c10:	e7d9      	b.n	8000bc6 <_printf_common+0x8e>
	...

08000c14 <_printf_i>:
 8000c14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8000c18:	7e0f      	ldrb	r7, [r1, #24]
 8000c1a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8000c1c:	2f78      	cmp	r7, #120	@ 0x78
 8000c1e:	4691      	mov	r9, r2
 8000c20:	4680      	mov	r8, r0
 8000c22:	460c      	mov	r4, r1
 8000c24:	469a      	mov	sl, r3
 8000c26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8000c2a:	d807      	bhi.n	8000c3c <_printf_i+0x28>
 8000c2c:	2f62      	cmp	r7, #98	@ 0x62
 8000c2e:	d80a      	bhi.n	8000c46 <_printf_i+0x32>
 8000c30:	2f00      	cmp	r7, #0
 8000c32:	f000 80d2 	beq.w	8000dda <_printf_i+0x1c6>
 8000c36:	2f58      	cmp	r7, #88	@ 0x58
 8000c38:	f000 80b9 	beq.w	8000dae <_printf_i+0x19a>
 8000c3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000c40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8000c44:	e03a      	b.n	8000cbc <_printf_i+0xa8>
 8000c46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8000c4a:	2b15      	cmp	r3, #21
 8000c4c:	d8f6      	bhi.n	8000c3c <_printf_i+0x28>
 8000c4e:	a101      	add	r1, pc, #4	@ (adr r1, 8000c54 <_printf_i+0x40>)
 8000c50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8000c54:	08000cad 	.word	0x08000cad
 8000c58:	08000cc1 	.word	0x08000cc1
 8000c5c:	08000c3d 	.word	0x08000c3d
 8000c60:	08000c3d 	.word	0x08000c3d
 8000c64:	08000c3d 	.word	0x08000c3d
 8000c68:	08000c3d 	.word	0x08000c3d
 8000c6c:	08000cc1 	.word	0x08000cc1
 8000c70:	08000c3d 	.word	0x08000c3d
 8000c74:	08000c3d 	.word	0x08000c3d
 8000c78:	08000c3d 	.word	0x08000c3d
 8000c7c:	08000c3d 	.word	0x08000c3d
 8000c80:	08000dc1 	.word	0x08000dc1
 8000c84:	08000ceb 	.word	0x08000ceb
 8000c88:	08000d7b 	.word	0x08000d7b
 8000c8c:	08000c3d 	.word	0x08000c3d
 8000c90:	08000c3d 	.word	0x08000c3d
 8000c94:	08000de3 	.word	0x08000de3
 8000c98:	08000c3d 	.word	0x08000c3d
 8000c9c:	08000ceb 	.word	0x08000ceb
 8000ca0:	08000c3d 	.word	0x08000c3d
 8000ca4:	08000c3d 	.word	0x08000c3d
 8000ca8:	08000d83 	.word	0x08000d83
 8000cac:	6833      	ldr	r3, [r6, #0]
 8000cae:	1d1a      	adds	r2, r3, #4
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	6032      	str	r2, [r6, #0]
 8000cb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8000cb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000cbc:	2301      	movs	r3, #1
 8000cbe:	e09d      	b.n	8000dfc <_printf_i+0x1e8>
 8000cc0:	6833      	ldr	r3, [r6, #0]
 8000cc2:	6820      	ldr	r0, [r4, #0]
 8000cc4:	1d19      	adds	r1, r3, #4
 8000cc6:	6031      	str	r1, [r6, #0]
 8000cc8:	0606      	lsls	r6, r0, #24
 8000cca:	d501      	bpl.n	8000cd0 <_printf_i+0xbc>
 8000ccc:	681d      	ldr	r5, [r3, #0]
 8000cce:	e003      	b.n	8000cd8 <_printf_i+0xc4>
 8000cd0:	0645      	lsls	r5, r0, #25
 8000cd2:	d5fb      	bpl.n	8000ccc <_printf_i+0xb8>
 8000cd4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8000cd8:	2d00      	cmp	r5, #0
 8000cda:	da03      	bge.n	8000ce4 <_printf_i+0xd0>
 8000cdc:	232d      	movs	r3, #45	@ 0x2d
 8000cde:	426d      	negs	r5, r5
 8000ce0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000ce4:	4859      	ldr	r0, [pc, #356]	@ (8000e4c <_printf_i+0x238>)
 8000ce6:	230a      	movs	r3, #10
 8000ce8:	e011      	b.n	8000d0e <_printf_i+0xfa>
 8000cea:	6821      	ldr	r1, [r4, #0]
 8000cec:	6833      	ldr	r3, [r6, #0]
 8000cee:	0608      	lsls	r0, r1, #24
 8000cf0:	f853 5b04 	ldr.w	r5, [r3], #4
 8000cf4:	d402      	bmi.n	8000cfc <_printf_i+0xe8>
 8000cf6:	0649      	lsls	r1, r1, #25
 8000cf8:	bf48      	it	mi
 8000cfa:	b2ad      	uxthmi	r5, r5
 8000cfc:	2f6f      	cmp	r7, #111	@ 0x6f
 8000cfe:	4853      	ldr	r0, [pc, #332]	@ (8000e4c <_printf_i+0x238>)
 8000d00:	6033      	str	r3, [r6, #0]
 8000d02:	bf14      	ite	ne
 8000d04:	230a      	movne	r3, #10
 8000d06:	2308      	moveq	r3, #8
 8000d08:	2100      	movs	r1, #0
 8000d0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8000d0e:	6866      	ldr	r6, [r4, #4]
 8000d10:	60a6      	str	r6, [r4, #8]
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	bfa2      	ittt	ge
 8000d16:	6821      	ldrge	r1, [r4, #0]
 8000d18:	f021 0104 	bicge.w	r1, r1, #4
 8000d1c:	6021      	strge	r1, [r4, #0]
 8000d1e:	b90d      	cbnz	r5, 8000d24 <_printf_i+0x110>
 8000d20:	2e00      	cmp	r6, #0
 8000d22:	d04b      	beq.n	8000dbc <_printf_i+0x1a8>
 8000d24:	4616      	mov	r6, r2
 8000d26:	fbb5 f1f3 	udiv	r1, r5, r3
 8000d2a:	fb03 5711 	mls	r7, r3, r1, r5
 8000d2e:	5dc7      	ldrb	r7, [r0, r7]
 8000d30:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8000d34:	462f      	mov	r7, r5
 8000d36:	42bb      	cmp	r3, r7
 8000d38:	460d      	mov	r5, r1
 8000d3a:	d9f4      	bls.n	8000d26 <_printf_i+0x112>
 8000d3c:	2b08      	cmp	r3, #8
 8000d3e:	d10b      	bne.n	8000d58 <_printf_i+0x144>
 8000d40:	6823      	ldr	r3, [r4, #0]
 8000d42:	07df      	lsls	r7, r3, #31
 8000d44:	d508      	bpl.n	8000d58 <_printf_i+0x144>
 8000d46:	6923      	ldr	r3, [r4, #16]
 8000d48:	6861      	ldr	r1, [r4, #4]
 8000d4a:	4299      	cmp	r1, r3
 8000d4c:	bfde      	ittt	le
 8000d4e:	2330      	movle	r3, #48	@ 0x30
 8000d50:	f806 3c01 	strble.w	r3, [r6, #-1]
 8000d54:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8000d58:	1b92      	subs	r2, r2, r6
 8000d5a:	6122      	str	r2, [r4, #16]
 8000d5c:	f8cd a000 	str.w	sl, [sp]
 8000d60:	464b      	mov	r3, r9
 8000d62:	aa03      	add	r2, sp, #12
 8000d64:	4621      	mov	r1, r4
 8000d66:	4640      	mov	r0, r8
 8000d68:	f7ff fee6 	bl	8000b38 <_printf_common>
 8000d6c:	3001      	adds	r0, #1
 8000d6e:	d14a      	bne.n	8000e06 <_printf_i+0x1f2>
 8000d70:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d74:	b004      	add	sp, #16
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	6823      	ldr	r3, [r4, #0]
 8000d7c:	f043 0320 	orr.w	r3, r3, #32
 8000d80:	6023      	str	r3, [r4, #0]
 8000d82:	4833      	ldr	r0, [pc, #204]	@ (8000e50 <_printf_i+0x23c>)
 8000d84:	2778      	movs	r7, #120	@ 0x78
 8000d86:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8000d8a:	6823      	ldr	r3, [r4, #0]
 8000d8c:	6831      	ldr	r1, [r6, #0]
 8000d8e:	061f      	lsls	r7, r3, #24
 8000d90:	f851 5b04 	ldr.w	r5, [r1], #4
 8000d94:	d402      	bmi.n	8000d9c <_printf_i+0x188>
 8000d96:	065f      	lsls	r7, r3, #25
 8000d98:	bf48      	it	mi
 8000d9a:	b2ad      	uxthmi	r5, r5
 8000d9c:	6031      	str	r1, [r6, #0]
 8000d9e:	07d9      	lsls	r1, r3, #31
 8000da0:	bf44      	itt	mi
 8000da2:	f043 0320 	orrmi.w	r3, r3, #32
 8000da6:	6023      	strmi	r3, [r4, #0]
 8000da8:	b11d      	cbz	r5, 8000db2 <_printf_i+0x19e>
 8000daa:	2310      	movs	r3, #16
 8000dac:	e7ac      	b.n	8000d08 <_printf_i+0xf4>
 8000dae:	4827      	ldr	r0, [pc, #156]	@ (8000e4c <_printf_i+0x238>)
 8000db0:	e7e9      	b.n	8000d86 <_printf_i+0x172>
 8000db2:	6823      	ldr	r3, [r4, #0]
 8000db4:	f023 0320 	bic.w	r3, r3, #32
 8000db8:	6023      	str	r3, [r4, #0]
 8000dba:	e7f6      	b.n	8000daa <_printf_i+0x196>
 8000dbc:	4616      	mov	r6, r2
 8000dbe:	e7bd      	b.n	8000d3c <_printf_i+0x128>
 8000dc0:	6833      	ldr	r3, [r6, #0]
 8000dc2:	6825      	ldr	r5, [r4, #0]
 8000dc4:	6961      	ldr	r1, [r4, #20]
 8000dc6:	1d18      	adds	r0, r3, #4
 8000dc8:	6030      	str	r0, [r6, #0]
 8000dca:	062e      	lsls	r6, r5, #24
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	d501      	bpl.n	8000dd4 <_printf_i+0x1c0>
 8000dd0:	6019      	str	r1, [r3, #0]
 8000dd2:	e002      	b.n	8000dda <_printf_i+0x1c6>
 8000dd4:	0668      	lsls	r0, r5, #25
 8000dd6:	d5fb      	bpl.n	8000dd0 <_printf_i+0x1bc>
 8000dd8:	8019      	strh	r1, [r3, #0]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	6123      	str	r3, [r4, #16]
 8000dde:	4616      	mov	r6, r2
 8000de0:	e7bc      	b.n	8000d5c <_printf_i+0x148>
 8000de2:	6833      	ldr	r3, [r6, #0]
 8000de4:	1d1a      	adds	r2, r3, #4
 8000de6:	6032      	str	r2, [r6, #0]
 8000de8:	681e      	ldr	r6, [r3, #0]
 8000dea:	6862      	ldr	r2, [r4, #4]
 8000dec:	2100      	movs	r1, #0
 8000dee:	4630      	mov	r0, r6
 8000df0:	f7ff f9ee 	bl	80001d0 <memchr>
 8000df4:	b108      	cbz	r0, 8000dfa <_printf_i+0x1e6>
 8000df6:	1b80      	subs	r0, r0, r6
 8000df8:	6060      	str	r0, [r4, #4]
 8000dfa:	6863      	ldr	r3, [r4, #4]
 8000dfc:	6123      	str	r3, [r4, #16]
 8000dfe:	2300      	movs	r3, #0
 8000e00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000e04:	e7aa      	b.n	8000d5c <_printf_i+0x148>
 8000e06:	6923      	ldr	r3, [r4, #16]
 8000e08:	4632      	mov	r2, r6
 8000e0a:	4649      	mov	r1, r9
 8000e0c:	4640      	mov	r0, r8
 8000e0e:	47d0      	blx	sl
 8000e10:	3001      	adds	r0, #1
 8000e12:	d0ad      	beq.n	8000d70 <_printf_i+0x15c>
 8000e14:	6823      	ldr	r3, [r4, #0]
 8000e16:	079b      	lsls	r3, r3, #30
 8000e18:	d413      	bmi.n	8000e42 <_printf_i+0x22e>
 8000e1a:	68e0      	ldr	r0, [r4, #12]
 8000e1c:	9b03      	ldr	r3, [sp, #12]
 8000e1e:	4298      	cmp	r0, r3
 8000e20:	bfb8      	it	lt
 8000e22:	4618      	movlt	r0, r3
 8000e24:	e7a6      	b.n	8000d74 <_printf_i+0x160>
 8000e26:	2301      	movs	r3, #1
 8000e28:	4632      	mov	r2, r6
 8000e2a:	4649      	mov	r1, r9
 8000e2c:	4640      	mov	r0, r8
 8000e2e:	47d0      	blx	sl
 8000e30:	3001      	adds	r0, #1
 8000e32:	d09d      	beq.n	8000d70 <_printf_i+0x15c>
 8000e34:	3501      	adds	r5, #1
 8000e36:	68e3      	ldr	r3, [r4, #12]
 8000e38:	9903      	ldr	r1, [sp, #12]
 8000e3a:	1a5b      	subs	r3, r3, r1
 8000e3c:	42ab      	cmp	r3, r5
 8000e3e:	dcf2      	bgt.n	8000e26 <_printf_i+0x212>
 8000e40:	e7eb      	b.n	8000e1a <_printf_i+0x206>
 8000e42:	2500      	movs	r5, #0
 8000e44:	f104 0619 	add.w	r6, r4, #25
 8000e48:	e7f5      	b.n	8000e36 <_printf_i+0x222>
 8000e4a:	bf00      	nop
 8000e4c:	08000f76 	.word	0x08000f76
 8000e50:	08000f87 	.word	0x08000f87

08000e54 <memmove>:
 8000e54:	4288      	cmp	r0, r1
 8000e56:	b510      	push	{r4, lr}
 8000e58:	eb01 0402 	add.w	r4, r1, r2
 8000e5c:	d902      	bls.n	8000e64 <memmove+0x10>
 8000e5e:	4284      	cmp	r4, r0
 8000e60:	4623      	mov	r3, r4
 8000e62:	d807      	bhi.n	8000e74 <memmove+0x20>
 8000e64:	1e43      	subs	r3, r0, #1
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	d008      	beq.n	8000e7c <memmove+0x28>
 8000e6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000e6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000e72:	e7f8      	b.n	8000e66 <memmove+0x12>
 8000e74:	4402      	add	r2, r0
 8000e76:	4601      	mov	r1, r0
 8000e78:	428a      	cmp	r2, r1
 8000e7a:	d100      	bne.n	8000e7e <memmove+0x2a>
 8000e7c:	bd10      	pop	{r4, pc}
 8000e7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8000e82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8000e86:	e7f7      	b.n	8000e78 <memmove+0x24>

08000e88 <_sbrk_r>:
 8000e88:	b538      	push	{r3, r4, r5, lr}
 8000e8a:	4d06      	ldr	r5, [pc, #24]	@ (8000ea4 <_sbrk_r+0x1c>)
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	4604      	mov	r4, r0
 8000e90:	4608      	mov	r0, r1
 8000e92:	602b      	str	r3, [r5, #0]
 8000e94:	f7ff fa7e 	bl	8000394 <_sbrk>
 8000e98:	1c43      	adds	r3, r0, #1
 8000e9a:	d102      	bne.n	8000ea2 <_sbrk_r+0x1a>
 8000e9c:	682b      	ldr	r3, [r5, #0]
 8000e9e:	b103      	cbz	r3, 8000ea2 <_sbrk_r+0x1a>
 8000ea0:	6023      	str	r3, [r4, #0]
 8000ea2:	bd38      	pop	{r3, r4, r5, pc}
 8000ea4:	200001ac 	.word	0x200001ac

08000ea8 <memcpy>:
 8000ea8:	440a      	add	r2, r1
 8000eaa:	4291      	cmp	r1, r2
 8000eac:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000eb0:	d100      	bne.n	8000eb4 <memcpy+0xc>
 8000eb2:	4770      	bx	lr
 8000eb4:	b510      	push	{r4, lr}
 8000eb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8000eba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8000ebe:	4291      	cmp	r1, r2
 8000ec0:	d1f9      	bne.n	8000eb6 <memcpy+0xe>
 8000ec2:	bd10      	pop	{r4, pc}

08000ec4 <_realloc_r>:
 8000ec4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000ec8:	4680      	mov	r8, r0
 8000eca:	4615      	mov	r5, r2
 8000ecc:	460c      	mov	r4, r1
 8000ece:	b921      	cbnz	r1, 8000eda <_realloc_r+0x16>
 8000ed0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	f7ff bc4b 	b.w	8000770 <_malloc_r>
 8000eda:	b92a      	cbnz	r2, 8000ee8 <_realloc_r+0x24>
 8000edc:	f7ff fbdc 	bl	8000698 <_free_r>
 8000ee0:	2400      	movs	r4, #0
 8000ee2:	4620      	mov	r0, r4
 8000ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000ee8:	f000 f81a 	bl	8000f20 <_malloc_usable_size_r>
 8000eec:	4285      	cmp	r5, r0
 8000eee:	4606      	mov	r6, r0
 8000ef0:	d802      	bhi.n	8000ef8 <_realloc_r+0x34>
 8000ef2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8000ef6:	d8f4      	bhi.n	8000ee2 <_realloc_r+0x1e>
 8000ef8:	4629      	mov	r1, r5
 8000efa:	4640      	mov	r0, r8
 8000efc:	f7ff fc38 	bl	8000770 <_malloc_r>
 8000f00:	4607      	mov	r7, r0
 8000f02:	2800      	cmp	r0, #0
 8000f04:	d0ec      	beq.n	8000ee0 <_realloc_r+0x1c>
 8000f06:	42b5      	cmp	r5, r6
 8000f08:	462a      	mov	r2, r5
 8000f0a:	4621      	mov	r1, r4
 8000f0c:	bf28      	it	cs
 8000f0e:	4632      	movcs	r2, r6
 8000f10:	f7ff ffca 	bl	8000ea8 <memcpy>
 8000f14:	4621      	mov	r1, r4
 8000f16:	4640      	mov	r0, r8
 8000f18:	f7ff fbbe 	bl	8000698 <_free_r>
 8000f1c:	463c      	mov	r4, r7
 8000f1e:	e7e0      	b.n	8000ee2 <_realloc_r+0x1e>

08000f20 <_malloc_usable_size_r>:
 8000f20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000f24:	1f18      	subs	r0, r3, #4
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	bfbc      	itt	lt
 8000f2a:	580b      	ldrlt	r3, [r1, r0]
 8000f2c:	18c0      	addlt	r0, r0, r3
 8000f2e:	4770      	bx	lr

08000f30 <_init>:
 8000f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f32:	bf00      	nop
 8000f34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f36:	bc08      	pop	{r3}
 8000f38:	469e      	mov	lr, r3
 8000f3a:	4770      	bx	lr

08000f3c <_fini>:
 8000f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f3e:	bf00      	nop
 8000f40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f42:	bc08      	pop	{r3}
 8000f44:	469e      	mov	lr, r3
 8000f46:	4770      	bx	lr
