circuit ALU :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_a : SInt<32>
    input io_b : SInt<32>
    input io_fs : UInt<4>
    output io_y : SInt<32>
    output io_flag : UInt<1>

    node _T = eq(UInt<1>("h0"), io_fs) @[Conditional.scala 37:30]
    node _T_1 = add(io_a, io_b) @[ALU.scala 18:31]
    node _T_2 = tail(_T_1, 1) @[ALU.scala 18:31]
    node _T_3 = asSInt(_T_2) @[ALU.scala 18:31]
    node _T_4 = eq(UInt<1>("h1"), io_fs) @[Conditional.scala 37:30]
    node _T_5 = sub(io_a, io_b) @[ALU.scala 19:31]
    node _T_6 = tail(_T_5, 1) @[ALU.scala 19:31]
    node _T_7 = asSInt(_T_6) @[ALU.scala 19:31]
    node _T_8 = eq(UInt<2>("h2"), io_fs) @[Conditional.scala 37:30]
    node _T_9 = add(io_a, asSInt(UInt<2>("h1"))) @[ALU.scala 20:31]
    node _T_10 = tail(_T_9, 1) @[ALU.scala 20:31]
    node _T_11 = asSInt(_T_10) @[ALU.scala 20:31]
    node _T_12 = eq(UInt<2>("h3"), io_fs) @[Conditional.scala 37:30]
    node _T_13 = sub(io_a, asSInt(UInt<2>("h1"))) @[ALU.scala 21:31]
    node _T_14 = tail(_T_13, 1) @[ALU.scala 21:31]
    node _T_15 = asSInt(_T_14) @[ALU.scala 21:31]
    node _T_16 = eq(UInt<3>("h4"), io_fs) @[Conditional.scala 37:30]
    node _T_17 = and(io_a, io_b) @[ALU.scala 22:31]
    node _T_18 = asSInt(_T_17) @[ALU.scala 22:31]
    node _T_19 = eq(UInt<3>("h5"), io_fs) @[Conditional.scala 37:30]
    node _T_20 = or(io_a, io_b) @[ALU.scala 23:31]
    node _T_21 = asSInt(_T_20) @[ALU.scala 23:31]
    node _T_22 = eq(UInt<3>("h6"), io_fs) @[Conditional.scala 37:30]
    node _T_23 = xor(io_a, io_b) @[ALU.scala 24:31]
    node _T_24 = asSInt(_T_23) @[ALU.scala 24:31]
    node _T_25 = eq(UInt<3>("h7"), io_fs) @[Conditional.scala 37:30]
    node _T_26 = not(io_a) @[ALU.scala 25:26]
    node _T_27 = asSInt(_T_26) @[ALU.scala 25:26]
    node _T_28 = eq(UInt<4>("h8"), io_fs) @[Conditional.scala 37:30]
    node _T_29 = mul(io_a, io_b) @[ALU.scala 26:31]
    node _T_30 = eq(UInt<4>("ha"), io_fs) @[Conditional.scala 37:30]
    node _T_31 = bits(io_b, 6, 0) @[ALU.scala 28:39]
    node _T_32 = dshl(io_a, _T_31) @[ALU.scala 28:32]
    node _T_33 = eq(UInt<4>("hb"), io_fs) @[Conditional.scala 37:30]
    node _T_34 = bits(io_b, 6, 0) @[ALU.scala 29:39]
    node _T_35 = dshr(io_a, _T_34) @[ALU.scala 29:32]
    node _T_36 = eq(UInt<4>("hc"), io_fs) @[Conditional.scala 37:30]
    node _T_37 = eq(io_a, io_b) @[ALU.scala 30:35]
    node _T_38 = eq(UInt<4>("hd"), io_fs) @[Conditional.scala 37:30]
    node _T_39 = geq(io_a, io_b) @[ALU.scala 31:35]
    node _T_40 = eq(UInt<4>("he"), io_fs) @[Conditional.scala 37:30]
    node _T_41 = lt(io_a, io_b) @[ALU.scala 32:35]
    node _T_42 = eq(UInt<4>("hf"), io_fs) @[Conditional.scala 37:30]
    node _T_43 = bits(io_a, 31, 31) @[ALU.scala 33:34]
    node _GEN_0 = mux(_T_42, _T_43, UInt<1>("h0")) @[Conditional.scala 39:67 ALU.scala 33:27 ALU.scala 15:13]
    node _GEN_1 = mux(_T_40, _T_41, _GEN_0) @[Conditional.scala 39:67 ALU.scala 32:27]
    node _GEN_2 = mux(_T_38, _T_39, _GEN_1) @[Conditional.scala 39:67 ALU.scala 31:27]
    node _GEN_3 = mux(_T_36, _T_37, _GEN_2) @[Conditional.scala 39:67 ALU.scala 30:27]
    node _GEN_4 = mux(_T_33, _T_35, asSInt(UInt<1>("h0"))) @[Conditional.scala 39:67 ALU.scala 29:24 ALU.scala 14:10]
    node _GEN_5 = mux(_T_33, UInt<1>("h0"), _GEN_3) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_6 = mux(_T_30, _T_32, _GEN_4) @[Conditional.scala 39:67 ALU.scala 28:24]
    node _GEN_7 = mux(_T_30, UInt<1>("h0"), _GEN_5) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_8 = mux(_T_28, _T_29, _GEN_6) @[Conditional.scala 39:67 ALU.scala 26:23]
    node _GEN_9 = mux(_T_28, UInt<1>("h0"), _GEN_7) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_10 = mux(_T_25, _T_27, _GEN_8) @[Conditional.scala 39:67 ALU.scala 25:23]
    node _GEN_11 = mux(_T_25, UInt<1>("h0"), _GEN_9) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_12 = mux(_T_22, _T_24, _GEN_10) @[Conditional.scala 39:67 ALU.scala 24:23]
    node _GEN_13 = mux(_T_22, UInt<1>("h0"), _GEN_11) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_14 = mux(_T_19, _T_21, _GEN_12) @[Conditional.scala 39:67 ALU.scala 23:23]
    node _GEN_15 = mux(_T_19, UInt<1>("h0"), _GEN_13) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_16 = mux(_T_16, _T_18, _GEN_14) @[Conditional.scala 39:67 ALU.scala 22:23]
    node _GEN_17 = mux(_T_16, UInt<1>("h0"), _GEN_15) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_18 = mux(_T_12, _T_15, _GEN_16) @[Conditional.scala 39:67 ALU.scala 21:23]
    node _GEN_19 = mux(_T_12, UInt<1>("h0"), _GEN_17) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_20 = mux(_T_8, _T_11, _GEN_18) @[Conditional.scala 39:67 ALU.scala 20:23]
    node _GEN_21 = mux(_T_8, UInt<1>("h0"), _GEN_19) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_22 = mux(_T_4, _T_7, _GEN_20) @[Conditional.scala 39:67 ALU.scala 19:23]
    node _GEN_23 = mux(_T_4, UInt<1>("h0"), _GEN_21) @[Conditional.scala 39:67 ALU.scala 15:13]
    node _GEN_24 = mux(_T, _T_3, _GEN_22) @[Conditional.scala 40:58 ALU.scala 18:23]
    node _GEN_25 = mux(_T, UInt<1>("h0"), _GEN_23) @[Conditional.scala 40:58 ALU.scala 15:13]
    io_y <= asSInt(bits(_GEN_24, 31, 0))
    io_flag <= _GEN_25