

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Wed Nov  6 10:43:22 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        FIR_AXI4_new
* Solution:       Solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.742|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  604|  604|  605|  605| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |Loop_STREAM_LOOP_pro_U0  |Loop_STREAM_LOOP_pro  |  604|  604|  604|  604|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     30|   1881|   2023|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     30|   1881|   2023|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     37|      5|     11|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------+----------------------+---------+-------+------+------+
    |Loop_STREAM_LOOP_pro_U0  |Loop_STREAM_LOOP_pro  |        0|     30|  1465|  1343|
    |fir_bundle_s_axi_U       |fir_bundle_s_axi      |        0|      0|   416|   680|
    +-------------------------+----------------------+---------+-------+------+------+
    |Total                    |                      |        0|     30|  1881|  2023|
    +-------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_bundle_AWVALID  |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_AWREADY  | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_AWADDR   |  in |    7|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WVALID   |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WREADY   | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WDATA    |  in |   32|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_WSTRB    |  in |    4|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_ARVALID  |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_ARREADY  | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_ARADDR   |  in |    7|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RVALID   | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RREADY   |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RDATA    | out |   32|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_RRESP    | out |    2|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_BVALID   | out |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_BREADY   |  in |    1|    s_axi   |        bundle       |    pointer   |
|s_axi_bundle_BRESP    | out |    2|    s_axi   |        bundle       |    pointer   |
|ap_clk                |  in |    1| ap_ctrl_hs |         fir         | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |         fir         | return value |
|interrupt             | out |    1| ap_ctrl_hs |         fir         | return value |
|stream_in_TDATA       |  in |   32|    axis    |  stream_in_V_data_V |    pointer   |
|stream_in_TKEEP       |  in |    4|    axis    |  stream_in_V_keep_V |    pointer   |
|stream_in_TSTRB       |  in |    4|    axis    |  stream_in_V_strb_V |    pointer   |
|stream_in_TUSER       |  in |    2|    axis    |  stream_in_V_user_V |    pointer   |
|stream_in_TLAST       |  in |    1|    axis    |  stream_in_V_last_V |    pointer   |
|stream_in_TID         |  in |    5|    axis    |   stream_in_V_id_V  |    pointer   |
|stream_in_TDEST       |  in |    6|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TVALID      |  in |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_in_TREADY      | out |    1|    axis    |  stream_in_V_dest_V |    pointer   |
|stream_out_TDATA      | out |   32|    axis    | stream_out_V_data_V |    pointer   |
|stream_out_TKEEP      | out |    4|    axis    | stream_out_V_keep_V |    pointer   |
|stream_out_TSTRB      | out |    4|    axis    | stream_out_V_strb_V |    pointer   |
|stream_out_TUSER      | out |    2|    axis    | stream_out_V_user_V |    pointer   |
|stream_out_TLAST      | out |    1|    axis    | stream_out_V_last_V |    pointer   |
|stream_out_TID        | out |    5|    axis    |  stream_out_V_id_V  |    pointer   |
|stream_out_TDEST      | out |    6|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TVALID     | out |    1|    axis    | stream_out_V_dest_V |    pointer   |
|stream_out_TREADY     |  in |    1|    axis    | stream_out_V_dest_V |    pointer   |
+----------------------+-----+-----+------------+---------------------+--------------+

