# Digital Demodulator for Variable Data Rate (QPSK)

This project implements a QPSK digital demodulator in Verilog HDL
supporting data rates from 1 Kbps to 4 Mbps as per CCSDS standards.

Target FPGA: Nexys 4 (Artix-7)
Tool: Xilinx Vivado
