
# FPGA Gateware Repo
This repo contains gateware/firmware that was developed for FPGA readout at ASU. VHDL is predominantly used for the synthesizable RTL and testbenches (using GHDL).


# Gateware 

Working repository for gateware/fpga-firmware developed at ASU!

