command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4250842	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_op_arith_compute_ov_1.c								
ANR	4250843	Function	gen_op_arith_compute_ov	1:0:0:599							
ANR	4250844	FunctionDef	"gen_op_arith_compute_ov (DisasContext * ctx , TCGv arg0 , TCGv arg1 , TCGv arg2 , int sub)"		4250843	0					
ANR	4250845	CompoundStatement		5:0:149:599	4250843	0					
ANR	4250846	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	7:4:156:180	4250843	0	True				
ANR	4250847	IdentifierDecl	t0 = tcg_temp_new ( )		4250843	0					
ANR	4250848	IdentifierDeclType	TCGv		4250843	0					
ANR	4250849	Identifier	t0		4250843	1					
ANR	4250850	AssignmentExpression	t0 = tcg_temp_new ( )		4250843	2		=			
ANR	4250851	Identifier	t0		4250843	0					
ANR	4250852	CallExpression	tcg_temp_new ( )		4250843	1					
ANR	4250853	Callee	tcg_temp_new		4250843	0					
ANR	4250854	Identifier	tcg_temp_new		4250843	0					
ANR	4250855	ArgumentList			4250843	1					
ANR	4250856	ExpressionStatement	"tcg_gen_xor_tl ( cpu_ov , arg0 , arg1 )"	11:4:189:223	4250843	1	True				
ANR	4250857	CallExpression	"tcg_gen_xor_tl ( cpu_ov , arg0 , arg1 )"		4250843	0					
ANR	4250858	Callee	tcg_gen_xor_tl		4250843	0					
ANR	4250859	Identifier	tcg_gen_xor_tl		4250843	0					
ANR	4250860	ArgumentList	cpu_ov		4250843	1					
ANR	4250861	Argument	cpu_ov		4250843	0					
ANR	4250862	Identifier	cpu_ov		4250843	0					
ANR	4250863	Argument	arg0		4250843	1					
ANR	4250864	Identifier	arg0		4250843	0					
ANR	4250865	Argument	arg1		4250843	2					
ANR	4250866	Identifier	arg1		4250843	0					
ANR	4250867	ExpressionStatement	"tcg_gen_xor_tl ( t0 , arg1 , arg2 )"	13:4:230:260	4250843	2	True				
ANR	4250868	CallExpression	"tcg_gen_xor_tl ( t0 , arg1 , arg2 )"		4250843	0					
ANR	4250869	Callee	tcg_gen_xor_tl		4250843	0					
ANR	4250870	Identifier	tcg_gen_xor_tl		4250843	0					
ANR	4250871	ArgumentList	t0		4250843	1					
ANR	4250872	Argument	t0		4250843	0					
ANR	4250873	Identifier	t0		4250843	0					
ANR	4250874	Argument	arg1		4250843	1					
ANR	4250875	Identifier	arg1		4250843	0					
ANR	4250876	Argument	arg2		4250843	2					
ANR	4250877	Identifier	arg2		4250843	0					
ANR	4250878	IfStatement	if ( sub )		4250843	3					
ANR	4250879	Condition	sub	15:8:271:273	4250843	0	True				
ANR	4250880	Identifier	sub		4250843	0					
ANR	4250881	CompoundStatement		11:13:126:126	4250843	1					
ANR	4250882	ExpressionStatement	"tcg_gen_and_tl ( cpu_ov , cpu_ov , t0 )"	17:8:287:321	4250843	0	True				
ANR	4250883	CallExpression	"tcg_gen_and_tl ( cpu_ov , cpu_ov , t0 )"		4250843	0					
ANR	4250884	Callee	tcg_gen_and_tl		4250843	0					
ANR	4250885	Identifier	tcg_gen_and_tl		4250843	0					
ANR	4250886	ArgumentList	cpu_ov		4250843	1					
ANR	4250887	Argument	cpu_ov		4250843	0					
ANR	4250888	Identifier	cpu_ov		4250843	0					
ANR	4250889	Argument	cpu_ov		4250843	1					
ANR	4250890	Identifier	cpu_ov		4250843	0					
ANR	4250891	Argument	t0		4250843	2					
ANR	4250892	Identifier	t0		4250843	0					
ANR	4250893	ElseStatement	else		4250843	0					
ANR	4250894	CompoundStatement		15:11:185:185	4250843	0					
ANR	4250895	ExpressionStatement	"tcg_gen_andc_tl ( cpu_ov , cpu_ov , t0 )"	21:8:346:381	4250843	0	True				
ANR	4250896	CallExpression	"tcg_gen_andc_tl ( cpu_ov , cpu_ov , t0 )"		4250843	0					
ANR	4250897	Callee	tcg_gen_andc_tl		4250843	0					
ANR	4250898	Identifier	tcg_gen_andc_tl		4250843	0					
ANR	4250899	ArgumentList	cpu_ov		4250843	1					
ANR	4250900	Argument	cpu_ov		4250843	0					
ANR	4250901	Identifier	cpu_ov		4250843	0					
ANR	4250902	Argument	cpu_ov		4250843	1					
ANR	4250903	Identifier	cpu_ov		4250843	0					
ANR	4250904	Argument	t0		4250843	2					
ANR	4250905	Identifier	t0		4250843	0					
ANR	4250906	ExpressionStatement	tcg_temp_free ( t0 )	25:4:395:412	4250843	4	True				
ANR	4250907	CallExpression	tcg_temp_free ( t0 )		4250843	0					
ANR	4250908	Callee	tcg_temp_free		4250843	0					
ANR	4250909	Identifier	tcg_temp_free		4250843	0					
ANR	4250910	ArgumentList	t0		4250843	1					
ANR	4250911	Argument	t0		4250843	0					
ANR	4250912	Identifier	t0		4250843	0					
ANR	4250913	IfStatement	if ( NARROW_MODE ( ctx ) )		4250843	5					
ANR	4250914	Condition	NARROW_MODE ( ctx )	27:8:423:438	4250843	0	True				
ANR	4250915	CallExpression	NARROW_MODE ( ctx )		4250843	0					
ANR	4250916	Callee	NARROW_MODE		4250843	0					
ANR	4250917	Identifier	NARROW_MODE		4250843	0					
ANR	4250918	ArgumentList	ctx		4250843	1					
ANR	4250919	Argument	ctx		4250843	0					
ANR	4250920	Identifier	ctx		4250843	0					
ANR	4250921	CompoundStatement		23:26:291:291	4250843	1					
ANR	4250922	ExpressionStatement	"tcg_gen_ext32s_tl ( cpu_ov , cpu_ov )"	29:8:452:485	4250843	0	True				
ANR	4250923	CallExpression	"tcg_gen_ext32s_tl ( cpu_ov , cpu_ov )"		4250843	0					
ANR	4250924	Callee	tcg_gen_ext32s_tl		4250843	0					
ANR	4250925	Identifier	tcg_gen_ext32s_tl		4250843	0					
ANR	4250926	ArgumentList	cpu_ov		4250843	1					
ANR	4250927	Argument	cpu_ov		4250843	0					
ANR	4250928	Identifier	cpu_ov		4250843	0					
ANR	4250929	Argument	cpu_ov		4250843	1					
ANR	4250930	Identifier	cpu_ov		4250843	0					
ANR	4250931	ExpressionStatement	"tcg_gen_shri_tl ( cpu_ov , cpu_ov , TARGET_LONG_BITS - 1 )"	33:4:499:552	4250843	6	True				
ANR	4250932	CallExpression	"tcg_gen_shri_tl ( cpu_ov , cpu_ov , TARGET_LONG_BITS - 1 )"		4250843	0					
ANR	4250933	Callee	tcg_gen_shri_tl		4250843	0					
ANR	4250934	Identifier	tcg_gen_shri_tl		4250843	0					
ANR	4250935	ArgumentList	cpu_ov		4250843	1					
ANR	4250936	Argument	cpu_ov		4250843	0					
ANR	4250937	Identifier	cpu_ov		4250843	0					
ANR	4250938	Argument	cpu_ov		4250843	1					
ANR	4250939	Identifier	cpu_ov		4250843	0					
ANR	4250940	Argument	TARGET_LONG_BITS - 1		4250843	2					
ANR	4250941	AdditiveExpression	TARGET_LONG_BITS - 1		4250843	0		-			
ANR	4250942	Identifier	TARGET_LONG_BITS		4250843	0					
ANR	4250943	PrimaryExpression	1		4250843	1					
ANR	4250944	ExpressionStatement	"tcg_gen_or_tl ( cpu_so , cpu_so , cpu_ov )"	35:4:559:596	4250843	7	True				
ANR	4250945	CallExpression	"tcg_gen_or_tl ( cpu_so , cpu_so , cpu_ov )"		4250843	0					
ANR	4250946	Callee	tcg_gen_or_tl		4250843	0					
ANR	4250947	Identifier	tcg_gen_or_tl		4250843	0					
ANR	4250948	ArgumentList	cpu_so		4250843	1					
ANR	4250949	Argument	cpu_so		4250843	0					
ANR	4250950	Identifier	cpu_so		4250843	0					
ANR	4250951	Argument	cpu_so		4250843	1					
ANR	4250952	Identifier	cpu_so		4250843	0					
ANR	4250953	Argument	cpu_ov		4250843	2					
ANR	4250954	Identifier	cpu_ov		4250843	0					
ANR	4250955	ReturnType	static inline void		4250843	1					
ANR	4250956	Identifier	gen_op_arith_compute_ov		4250843	2					
ANR	4250957	ParameterList	"DisasContext * ctx , TCGv arg0 , TCGv arg1 , TCGv arg2 , int sub"		4250843	3					
ANR	4250958	Parameter	DisasContext * ctx	1:43:43:59	4250843	0	True				
ANR	4250959	ParameterType	DisasContext *		4250843	0					
ANR	4250960	Identifier	ctx		4250843	1					
ANR	4250961	Parameter	TCGv arg0	1:62:62:70	4250843	1	True				
ANR	4250962	ParameterType	TCGv		4250843	0					
ANR	4250963	Identifier	arg0		4250843	1					
ANR	4250964	Parameter	TCGv arg1	3:43:117:125	4250843	2	True				
ANR	4250965	ParameterType	TCGv		4250843	0					
ANR	4250966	Identifier	arg1		4250843	1					
ANR	4250967	Parameter	TCGv arg2	3:54:128:136	4250843	3	True				
ANR	4250968	ParameterType	TCGv		4250843	0					
ANR	4250969	Identifier	arg2		4250843	1					
ANR	4250970	Parameter	int sub	3:65:139:145	4250843	4	True				
ANR	4250971	ParameterType	int		4250843	0					
ANR	4250972	Identifier	sub		4250843	1					
ANR	4250973	CFGEntryNode	ENTRY		4250843		True				
ANR	4250974	CFGExitNode	EXIT		4250843		True				
ANR	4250975	Symbol	arg2		4250843						
ANR	4250976	Symbol	sub		4250843						
ANR	4250977	Symbol	cpu_so		4250843						
ANR	4250978	Symbol	ctx		4250843						
ANR	4250979	Symbol	arg1		4250843						
ANR	4250980	Symbol	arg0		4250843						
ANR	4250981	Symbol	NARROW_MODE		4250843						
ANR	4250982	Symbol	tcg_temp_new		4250843						
ANR	4250983	Symbol	t0		4250843						
ANR	4250984	Symbol	TARGET_LONG_BITS		4250843						
ANR	4250985	Symbol	cpu_ov		4250843						
