<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title>Pin Assignment Report - Final &mdash; project_top</title>
<body>
<H1>Pin Assignment Report - Final</H1>

<p>
ACE -- Achronix CAD Environment -- Version 9.0.1 -- Build  405518 -- Date 2023-03-01 00:42<br>
Design: vp_project - impl_1 - project_top
<br>
Device: AC7t1500
<br>
Generated on Mon May 15 11:12:24 PDT 2023
<br>
Host: simtool-5

</p>
<h2> Pin Assignment </h2>
<table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th> Port Name </th><th> Direction </th><th> Pad/Macro </th><th> Placed </th><th> Device Port </th><th> Pad/Macro Site </th><th> Registered </th><th> Clock Domain </th><th> Target Frequency (MHz) </th></tr></thead>
<tr>
<td> i_clk </td><td> IN </td><td> i_clk_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[21] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[21] </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> i_reg_clk </td><td> IN </td><td> i_reg_clk_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[19] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[19] </td><td> No </td><td> i_reg_clk </td><td> 200 </td></tr>
<tr>
<td> i_eth_ts_clk </td><td> IN </td><td> i_eth_ts_clk_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[20] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[20] </td><td> No </td><td> i_eth_ts_clk </td><td> 500 </td></tr>
<tr>
<td> pll_ddr_lock </td><td> IN </td><td> pll_ddr_lock_ipin </td><td> Fixed </td><td> i_user_00_01_lut_17[0] </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc0.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_eth_sys_ne_0_lock </td><td> IN </td><td> pll_eth_sys_ne_0_lock_ipin </td><td> Fixed </td><td> i_user_12_08_lut_17[0] </td><td> u_ic_east.u_ic_ew_lc07.u_ic_ew_luttile17.sg.slc0.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_gddr_SE_lock </td><td> IN </td><td> pll_gddr_SE_lock_ipin </td><td> Fixed </td><td> i_user_12_01_lut_17[0] </td><td> u_ic_east.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc0.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_gddr_SW_lock </td><td> IN </td><td> pll_gddr_SW_lock_ipin </td><td> Fixed </td><td> i_user_00_01_lut_17[1] </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc1.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_noc_ne_1_lock </td><td> IN </td><td> pll_noc_ne_1_lock_ipin </td><td> Fixed </td><td> i_user_12_08_lut_17[1] </td><td> u_ic_east.u_ic_ew_lc07.u_ic_ew_luttile17.sg.slc1.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_pcie_lock </td><td> IN </td><td> pll_pcie_lock_ipin </td><td> Fixed </td><td> i_user_12_08_lut_17[2] </td><td> u_ic_east.u_ic_ew_lc07.u_ic_ew_luttile17.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[7] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_tdi_core </td><td> Fixed </td><td> i_cfg2ic_jtag_tdi </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile3.sg.slc27.ipin </td><td> Yes </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[6] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_update_dr </td><td> Fixed </td><td> i_cfg2ic_update_dr </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile2.sg.slc27.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[5] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_shift_dr </td><td> Fixed </td><td> i_cfg2ic_shift_dr </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile1.sg.slc27.ipin </td><td> Yes </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[4] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_capture_dr </td><td> Fixed </td><td> i_cfg2ic_capture_dr </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile0.sg.slc27.ipin </td><td> Yes </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[3] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_usr2_sel </td><td> Fixed </td><td> i_tap2ic_usr2_sel </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile8.sg.slc27.ipin </td><td> Yes </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[2] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_usr1_sel </td><td> Fixed </td><td> i_tap2ic_usr1_sel </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile7.sg.slc27.ipin </td><td> Yes </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[1] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_jtag_reset_n </td><td> Fixed </td><td> i_tap2ic_jtag_reset_n </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile6.sg.slc27.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> i_jtag_in[0] </td><td> IN </td><td> debugger.x_jtap_interface.x_acx_jtap.clk_ipin_tck </td><td> Fixed </td><td> i_user_06_00_trunk_00[128] </td><td> u_ic_south.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[128] </td><td> No </td><td> tck </td><td> 25 </td></tr>
<tr>
<td> o_jtag_out[1] </td><td> OUT </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_usr2_tdo </td><td> Fixed </td><td> o_ic2tap_usr2_tdo </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile3.sg.slc27.opin </td><td> No </td><td> tck </td><td> 25 </td></tr>
<tr>
<td> o_jtag_out[0] </td><td> OUT </td><td> debugger.x_jtap_interface.x_acx_jtap.x_r2c_usr1_tdo </td><td> Fixed </td><td> o_ic2tap_usr1_tdo </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile2.sg.slc27.opin </td><td> No </td><td> tck </td><td> 25 </td></tr>
<tr>
<td> ethernet_0_m0_ff_clk_divby2 </td><td> IN </td><td> ethernet_0_m0_ff_clk_divby2_ipin </td><td> Fixed </td><td> i_user_02_09_mt_00[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_minitrunk.clk_ipin[0] </td><td> No </td><td> ethernet_0_m0_ff_clk_divby2 </td><td> 293.333 </td></tr>
<tr>
<td> ethernet_0_m1_ff_clk_divby2 </td><td> IN </td><td> ethernet_0_m1_ff_clk_divby2_ipin </td><td> Fixed </td><td> i_user_02_09_mt_00[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_minitrunk.clk_ipin[1] </td><td> No </td><td> ethernet_0_m1_ff_clk_divby2 </td><td> 293.333 </td></tr>
<tr>
<td> ethernet_0_ref_clk_divby2 </td><td> IN </td><td> ethernet_0_ref_clk_divby2_ipin </td><td> Fixed </td><td> i_user_02_09_mt_00[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_minitrunk.clk_ipin[2] </td><td> No </td><td> ethernet_0_ref_clk_divby2 </td><td> 440 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_enable[3] </td><td> IN </td><td> ethernet_0_quad0_emac_enable[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc4.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_enable[2] </td><td> IN </td><td> ethernet_0_quad0_emac_enable[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_enable[1] </td><td> IN </td><td> ethernet_0_quad0_emac_enable[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_enable[0] </td><td> IN </td><td> ethernet_0_quad0_emac_enable[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc1.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_en[3] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_en[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc23.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_en[2] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_en[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc21.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_en[1] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_en[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc20.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_en[0] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_en[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc19.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[31] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[31]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[30] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[30]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[29] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[29]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[28] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[28]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[27] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[27]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[26] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[26]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[25] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[25]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[24] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[24]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[23] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[23]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[22] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[22]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[21] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[21]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_17[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[20] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[20]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[19] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[19]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[18] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[18]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[17] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[17]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[16] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[16]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[15] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[15]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[14] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[14]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[13] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[13]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[12] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[12]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[11] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[11]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[10] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[10]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[9] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[9]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[8] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[8]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[7] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[7]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[6] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[6]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[5] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[5]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[4] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[4]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[3] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[2] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[1] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_16[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_pause_on[0] </td><td> IN </td><td> ethernet_0_quad0_emac_pause_on[0]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_03[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile3.u_ic_ns_mlptile.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[31] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[31]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[30] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[30]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[29] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[29]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[28] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[28]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[27] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[27]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[26] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[26]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[25] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[25]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[24] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[24]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[23] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[23]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[22] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[22]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[21] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[21]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[20] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[20]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[19] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[19]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[18] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[18]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[17] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[17]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[16] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[16]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[15] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[15]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[14] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[14]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[13] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[13]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[12] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[12]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[11] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[11]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[10] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[10]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[9] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[9]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[8] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[8]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[7] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[7]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[6] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[6]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[5] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[5]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[4] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[4]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[3] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[3]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[2] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[2]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[1] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[1]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_emac_xoff_gen[0] </td><td> OUT </td><td> ethernet_0_quad0_emac_xoff_gen[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_16[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile16.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_lpi_txhold[3] </td><td> OUT </td><td> ethernet_0_quad0_lpi_txhold[3]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_lpi_txhold[2] </td><td> OUT </td><td> ethernet_0_quad0_lpi_txhold[2]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_lpi_txhold[1] </td><td> OUT </td><td> ethernet_0_quad0_lpi_txhold[1]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_lpi_txhold[0] </td><td> OUT </td><td> ethernet_0_quad0_lpi_txhold[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_mac_stop_tx[3] </td><td> OUT </td><td> ethernet_0_quad0_mac_stop_tx[3]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_mac_stop_tx[2] </td><td> OUT </td><td> ethernet_0_quad0_mac_stop_tx[2]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_mac_stop_tx[1] </td><td> OUT </td><td> ethernet_0_quad0_mac_stop_tx[1]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_mac_stop_tx[0] </td><td> OUT </td><td> ethernet_0_quad0_mac_stop_tx[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_17[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile17.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_tx_hold_req[3] </td><td> OUT </td><td> ethernet_0_quad0_tx_hold_req[3]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_tx_hold_req[2] </td><td> OUT </td><td> ethernet_0_quad0_tx_hold_req[2]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_tx_hold_req[1] </td><td> OUT </td><td> ethernet_0_quad0_tx_hold_req[1]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_tx_hold_req[0] </td><td> OUT </td><td> ethernet_0_quad0_tx_hold_req[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_18[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_m0_ffe_tx_ovr[3] </td><td> IN </td><td> ethernet_0_m0_ffe_tx_ovr[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffe_tx_ovr[2] </td><td> IN </td><td> ethernet_0_m0_ffe_tx_ovr[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffe_tx_ovr[1] </td><td> IN </td><td> ethernet_0_m0_ffe_tx_ovr[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffe_tx_ovr[0] </td><td> IN </td><td> ethernet_0_m0_ffe_tx_ovr[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffp_tx_ovr[3] </td><td> IN </td><td> ethernet_0_m0_ffp_tx_ovr[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffp_tx_ovr[2] </td><td> IN </td><td> ethernet_0_m0_ffp_tx_ovr[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffp_tx_ovr[1] </td><td> IN </td><td> ethernet_0_m0_ffp_tx_ovr[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_ffp_tx_ovr[0] </td><td> IN </td><td> ethernet_0_m0_ffp_tx_ovr[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_m0_mac_tx_underflow[3] </td><td> IN </td><td> ethernet_0_m0_mac_tx_underflow[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_m0_mac_tx_underflow[2] </td><td> IN </td><td> ethernet_0_m0_mac_tx_underflow[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_m0_mac_tx_underflow[1] </td><td> IN </td><td> ethernet_0_m0_mac_tx_underflow[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_m0_mac_tx_underflow[0] </td><td> IN </td><td> ethernet_0_m0_mac_tx_underflow[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_18[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile18.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_free_running_counter[63] </td><td> OUT </td><td> ethernet_0_free_running_counter[63]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[62] </td><td> OUT </td><td> ethernet_0_free_running_counter[62]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[61] </td><td> OUT </td><td> ethernet_0_free_running_counter[61]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[60] </td><td> OUT </td><td> ethernet_0_free_running_counter[60]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[59] </td><td> OUT </td><td> ethernet_0_free_running_counter[59]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[58] </td><td> OUT </td><td> ethernet_0_free_running_counter[58]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[57] </td><td> OUT </td><td> ethernet_0_free_running_counter[57]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[56] </td><td> OUT </td><td> ethernet_0_free_running_counter[56]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[55] </td><td> OUT </td><td> ethernet_0_free_running_counter[55]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[54] </td><td> OUT </td><td> ethernet_0_free_running_counter[54]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[53] </td><td> OUT </td><td> ethernet_0_free_running_counter[53]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[52] </td><td> OUT </td><td> ethernet_0_free_running_counter[52]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[51] </td><td> OUT </td><td> ethernet_0_free_running_counter[51]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[50] </td><td> OUT </td><td> ethernet_0_free_running_counter[50]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[49] </td><td> OUT </td><td> ethernet_0_free_running_counter[49]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[48] </td><td> OUT </td><td> ethernet_0_free_running_counter[48]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[47] </td><td> OUT </td><td> ethernet_0_free_running_counter[47]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[46] </td><td> OUT </td><td> ethernet_0_free_running_counter[46]_opin </td><td> Fixed </td><td> o_user_02_09_lut_07[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[45] </td><td> OUT </td><td> ethernet_0_free_running_counter[45]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[44] </td><td> OUT </td><td> ethernet_0_free_running_counter[44]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[43] </td><td> OUT </td><td> ethernet_0_free_running_counter[43]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc25.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[42] </td><td> OUT </td><td> ethernet_0_free_running_counter[42]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[41] </td><td> OUT </td><td> ethernet_0_free_running_counter[41]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[40] </td><td> OUT </td><td> ethernet_0_free_running_counter[40]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[39] </td><td> OUT </td><td> ethernet_0_free_running_counter[39]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[38] </td><td> OUT </td><td> ethernet_0_free_running_counter[38]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[37] </td><td> OUT </td><td> ethernet_0_free_running_counter[37]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[36] </td><td> OUT </td><td> ethernet_0_free_running_counter[36]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[35] </td><td> OUT </td><td> ethernet_0_free_running_counter[35]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[34] </td><td> OUT </td><td> ethernet_0_free_running_counter[34]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[33] </td><td> OUT </td><td> ethernet_0_free_running_counter[33]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[32] </td><td> OUT </td><td> ethernet_0_free_running_counter[32]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[31] </td><td> OUT </td><td> ethernet_0_free_running_counter[31]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[30] </td><td> OUT </td><td> ethernet_0_free_running_counter[30]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[29] </td><td> OUT </td><td> ethernet_0_free_running_counter[29]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[28] </td><td> OUT </td><td> ethernet_0_free_running_counter[28]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[27] </td><td> OUT </td><td> ethernet_0_free_running_counter[27]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[26] </td><td> OUT </td><td> ethernet_0_free_running_counter[26]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[25] </td><td> OUT </td><td> ethernet_0_free_running_counter[25]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[24] </td><td> OUT </td><td> ethernet_0_free_running_counter[24]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[23] </td><td> OUT </td><td> ethernet_0_free_running_counter[23]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_01[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[22] </td><td> OUT </td><td> ethernet_0_free_running_counter[22]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[21] </td><td> OUT </td><td> ethernet_0_free_running_counter[21]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc25.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[20] </td><td> OUT </td><td> ethernet_0_free_running_counter[20]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[19] </td><td> OUT </td><td> ethernet_0_free_running_counter[19]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[18] </td><td> OUT </td><td> ethernet_0_free_running_counter[18]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[17] </td><td> OUT </td><td> ethernet_0_free_running_counter[17]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[16] </td><td> OUT </td><td> ethernet_0_free_running_counter[16]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[15] </td><td> OUT </td><td> ethernet_0_free_running_counter[15]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[14] </td><td> OUT </td><td> ethernet_0_free_running_counter[14]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[13] </td><td> OUT </td><td> ethernet_0_free_running_counter[13]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[12] </td><td> OUT </td><td> ethernet_0_free_running_counter[12]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[11] </td><td> OUT </td><td> ethernet_0_free_running_counter[11]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[10] </td><td> OUT </td><td> ethernet_0_free_running_counter[10]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[9] </td><td> OUT </td><td> ethernet_0_free_running_counter[9]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[8] </td><td> OUT </td><td> ethernet_0_free_running_counter[8]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[7] </td><td> OUT </td><td> ethernet_0_free_running_counter[7]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[6] </td><td> OUT </td><td> ethernet_0_free_running_counter[6]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[5] </td><td> OUT </td><td> ethernet_0_free_running_counter[5]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[4] </td><td> OUT </td><td> ethernet_0_free_running_counter[4]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[3] </td><td> OUT </td><td> ethernet_0_free_running_counter[3]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[2] </td><td> OUT </td><td> ethernet_0_free_running_counter[2]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[1] </td><td> OUT </td><td> ethernet_0_free_running_counter[1]_opin </td><td> Fixed </td><td> o_user_02_09_bram_01[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_free_running_counter[0] </td><td> OUT </td><td> ethernet_0_free_running_counter[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_06[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[15] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[15]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[14] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[14]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[13] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[13]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[12] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[12]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[11] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[11]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[10] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[10]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[9] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[9]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[8] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[8]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[7] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[7]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[6] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[6]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[5] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[5]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[4] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[4]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[3] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[2] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[1] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_id[0] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_id[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_val[3] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_val[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_val[2] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_val[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_val[1] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_val[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts_val[0] </td><td> IN </td><td> ethernet_0_quad0_tx_ts_val[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_12[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[255] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[255]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[254] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[254]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[253] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[253]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[252] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[252]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[251] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[251]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[250] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[250]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[249] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[249]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[248] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[248]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[247] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[247]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[246] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[246]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[245] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[245]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[244] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[244]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[243] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[243]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[242] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[242]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[241] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[241]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_04[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile4.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[240] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[240]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[239] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[239]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[238] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[238]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[237] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[237]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[236] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[236]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[235] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[235]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[234] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[234]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[233] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[233]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[232] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[232]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[231] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[231]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[230] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[230]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[229] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[229]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[228] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[228]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[227] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[227]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[226] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[226]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[225] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[225]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[224] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[224]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[223] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[223]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[222] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[222]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[221] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[221]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[220] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[220]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[219] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[219]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_03[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile3.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[218] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[218]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[217] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[217]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[216] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[216]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[215] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[215]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[214] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[214]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[213] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[213]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[212] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[212]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[211] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[211]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[210] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[210]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[209] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[209]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[208] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[208]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[207] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[207]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[206] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[206]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[205] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[205]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[204] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[204]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[203] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[203]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[202] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[202]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[201] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[201]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[200] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[200]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[199] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[199]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[198] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[198]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[197] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[197]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_00[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_mlptile.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[196] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[196]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[195] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[195]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[194] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[194]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[193] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[193]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[192] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[192]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[191] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[191]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[190] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[190]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[189] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[189]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[188] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[188]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[187] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[187]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[186] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[186]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[185] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[185]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[184] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[184]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[183] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[183]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[182] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[182]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[181] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[181]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[180] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[180]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[179] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[179]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[178] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[178]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[177] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[177]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[176] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[176]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[175] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[175]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[174] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[174]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_00[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile0.u_ic_ns_bramtile.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[173] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[173]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[172] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[172]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[171] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[171]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[170] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[170]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[169] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[169]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[168] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[168]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[167] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[167]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[166] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[166]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[165] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[165]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[164] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[164]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[163] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[163]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[162] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[162]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[161] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[161]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[160] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[160]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[159] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[159]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[158] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[158]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[157] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[157]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[156] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[156]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[155] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[155]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[154] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[154]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[153] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[153]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[152] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[152]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_02[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile2.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[151] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[151]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[150] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[150]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[149] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[149]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[148] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[148]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[147] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[147]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[146] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[146]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[145] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[145]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[144] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[144]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[143] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[143]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[142] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[142]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[141] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[141]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[140] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[140]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[139] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[139]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[138] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[138]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[137] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[137]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[136] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[136]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[135] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[135]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[134] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[134]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[133] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[133]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[132] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[132]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[131] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[131]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[130] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[130]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[129] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[129]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_01[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile1.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[128] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[128]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_00[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile0.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[127] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[127]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_09[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile9.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[126] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[126]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_09[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile9.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[125] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[125]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_09[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile9.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[124] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[124]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_09[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile9.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[123] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[123]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_09[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile9.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[122] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[122]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_09[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile9.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[121] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[121]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[120] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[120]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[119] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[119]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[118] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[118]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[117] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[117]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[116] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[116]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[115] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[115]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[114] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[114]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[113] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[113]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[112] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[112]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[111] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[111]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[110] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[110]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[109] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[109]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[108] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[108]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[107] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[107]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[106] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[106]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[105] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[105]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[104] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[104]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[103] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[103]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[102] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[102]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[101] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[101]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[100] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[100]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[99] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[99]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_08[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile8.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[98] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[98]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[97] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[97]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[96] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[96]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[95] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[95]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[94] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[94]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[93] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[93]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[92] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[92]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[91] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[91]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[90] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[90]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[89] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[89]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[88] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[88]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[87] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[87]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[86] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[86]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[85] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[85]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[84] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[84]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[83] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[83]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[82] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[82]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[81] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[81]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[80] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[80]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[79] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[79]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[78] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[78]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[77] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[77]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_07[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile7.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[76] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[76]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[75] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[75]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[74] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[74]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[73] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[73]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[72] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[72]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[71] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[71]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[70] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[70]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[69] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[69]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[68] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[68]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[67] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[67]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[66] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[66]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[65] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[65]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[64] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[64]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_M0_FF_CLK </td><td> 586.667 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[63] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[63]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[62] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[62]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[61] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[61]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[60] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[60]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[59] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[59]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[58] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[58]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[57] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[57]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[56] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[56]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[55] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[55]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[54] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[54]_ipin </td><td> Fixed </td><td> i_user_02_09_mlp_01[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_mlptile.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[53] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[53]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[52] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[52]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[51] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[51]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[50] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[50]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[49] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[49]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[48] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[48]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[47] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[47]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[46] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[46]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[45] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[45]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[44] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[44]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[43] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[43]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[42] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[42]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[41] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[41]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[40] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[40]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[39] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[39]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc9.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[38] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[38]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[37] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[37]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[36] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[36]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[35] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[35]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc4.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[34] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[34]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[33] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[33]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[32] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[32]_ipin </td><td> Fixed </td><td> i_user_02_09_bram_01[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile1.u_ic_ns_bramtile.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[31] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[31]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc27.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[30] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[30]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[29] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[29]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[28] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[28]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[27] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[27]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[26] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[26]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[25] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[25]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[24] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[24]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[23] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[23]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc17.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[22] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[22]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[21] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[21]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc15.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[20] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[20]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc13.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[19] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[19]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc12.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[18] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[18]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc11.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[17] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[17]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[16] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[16]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc8.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[15] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[15]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc7.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[14] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[14]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc6.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[13] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[13]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc5.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[12] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[12]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc3.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[11] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[11]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[10] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[10]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc1.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[9] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[9]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_06[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile6.sg.slc0.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[8] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[8]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc26.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[7] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[7]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc25.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[6] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[6]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc24.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[5] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[5]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc23.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[4] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[4]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc21.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[3] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[3]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc20.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[2] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[2]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc19.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[1] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[1]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc18.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_tx_ts[0] </td><td> IN </td><td> ethernet_0_quad0_tx_ts[0]_ipin </td><td> Fixed </td><td> i_user_02_09_lut_05[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile5.sg.slc16.ipin </td><td> No </td><td> v_acx_sc_ETH_0_REF_CLK </td><td> 880 </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay_val[3] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay_val[3]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay_val[2] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay_val[2]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay_val[1] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay_val[1]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay_val[0] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay_val[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[119] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[119]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[118] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[118]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[117] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[117]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[116] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[116]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[115] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[115]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[114] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[114]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[113] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[113]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[112] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[112]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[111] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[111]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[110] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[110]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[109] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[109]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[108] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[108]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[107] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[107]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[106] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[106]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[105] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[105]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[104] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[104]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[103] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[103]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[102] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[102]_opin </td><td> Fixed </td><td> o_user_02_09_lut_13[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile13.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[101] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[101]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[100] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[100]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc25.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[99] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[99]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[98] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[98]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[97] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[97]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[96] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[96]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[95] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[95]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[94] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[94]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[93] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[93]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[92] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[92]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[91] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[91]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[90] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[90]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[89] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[89]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[88] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[88]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[87] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[87]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[86] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[86]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[85] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[85]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[84] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[84]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[83] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[83]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[82] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[82]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[81] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[81]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[80] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[80]_opin </td><td> Fixed </td><td> o_user_02_09_lut_12[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile12.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[79] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[79]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[78] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[78]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[77] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[77]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc25.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[76] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[76]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[75] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[75]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[74] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[74]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[73] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[73]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[72] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[72]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[71] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[71]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[70] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[70]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[69] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[69]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[68] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[68]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[67] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[67]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[66] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[66]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[65] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[65]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[64] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[64]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[63] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[63]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[62] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[62]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[61] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[61]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[60] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[60]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[59] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[59]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[58] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[58]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[57] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[57]_opin </td><td> Fixed </td><td> o_user_02_09_lut_11[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile11.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[56] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[56]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[55] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[55]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc25.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[54] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[54]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[53] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[53]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[52] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[52]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[51] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[51]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[50] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[50]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[49] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[49]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[48] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[48]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[47] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[47]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[46] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[46]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[45] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[45]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[44] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[44]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[43] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[43]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[10] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[42] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[42]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[41] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[41]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[40] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[40]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[39] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[39]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[5] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[38] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[38]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[37] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[37]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[36] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[36]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[35] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[35]_opin </td><td> Fixed </td><td> o_user_02_09_mlp_02[0] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_mlptile.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[34] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[34]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[33] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[33]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[32] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[32]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[31] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[31]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[30] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[30]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[22] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[29] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[29]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[28] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[28]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[27] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[27]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[26] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[26]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[17] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[25] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[25]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[24] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[24]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[23] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[23]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[22] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[22]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[12] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[21] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[21]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[11] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[20] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[20]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[9] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[19] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[19]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[8] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[18] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[18]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[7] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[17] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[17]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[6] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[16] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[16]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[4] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[15] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[15]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[3] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[14] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[14]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[2] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[13] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[13]_opin </td><td> Fixed </td><td> o_user_02_09_bram_02[1] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_bmlptile2.u_ic_ns_bramtile.sg.slc1.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[12] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[12]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[27] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc27.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[11] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[11]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[26] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[10] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[10]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[25] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc25.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[9] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[9]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[24] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[8] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[8]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[23] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[7] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[7]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[21] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[6] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[6]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[20] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[5] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[5]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[19] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[4] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[4]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[18] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[3] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[3]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[16] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[2] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[2]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[15] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[1] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[1]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[14] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ethernet_0_quad0_peer_delay[0] </td><td> OUT </td><td> ethernet_0_quad0_peer_delay[0]_opin </td><td> Fixed </td><td> o_user_02_09_lut_10[13] </td><td> u_ic_north.u_ic_ns_lc01.u_ic_ns_luttile10.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[7] </td><td> IN </td><td> ext_gpio_fpga_in[7]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_15[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc15.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[6] </td><td> IN </td><td> ext_gpio_fpga_in[6]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_15[7] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc7.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[5] </td><td> IN </td><td> ext_gpio_fpga_in[5]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[27] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc27.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[4] </td><td> IN </td><td> ext_gpio_fpga_in[4]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[19] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc19.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[3] </td><td> IN </td><td> ext_gpio_fpga_in[3]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[11] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc11.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[2] </td><td> IN </td><td> ext_gpio_fpga_in[2]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_14[3] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[1] </td><td> IN </td><td> ext_gpio_fpga_in[1]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_13[23] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc23.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_in[0] </td><td> IN </td><td> ext_gpio_fpga_in[0]_ipin </td><td> Fixed </td><td> i_user_11_09_lut_13[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc15.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[7] </td><td> OUT </td><td> ext_gpio_fpga_out[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_15[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[6] </td><td> OUT </td><td> ext_gpio_fpga_out[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_15[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile15.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[5] </td><td> OUT </td><td> ext_gpio_fpga_out[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[24] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[4] </td><td> OUT </td><td> ext_gpio_fpga_out[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[3] </td><td> OUT </td><td> ext_gpio_fpga_out[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[2] </td><td> OUT </td><td> ext_gpio_fpga_out[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_14[0] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile14.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[1] </td><td> OUT </td><td> ext_gpio_fpga_out[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_13[20] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_out[0] </td><td> OUT </td><td> ext_gpio_fpga_out[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_13[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[7] </td><td> OUT </td><td> ext_gpio_fpga_oe[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[23] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc23.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[6] </td><td> OUT </td><td> ext_gpio_fpga_oe[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[22] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[5] </td><td> OUT </td><td> ext_gpio_fpga_oe[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[21] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[4] </td><td> OUT </td><td> ext_gpio_fpga_oe[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[20] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[3] </td><td> OUT </td><td> ext_gpio_fpga_oe[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[19] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc19.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[2] </td><td> OUT </td><td> ext_gpio_fpga_oe[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[18] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[1] </td><td> OUT </td><td> ext_gpio_fpga_oe[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[17] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_fpga_oe[0] </td><td> OUT </td><td> ext_gpio_fpga_oe[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[7] </td><td> OUT </td><td> ext_gpio_dir[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[6] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[6] </td><td> OUT </td><td> ext_gpio_dir[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[26] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[5] </td><td> OUT </td><td> ext_gpio_dir[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[18] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[4] </td><td> OUT </td><td> ext_gpio_dir[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[10] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[3] </td><td> OUT </td><td> ext_gpio_dir[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_11[2] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile11.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[2] </td><td> OUT </td><td> ext_gpio_dir[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_10[22] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile10.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[1] </td><td> OUT </td><td> ext_gpio_dir[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_10[14] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile10.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir[0] </td><td> OUT </td><td> ext_gpio_dir[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_10[6] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile10.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[7] </td><td> OUT </td><td> ext_gpio_dir_oe[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[17] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc17.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[6] </td><td> OUT </td><td> ext_gpio_dir_oe[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[5] </td><td> OUT </td><td> ext_gpio_dir_oe[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[4] </td><td> OUT </td><td> ext_gpio_dir_oe[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[14] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[3] </td><td> OUT </td><td> ext_gpio_dir_oe[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[13] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[2] </td><td> OUT </td><td> ext_gpio_dir_oe[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[1] </td><td> OUT </td><td> ext_gpio_dir_oe[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[11] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_dir_oe[0] </td><td> OUT </td><td> ext_gpio_dir_oe[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[10] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_oe_l </td><td> OUT </td><td> ext_gpio_oe_l_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[24] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> ext_gpio_oe_l_oe </td><td> OUT </td><td> ext_gpio_oe_l_oe_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[14] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l[7] </td><td> OUT </td><td> led_l[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_08[12] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile8.sg.slc12.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[6] </td><td> OUT </td><td> led_l[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_08[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile8.sg.slc4.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[5] </td><td> OUT </td><td> led_l[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[26] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc26.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[4] </td><td> OUT </td><td> led_l[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[18] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc18.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[3] </td><td> OUT </td><td> led_l[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[24] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc24.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[2] </td><td> OUT </td><td> led_l[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[16] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc16.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[1] </td><td> OUT </td><td> led_l[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc8.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l[0] </td><td> OUT </td><td> led_l[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_07[0] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile7.sg.slc0.opin </td><td> No </td><td> i_clk </td><td> 100 </td></tr>
<tr>
<td> led_l_oe[7] </td><td> OUT </td><td> led_l_oe[7]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[9] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[6] </td><td> OUT </td><td> led_l_oe[6]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[5] </td><td> OUT </td><td> led_l_oe[5]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[9] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[4] </td><td> OUT </td><td> led_l_oe[4]_opin </td><td> Fixed </td><td> o_user_11_09_lut_09[8] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile9.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[3] </td><td> OUT </td><td> led_l_oe[3]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[7] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[2] </td><td> OUT </td><td> led_l_oe[2]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[6] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[1] </td><td> OUT </td><td> led_l_oe[1]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[5] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_l_oe[0] </td><td> OUT </td><td> led_l_oe[0]_opin </td><td> Fixed </td><td> o_user_11_09_lut_06[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile6.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_oe_l </td><td> OUT </td><td> led_oe_l_opin </td><td> Fixed </td><td> o_user_11_09_lut_13[4] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile13.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> led_oe_l_oe </td><td> OUT </td><td> led_oe_l_oe_opin </td><td> Fixed </td><td> o_user_11_09_lut_12[15] </td><td> u_ic_north.u_ic_ns_lc09.u_ic_ns_luttile12.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_rst_l </td><td> IN </td><td> fpga_rst_l_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[127] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[127] </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> irq_to_fpga </td><td> IN </td><td> irq_to_fpga_ipin </td><td> Fixed </td><td> i_user_10_00_lut_08[3] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile8.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_avr_rxd </td><td> IN </td><td> fpga_avr_rxd_ipin </td><td> Fixed </td><td> i_user_10_00_lut_07[7] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc7.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_avr_txd </td><td> OUT </td><td> fpga_avr_txd_opin </td><td> Fixed </td><td> o_user_10_00_lut_07[26] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_avr_txd_oe </td><td> OUT </td><td> fpga_avr_txd_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[16] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> irq_to_avr </td><td> OUT </td><td> irq_to_avr_opin </td><td> Fixed </td><td> o_user_10_00_lut_09[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile9.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> irq_to_avr_oe </td><td> OUT </td><td> irq_to_avr_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[21] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc21.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_i2c_mux_gnt </td><td> IN </td><td> fpga_i2c_mux_gnt_ipin </td><td> Fixed </td><td> i_user_10_00_lut_06[11] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc11.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_i2c_req_l </td><td> OUT </td><td> fpga_i2c_req_l_opin </td><td> Fixed </td><td> o_user_10_00_lut_07[18] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_i2c_req_l_oe </td><td> OUT </td><td> fpga_i2c_req_l_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[15] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> qsfp_int_fpga_l </td><td> IN </td><td> qsfp_int_fpga_l_ipin </td><td> Fixed </td><td> i_user_10_00_lut_06[3] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc3.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_ftdi_rxd </td><td> IN </td><td> fpga_ftdi_rxd_ipin </td><td> Fixed </td><td> i_user_10_00_lut_07[23] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile7.sg.slc23.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_ftdi_txd </td><td> OUT </td><td> fpga_ftdi_txd_opin </td><td> Fixed </td><td> o_user_10_00_lut_08[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile8.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_ftdi_txd_oe </td><td> OUT </td><td> fpga_ftdi_txd_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[18] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc18.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test[2] </td><td> OUT </td><td> test[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[24] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test[1] </td><td> OUT </td><td> test[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[22] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test_oe[2] </td><td> OUT </td><td> test_oe[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[7] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> test_oe[1] </td><td> OUT </td><td> test_oe[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[12] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_scl_in </td><td> IN </td><td> fpga_sys_scl_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_01[21] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc21.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_scl_out </td><td> OUT </td><td> fpga_sys_scl_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_02[2] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile2.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_scl_oe </td><td> OUT </td><td> fpga_sys_scl_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[6] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_sda_in </td><td> IN </td><td> fpga_sys_sda_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_02[1] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile2.sg.slc1.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_sda_out </td><td> OUT </td><td> fpga_sys_sda_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_02[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile2.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> fpga_sys_sda_oe </td><td> OUT </td><td> fpga_sys_sda_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[7] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc7.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[3] </td><td> OUT </td><td> mcio_dir[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_06[4] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile6.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[2] </td><td> OUT </td><td> mcio_dir[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[24] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc24.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[1] </td><td> OUT </td><td> mcio_dir[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[16] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir[0] </td><td> OUT </td><td> mcio_dir[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[8] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[3] </td><td> OUT </td><td> mcio_dir_oe[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[15] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc15.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[2] </td><td> OUT </td><td> mcio_dir_oe[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[1] </td><td> OUT </td><td> mcio_dir_oe[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[13] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc13.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_oe[0] </td><td> OUT </td><td> mcio_dir_oe[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[12] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_45 </td><td> OUT </td><td> mcio_dir_45_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[16] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc16.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_dir_45_oe </td><td> OUT </td><td> mcio_dir_45_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[6] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_scl_in </td><td> IN </td><td> mcio_scl_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_00[17] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc17.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_sda_in </td><td> IN </td><td> mcio_sda_in_ipin </td><td> Fixed </td><td> i_user_10_00_lut_00[25] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc25.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_in[3] </td><td> IN </td><td> mcio_vio_in[3]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_04[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc10.ipin </td><td> No </td><td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td><td> 10 </td></tr>
<tr>
<td> mcio_vio_in[2] </td><td> IN </td><td> mcio_vio_in[2]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_04[2] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc2.ipin </td><td> No </td><td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td><td> 10 </td></tr>
<tr>
<td> mcio_vio_in[1] </td><td> IN </td><td> mcio_vio_in[1]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_03[22] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc22.ipin </td><td> No </td><td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td><td> 10 </td></tr>
<tr>
<td> mcio_vio_in[0] </td><td> IN </td><td> mcio_vio_in[0]_ipin </td><td> Fixed </td><td> i_user_10_00_lut_03[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc14.ipin </td><td> No </td><td> v_acx_sc_GPIO_H_IOB1_GLB_SER_GEN_CLK </td><td> 10 </td></tr>
<tr>
<td> mcio_vio_out[3] </td><td> OUT </td><td> mcio_vio_out[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_05[0] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile5.sg.slc0.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[2] </td><td> OUT </td><td> mcio_vio_out[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_04[20] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc20.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[1] </td><td> OUT </td><td> mcio_vio_out[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_04[12] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc12.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_out[0] </td><td> OUT </td><td> mcio_vio_out[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_04[4] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile4.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[3] </td><td> OUT </td><td> mcio_vio_oe[3]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[11] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc11.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[2] </td><td> OUT </td><td> mcio_vio_oe[2]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[10] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc10.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[1] </td><td> OUT </td><td> mcio_vio_oe[1]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[9] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc9.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_oe[0] </td><td> OUT </td><td> mcio_vio_oe[0]_opin </td><td> Fixed </td><td> o_user_10_00_lut_03[8] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile3.sg.slc8.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_vio_45_10_clk </td><td> IN </td><td> mcio_vio_45_10_clk_ipin </td><td> Fixed </td><td> i_user_10_00_mt_00[1] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_minitrunk.clk_ipin[1] </td><td> No </td><td> mcio_vio_45_10_clk </td><td> 10 </td></tr>
<tr>
<td> mcio_oe1_l </td><td> OUT </td><td> mcio_oe1_l_opin </td><td> Fixed </td><td> o_user_10_00_lut_01[14] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc14.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_oe1_l_oe </td><td> OUT </td><td> mcio_oe1_l_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[4] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc4.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_oe_45_l </td><td> OUT </td><td> mcio_oe_45_l_opin </td><td> Fixed </td><td> o_user_10_00_lut_01[22] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc22.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_oe_45_l_oe </td><td> OUT </td><td> mcio_oe_45_l_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[5] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc5.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_scl_oe </td><td> OUT </td><td> mcio_scl_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[2] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc2.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_scl_out </td><td> OUT </td><td> mcio_scl_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[26] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc26.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_sda_oe </td><td> OUT </td><td> mcio_sda_oe_opin </td><td> Fixed </td><td> o_user_10_00_lut_00[3] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile0.sg.slc3.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> mcio_sda_out </td><td> OUT </td><td> mcio_sda_out_opin </td><td> Fixed </td><td> o_user_10_00_lut_01[6] </td><td> u_ic_south.u_ic_ns_lc08.u_ic_ns_luttile1.sg.slc6.opin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_nw_2_ref0_312p5_clk </td><td> IN </td><td> pll_nw_2_ref0_312p5_clk_ipin </td><td> Fixed </td><td> i_user_06_09_trunk_00[0] </td><td> u_ic_north.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[0] </td><td> No </td><td> pll_nw_2_ref0_312p5_clk </td><td> 312.5 </td></tr>
<tr>
<td> vp_pll_nw_2_lock </td><td> IN </td><td> vp_pll_nw_2_lock_ipin </td><td> Fixed </td><td> i_user_00_08_lut_17[2] </td><td> u_ic_west.u_ic_ew_lc07.u_ic_ew_luttile17.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
<tr>
<td> pll_sw_2_ref1_312p5_clk </td><td> IN </td><td> pll_sw_2_ref1_312p5_clk_ipin </td><td> Fixed </td><td> i_user_06_00_trunk_00[3] </td><td> u_ic_south.u_ic_ns_tc0.u_ic_ns_trunktile.gclk_ipin[3] </td><td> No </td><td> pll_sw_2_ref1_312p5_clk </td><td> 312.5 </td></tr>
<tr>
<td> vp_pll_sw_2_lock </td><td> IN </td><td> vp_pll_sw_2_lock_ipin </td><td> Fixed </td><td> i_user_00_01_lut_17[2] </td><td> u_ic_west.u_ic_ew_lc00.u_ic_ew_luttile17.sg.slc2.ipin </td><td> No </td><td> --- </td><td> --- </td></tr>
</table>
</body></html>
