<!doctype html>
<html lang="en">
<head>
<meta charset="utf-8">
<meta name="viewport" content="width=device-width, initial-scale=1, minimum-scale=1" />
<meta name="generator" content="pdoc 0.10.0" />
<title>circuitsim.simulation API documentation</title>
<meta name="description" content="High-level simulation API." />
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/sanitize.min.css" integrity="sha256-PK9q560IAAa6WVRRh76LtCaI8pjTJ2z11v0miyNNjrs=" crossorigin>
<link rel="preload stylesheet" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/10up-sanitize.css/11.0.1/typography.min.css" integrity="sha256-7l/o7C8jubJiy74VsKTidCy1yBkRtiUGbVkYBylBqUg=" crossorigin>
<link rel="stylesheet preload" as="style" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/styles/github.min.css" crossorigin>
<style>:root{--highlight-color:#fe9}.flex{display:flex !important}body{line-height:1.5em}#content{padding:20px}#sidebar{padding:30px;overflow:hidden}#sidebar > *:last-child{margin-bottom:2cm}.http-server-breadcrumbs{font-size:130%;margin:0 0 15px 0}#footer{font-size:.75em;padding:5px 30px;border-top:1px solid #ddd;text-align:right}#footer p{margin:0 0 0 1em;display:inline-block}#footer p:last-child{margin-right:30px}h1,h2,h3,h4,h5{font-weight:300}h1{font-size:2.5em;line-height:1.1em}h2{font-size:1.75em;margin:1em 0 .50em 0}h3{font-size:1.4em;margin:25px 0 10px 0}h4{margin:0;font-size:105%}h1:target,h2:target,h3:target,h4:target,h5:target,h6:target{background:var(--highlight-color);padding:.2em 0}a{color:#058;text-decoration:none;transition:color .3s ease-in-out}a:hover{color:#e82}.title code{font-weight:bold}h2[id^="header-"]{margin-top:2em}.ident{color:#900}pre code{background:#f8f8f8;font-size:.8em;line-height:1.4em}code{background:#f2f2f1;padding:1px 4px;overflow-wrap:break-word}h1 code{background:transparent}pre{background:#f8f8f8;border:0;border-top:1px solid #ccc;border-bottom:1px solid #ccc;margin:1em 0;padding:1ex}#http-server-module-list{display:flex;flex-flow:column}#http-server-module-list div{display:flex}#http-server-module-list dt{min-width:10%}#http-server-module-list p{margin-top:0}.toc ul,#index{list-style-type:none;margin:0;padding:0}#index code{background:transparent}#index h3{border-bottom:1px solid #ddd}#index ul{padding:0}#index h4{margin-top:.6em;font-weight:bold}@media (min-width:200ex){#index .two-column{column-count:2}}@media (min-width:300ex){#index .two-column{column-count:3}}dl{margin-bottom:2em}dl dl:last-child{margin-bottom:4em}dd{margin:0 0 1em 3em}#header-classes + dl > dd{margin-bottom:3em}dd dd{margin-left:2em}dd p{margin:10px 0}.name{background:#eee;font-weight:bold;font-size:.85em;padding:5px 10px;display:inline-block;min-width:40%}.name:hover{background:#e0e0e0}dt:target .name{background:var(--highlight-color)}.name > span:first-child{white-space:nowrap}.name.class > span:nth-child(2){margin-left:.4em}.inherited{color:#999;border-left:5px solid #eee;padding-left:1em}.inheritance em{font-style:normal;font-weight:bold}.desc h2{font-weight:400;font-size:1.25em}.desc h3{font-size:1em}.desc dt code{background:inherit}.source summary,.git-link-div{color:#666;text-align:right;font-weight:400;font-size:.8em;text-transform:uppercase}.source summary > *{white-space:nowrap;cursor:pointer}.git-link{color:inherit;margin-left:1em}.source pre{max-height:500px;overflow:auto;margin:0}.source pre code{font-size:12px;overflow:visible}.hlist{list-style:none}.hlist li{display:inline}.hlist li:after{content:',\2002'}.hlist li:last-child:after{content:none}.hlist .hlist{display:inline;padding-left:1em}img{max-width:100%}td{padding:0 .5em}.admonition{padding:.1em .5em;margin-bottom:1em}.admonition-title{font-weight:bold}.admonition.note,.admonition.info,.admonition.important{background:#aef}.admonition.todo,.admonition.versionadded,.admonition.tip,.admonition.hint{background:#dfd}.admonition.warning,.admonition.versionchanged,.admonition.deprecated{background:#fd4}.admonition.error,.admonition.danger,.admonition.caution{background:lightpink}</style>
<style media="screen and (min-width: 700px)">@media screen and (min-width:700px){#sidebar{width:30%;height:100vh;overflow:auto;position:sticky;top:0}#content{width:70%;max-width:100ch;padding:3em 4em;border-left:1px solid #ddd}pre code{font-size:1em}.item .name{font-size:1em}main{display:flex;flex-direction:row-reverse;justify-content:flex-end}.toc ul ul,#index ul{padding-left:1.5em}.toc > ul > li{margin-top:.5em}}</style>
<style media="print">@media print{#sidebar h1{page-break-before:always}.source{display:none}}@media print{*{background:transparent !important;color:#000 !important;box-shadow:none !important;text-shadow:none !important}a[href]:after{content:" (" attr(href) ")";font-size:90%}a[href][title]:after{content:none}abbr[title]:after{content:" (" attr(title) ")"}.ir a:after,a[href^="javascript:"]:after,a[href^="#"]:after{content:""}pre,blockquote{border:1px solid #999;page-break-inside:avoid}thead{display:table-header-group}tr,img{page-break-inside:avoid}img{max-width:100% !important}@page{margin:0.5cm}p,h2,h3{orphans:3;widows:3}h1,h2,h3,h4,h5,h6{page-break-after:avoid}}</style>
<script defer src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.18.1/highlight.min.js" integrity="sha256-eOgo0OtLL4cdq7RdwRUiGKLX9XsIJ7nGhWEKbohmVAQ=" crossorigin></script>
<script>window.addEventListener('DOMContentLoaded', () => hljs.initHighlighting())</script>
</head>
<body>
<main>
<article id="content">
<header>
<h1 class="title">Module <code>circuitsim.simulation</code></h1>
</header>
<section id="section-intro">
<p>High-level simulation API.</p>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">&#34;&#34;&#34;High-level simulation API.&#34;&#34;&#34;
import tempfile
from pathlib import Path

import circuitgraph as cg
from natsort import natsorted

from circuitsim.codegen import generate_testbench
from circuitsim.simulators import (
    available_simulators,
    compile_simulator,
    execute_simulator,
    parse_simulation_output,
)


class CircuitSimulator:
    &#34;&#34;&#34;Class for circuit simulation.&#34;&#34;&#34;

    def __init__(self, ckt, working_dir=None, simulator=&#34;iverilog&#34;):
        &#34;&#34;&#34;
        Create new simulator.

        Parameters
        ----------
        ckt: circuitgraph.Circuit
                The circuit to simulate.
        working_dir: str or pathlib.Path
                The directory to write simulation files to. If `None`, a
                temporary directory will be used.
        simulator: str
                The simulator to use. One of [&#39;iverilog&#39;, &#39;verilator&#39;, &#39;vcs&#39;].

        &#34;&#34;&#34;
        if simulator not in available_simulators:
            raise ValueError(
                f&#34;Invalid simulator &#39;{simulator}&#39;. Must be one of &#34;
                f&#34;{available_simulators}.&#34;
            )
        if ckt.is_cyclic():
            raise ValueError(&#34;Cannot simulate cyclic circuit&#34;)
        self.simulator = simulator
        self.ckt = ckt
        if working_dir is None:
            self.temp_dir = tempfile.TemporaryDirectory(
                prefix=f&#34;circuitsim_{ckt.name}_&#34;
            )
            self.working_dir = Path(self.temp_dir.name)
        else:
            self.temp_dir = None
            self.working_dir = Path(working_dir)
            self.working_dir.mkdir(exist_ok=True)
        self.inputs = natsorted(list(ckt.inputs()))
        self.outputs = natsorted(list(ckt.outputs()))
        self._initialized = False

    def __del__(self):
        &#34;&#34;&#34;Remove temporary directory if necessary.&#34;&#34;&#34;
        if self.temp_dir:
            self.temp_dir.cleanup()

    def _initialize_simulator(self):
        generate_testbench(
            self.working_dir, self.ckt.name, self.inputs, self.outputs, self.simulator
        )
        cg.to_file(self.ckt, self.working_dir / f&#34;{self.ckt.name}.v&#34;)
        netlists = [self.working_dir / &#34;tb.v&#34;, self.working_dir / f&#34;{self.ckt.name}.v&#34;]
        compile_simulator(self.simulator, netlists, self.working_dir)
        self._initialized = True

    def simulate(self, vectors, num_processes=1, allow_x=False):
        &#34;&#34;&#34;
        Execute the simulator on a list of vectors.

        Parameters
        ----------
        vectors: list of dict of str:bool
                The vectors to simulate. Each vector is represented as a
                dictionary mapping an input to a logical value.
        num_process: int
                The number of simulation processes to run. Specifying a
                number more than 1 will cause multiple simulations to be
                executed in parallel.
        allow_x: bool
                If True, the inputs/outputs can contain &#34;don&#39;t care&#34; or &#34;x&#34;
                values in addition to 0 and 1. Specify an don&#39;t care value
                for an input by setting it to &#34;x&#34;. The outputs will then be
                returned as a dict of str:str, where each output is either
                &#34;0&#34;, &#34;1&#34;, or &#34;x&#34;.

        Returns
        -------
        list of dict of str:bool or str:str
                The simulation outputs. Each vector is represented as a
                dictionary mapping an output to a logical value. If `allow_x`
                is True, then instead of logic values, each output will be
                mapped to either &#34;0&#34;, &#34;1&#34;, or &#34;x&#34;.

        &#34;&#34;&#34;
        if not self._initialized:
            self._initialize_simulator()
        if self.simulator == &#34;verilator&#34; and allow_x:
            raise ValueError(&#34;Cannot use x-based simulation with verilator&#34;)
        execute_simulator(
            self.simulator,
            self.inputs,
            vectors,
            self.working_dir,
            num_processes,
            allow_x=allow_x,
        )
        return parse_simulation_output(
            self.working_dir, self.outputs, num_processes, allow_x=allow_x
        )</code></pre>
</details>
</section>
<section>
</section>
<section>
</section>
<section>
</section>
<section>
<h2 class="section-title" id="header-classes">Classes</h2>
<dl>
<dt id="circuitsim.simulation.CircuitSimulator"><code class="flex name class">
<span>class <span class="ident">CircuitSimulator</span></span>
<span>(</span><span>ckt, working_dir=None, simulator='iverilog')</span>
</code></dt>
<dd>
<div class="desc"><p>Class for circuit simulation.</p>
<p>Create new simulator.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>ckt</code></strong> :&ensp;<code>circuitgraph.Circuit</code></dt>
<dd>The circuit to simulate.</dd>
<dt><strong><code>working_dir</code></strong> :&ensp;<code>str</code> or <code>pathlib.Path</code></dt>
<dd>The directory to write simulation files to. If <code>None</code>, a
temporary directory will be used.</dd>
<dt><strong><code>simulator</code></strong> :&ensp;<code>str</code></dt>
<dd>The simulator to use. One of ['iverilog', 'verilator', 'vcs'].</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">class CircuitSimulator:
    &#34;&#34;&#34;Class for circuit simulation.&#34;&#34;&#34;

    def __init__(self, ckt, working_dir=None, simulator=&#34;iverilog&#34;):
        &#34;&#34;&#34;
        Create new simulator.

        Parameters
        ----------
        ckt: circuitgraph.Circuit
                The circuit to simulate.
        working_dir: str or pathlib.Path
                The directory to write simulation files to. If `None`, a
                temporary directory will be used.
        simulator: str
                The simulator to use. One of [&#39;iverilog&#39;, &#39;verilator&#39;, &#39;vcs&#39;].

        &#34;&#34;&#34;
        if simulator not in available_simulators:
            raise ValueError(
                f&#34;Invalid simulator &#39;{simulator}&#39;. Must be one of &#34;
                f&#34;{available_simulators}.&#34;
            )
        if ckt.is_cyclic():
            raise ValueError(&#34;Cannot simulate cyclic circuit&#34;)
        self.simulator = simulator
        self.ckt = ckt
        if working_dir is None:
            self.temp_dir = tempfile.TemporaryDirectory(
                prefix=f&#34;circuitsim_{ckt.name}_&#34;
            )
            self.working_dir = Path(self.temp_dir.name)
        else:
            self.temp_dir = None
            self.working_dir = Path(working_dir)
            self.working_dir.mkdir(exist_ok=True)
        self.inputs = natsorted(list(ckt.inputs()))
        self.outputs = natsorted(list(ckt.outputs()))
        self._initialized = False

    def __del__(self):
        &#34;&#34;&#34;Remove temporary directory if necessary.&#34;&#34;&#34;
        if self.temp_dir:
            self.temp_dir.cleanup()

    def _initialize_simulator(self):
        generate_testbench(
            self.working_dir, self.ckt.name, self.inputs, self.outputs, self.simulator
        )
        cg.to_file(self.ckt, self.working_dir / f&#34;{self.ckt.name}.v&#34;)
        netlists = [self.working_dir / &#34;tb.v&#34;, self.working_dir / f&#34;{self.ckt.name}.v&#34;]
        compile_simulator(self.simulator, netlists, self.working_dir)
        self._initialized = True

    def simulate(self, vectors, num_processes=1, allow_x=False):
        &#34;&#34;&#34;
        Execute the simulator on a list of vectors.

        Parameters
        ----------
        vectors: list of dict of str:bool
                The vectors to simulate. Each vector is represented as a
                dictionary mapping an input to a logical value.
        num_process: int
                The number of simulation processes to run. Specifying a
                number more than 1 will cause multiple simulations to be
                executed in parallel.
        allow_x: bool
                If True, the inputs/outputs can contain &#34;don&#39;t care&#34; or &#34;x&#34;
                values in addition to 0 and 1. Specify an don&#39;t care value
                for an input by setting it to &#34;x&#34;. The outputs will then be
                returned as a dict of str:str, where each output is either
                &#34;0&#34;, &#34;1&#34;, or &#34;x&#34;.

        Returns
        -------
        list of dict of str:bool or str:str
                The simulation outputs. Each vector is represented as a
                dictionary mapping an output to a logical value. If `allow_x`
                is True, then instead of logic values, each output will be
                mapped to either &#34;0&#34;, &#34;1&#34;, or &#34;x&#34;.

        &#34;&#34;&#34;
        if not self._initialized:
            self._initialize_simulator()
        if self.simulator == &#34;verilator&#34; and allow_x:
            raise ValueError(&#34;Cannot use x-based simulation with verilator&#34;)
        execute_simulator(
            self.simulator,
            self.inputs,
            vectors,
            self.working_dir,
            num_processes,
            allow_x=allow_x,
        )
        return parse_simulation_output(
            self.working_dir, self.outputs, num_processes, allow_x=allow_x
        )</code></pre>
</details>
<h3>Methods</h3>
<dl>
<dt id="circuitsim.simulation.CircuitSimulator.simulate"><code class="name flex">
<span>def <span class="ident">simulate</span></span>(<span>self, vectors, num_processes=1, allow_x=False)</span>
</code></dt>
<dd>
<div class="desc"><p>Execute the simulator on a list of vectors.</p>
<h2 id="parameters">Parameters</h2>
<dl>
<dt><strong><code>vectors</code></strong> :&ensp;<code>list</code> of <code>dict</code> of <code>str:bool</code></dt>
<dd>The vectors to simulate. Each vector is represented as a
dictionary mapping an input to a logical value.</dd>
<dt><strong><code>num_process</code></strong> :&ensp;<code>int</code></dt>
<dd>The number of simulation processes to run. Specifying a
number more than 1 will cause multiple simulations to be
executed in parallel.</dd>
<dt><strong><code>allow_x</code></strong> :&ensp;<code>bool</code></dt>
<dd>If True, the inputs/outputs can contain "don't care" or "x"
values in addition to 0 and 1. Specify an don't care value
for an input by setting it to "x". The outputs will then be
returned as a dict of str:str, where each output is either
"0", "1", or "x".</dd>
</dl>
<h2 id="returns">Returns</h2>
<dl>
<dt><code>list</code> of <code>dict</code> of <code>str:bool</code> or <code>str:str</code></dt>
<dd>The simulation outputs. Each vector is represented as a
dictionary mapping an output to a logical value. If <code>allow_x</code>
is True, then instead of logic values, each output will be
mapped to either "0", "1", or "x".</dd>
</dl></div>
<details class="source">
<summary>
<span>Expand source code</span>
</summary>
<pre><code class="python">def simulate(self, vectors, num_processes=1, allow_x=False):
    &#34;&#34;&#34;
    Execute the simulator on a list of vectors.

    Parameters
    ----------
    vectors: list of dict of str:bool
            The vectors to simulate. Each vector is represented as a
            dictionary mapping an input to a logical value.
    num_process: int
            The number of simulation processes to run. Specifying a
            number more than 1 will cause multiple simulations to be
            executed in parallel.
    allow_x: bool
            If True, the inputs/outputs can contain &#34;don&#39;t care&#34; or &#34;x&#34;
            values in addition to 0 and 1. Specify an don&#39;t care value
            for an input by setting it to &#34;x&#34;. The outputs will then be
            returned as a dict of str:str, where each output is either
            &#34;0&#34;, &#34;1&#34;, or &#34;x&#34;.

    Returns
    -------
    list of dict of str:bool or str:str
            The simulation outputs. Each vector is represented as a
            dictionary mapping an output to a logical value. If `allow_x`
            is True, then instead of logic values, each output will be
            mapped to either &#34;0&#34;, &#34;1&#34;, or &#34;x&#34;.

    &#34;&#34;&#34;
    if not self._initialized:
        self._initialize_simulator()
    if self.simulator == &#34;verilator&#34; and allow_x:
        raise ValueError(&#34;Cannot use x-based simulation with verilator&#34;)
    execute_simulator(
        self.simulator,
        self.inputs,
        vectors,
        self.working_dir,
        num_processes,
        allow_x=allow_x,
    )
    return parse_simulation_output(
        self.working_dir, self.outputs, num_processes, allow_x=allow_x
    )</code></pre>
</details>
</dd>
</dl>
</dd>
</dl>
</section>
</article>
<nav id="sidebar">
<h1>Index</h1>
<div class="toc">
<ul></ul>
</div>
<ul id="index">
<li><h3>Super-module</h3>
<ul>
<li><code><a title="circuitsim" href="index.html">circuitsim</a></code></li>
</ul>
</li>
<li><h3><a href="#header-classes">Classes</a></h3>
<ul>
<li>
<h4><code><a title="circuitsim.simulation.CircuitSimulator" href="#circuitsim.simulation.CircuitSimulator">CircuitSimulator</a></code></h4>
<ul class="">
<li><code><a title="circuitsim.simulation.CircuitSimulator.simulate" href="#circuitsim.simulation.CircuitSimulator.simulate">simulate</a></code></li>
</ul>
</li>
</ul>
</li>
</ul>
</nav>
</main>
<footer id="footer">
<p>Generated by <a href="https://pdoc3.github.io/pdoc"><cite>pdoc</cite> 0.10.0</a>.</p>
</footer>
</body>
</html>