Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Wed Dec 16 15:33:08 2020
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1127.19.1.el7.x86_64) (1core*14cpus*27physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (32761648KB)
OS:      Red Hat Enterprise Linux Server release 7.8 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (10 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {A_input_register.vhd}
@file(syn2.tcl) 13: read_hdl -vhdl {adder_hold_register.vhd}
@file(syn2.tcl) 14: read_hdl -vhdl {alu.vhd}
@file(syn2.tcl) 15: read_hdl -vhdl {alu_logic.vhd}
@file(syn2.tcl) 16: read_hdl -vhdl {B_input_register.vhd}
@file(syn2.tcl) 17: read_hdl -vhdl {8_bit_adder.vhd}
@file(syn2.tcl) 18: read_hdl -vhdl {8_bit_and.vhd}
@file(syn2.tcl) 19: read_hdl -vhdl {8_bit_or.vhd}
@file(syn2.tcl) 20: read_hdl -vhdl {8_bit_shift.vhd}
@file(syn2.tcl) 21: read_hdl -vhdl {8_bit_xor.vhd}
@file(syn2.tcl) 22: read_hdl -vhdl {register_8bit.vhd}
@file(syn2.tcl) 23: read_hdl -vhdl {register_8bit_behaviour_cfg.vhd}
@file(syn2.tcl) 24: read_hdl -vhdl {eight_bit_shift_behaviour_cfg.vhd}
@file(syn2.tcl) 25: read_hdl -vhdl {eight_bit_and_behavioural_cfg.vhd}
@file(syn2.tcl) 26: read_hdl -vhdl {eight_bit_xor_behavioural_cfg.vhd}
@file(syn2.tcl) 27: read_hdl -vhdl {eight_bit_or_behavioural_cfg.vhd}
@file(syn2.tcl) 28: read_hdl -vhdl {eight_bit_adder_behaviour_cfg.vhd}
@file(syn2.tcl) 29: read_hdl -vhdl {adder_hold_register_arch_cfg.vhd}
@file(syn2.tcl) 30: read_hdl -vhdl {a_input_register_strucutural_cfg.vhd}
@file(syn2.tcl) 31: read_hdl -vhdl {b_input_register_structural_cfg.vhd}
@file(syn2.tcl) 32: read_hdl -vhdl {alu_logic_structural_cfg.vhd}
@file(syn2.tcl) 33: read_hdl -vhdl {alu_structural_cfg.vhd}
@file(syn2.tcl) 36: elaborate alu_structural_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'alu' from file '../../../VHDL/alu.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'alu'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'alu_logic'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'eight_bit_adder'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'eight_bit_or'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'eight_bit_xor'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behavioural' for entity 'eight_bit_and'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'eight_bit_shift'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'eight_bit_pass' in file '../../../VHDL/alu_logic.vhd' on line 73.
        : A logic abstract is an unresolved reference with defined port names and directions. It is inferred from an empty Verilog or VHDL design, or when the 'black_box' pragma or 'blackbox' hdl_arch attribute is specified. Use '::legacy::set_attribute init_blackbox_for_undefined false /' to treat an empty module as a defined module.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'eight_bit_pass' for entity 'eight_bit_pass'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'o_shift' in module 'alu_logic' in file '../../../VHDL/alu_logic.vhd' on line 81, column 3.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'structural' for entity 'B_input_register'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'behaviour' for entity 'register_8bit'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'strucutural' for entity 'A_input_register'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'arch' for entity 'adder_hold_register'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'overflow' in module 'eight_bit_adder' in file '../../../VHDL/8_bit_adder.vhd' on line 16, column 5.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'o_pass' in module 'alu_logic'.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'hc' in module 'alu_logic' in file '../../../VHDL/alu_logic.vhd' on line 23, column 5.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'alu'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            13             14                                      elaborate
@file(syn2.tcl) 41: dc::create_clock -name clk -period 30 -waveform {0 15} [dc::get_ports clk]
@file(syn2.tcl) 42: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 43: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 44: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 45: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 48: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'alu' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'alu'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'alu'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_22'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_22'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_21'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_21'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'alu'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'alu' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'alu' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 14 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   871 ps
Target path end-point (Port: alu/acr)

Multi-threaded Technology Mapping (8 threads, 8 of 14 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 4237        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               871    25808             30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   569 ps
Target path end-point (Port: alu/acr)

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                4230        0 

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk               569    25808             30000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'alu'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'alu' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  3747        0         0         0        0
 const_prop                 3747        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.00
       area_down         5  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  3747        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area        11  (        0 /       11 )  0.00
       area_down         5  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'alu'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             3              2            0.0 ps        25807.7 ps  synthesize
@file(syn2.tcl) 53: ungroup -all -flat
Warning : Cannot ungroup an instance. [UTUI-102]
        : '/designs/alu/instances_hier/alu_logicmap/instances_hier/PASS' is an unresolved reference.
@file(syn2.tcl) 54: insert_tiehilo_cells
Info    : Connecting constant net to TIELO/TIEHI cells. [UTUI-207]
        : Connecting all 1'b0 in module design:alu.
  Setting attribute of design 'alu': 'pias_in_map' = false
@file(syn2.tcl) 55: write_hdl -mapped > ../out/alu.v
Warning : Detected a logic abstract in the design. [VRO-14]
        : The name of the logic abstract module is 'eight_bit_pass'.
        : A logic abstract is an unresolved reference with defined port names and directions. By default, such modules are written in the netlist. Use '::legacy::set_attribute write_vlog_empty_module_for_logic_abstract false /' to prevent writing empty modules in the netlist for a logic abstract.
@file(syn2.tcl) 56: write_sdf > ../out/alu.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : No delay description exists for cell. [WSDF-201]
        : Cell tie_0_cell.
        : Cell could be a loop breaker or its inputs could be driven by constants.
@file(syn2.tcl) 57: write_sdc > ../out/alu.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn2.tcl) 59: report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 16 2020  03:33:25 pm
  Module:                 alu
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: MET (25808 ps) Late External Delay Assertion at pin acr
          Group: clk
     Startpoint: (R) B_REGISTER_l1_q_reg[0]/CP
          Clock: (R) clk
       Endpoint: (F) acr
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   30000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   30000            0     
                                              
      Output Delay:-     500                  
     Required Time:=   29500                  
      Launch Clock:-       0                  
         Data Path:-    3692                  
             Slack:=   25808                  

#-------------------------------------------------------------------------------------------------
#       Timing Point        Flags    Arc   Edge      Cell       Fanout  Load  Trans Delay Arrival 
#                                                                       (fF)   (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  B_REGISTER_l1_q_reg[0]/CP -       -      R     (arrival)          16      -     0     -       0 
  B_REGISTER_l1_q_reg[0]/Q  -       CP->Q  R     EDFKCNQD1BWP7T      5   16.0   163   387     387 
  alu_logicmap_g1819/ZN     -       A1->ZN F     ND2D1BWP7T          4   10.4   114   106     493 
  alu_logicmap_g1793/ZN     -       A2->ZN R     OAI21D0BWP7T        2   13.4   547   372     865 
  alu_logicmap_g1784/ZN     -       A->ZN  F     MAOI222D1BWP7T      3    7.2   239   214    1079 
  alu_logicmap_g1777/ZN     -       A1->ZN R     OAI21D0BWP7T        3   13.4   547   379    1458 
  alu_logicmap_g1767/ZN     -       A->ZN  F     MAOI222D1BWP7T      3    7.2   239   214    1673 
  alu_logicmap_g1761/ZN     -       A1->ZN R     OAI21D0BWP7T        3   13.4   547   379    2052 
  alu_logicmap_g1757/ZN     -       A->ZN  F     MAOI222D1BWP7T      3    7.4   240   216    2267 
  alu_logicmap_g1756/ZN     -       B->ZN  R     OAI21D0BWP7T        1   16.0   629   278    2546 
  alu_logicmap_g1752/ZN     -       A1->ZN F     ND2D4BWP7T          1 1000.0  1711  1146    3692 
  acr                       <<<     -      F     (port)              -      -     -     0    3692 
#-------------------------------------------------------------------------------------------------

@file(syn2.tcl) 60: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Dec 16 2020  03:33:25 pm
  Module:                 alu
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                    
     Gate       Instances    Area        Library      
------------------------------------------------------
AN2D1BWP7T              8    87.808    tcb018gbwp7twc 
AN3D0BWP7T              1    13.171    tcb018gbwp7twc 
AN4D1BWP7T              1    15.366    tcb018gbwp7twc 
AO221D0BWP7T           16   316.109    tcb018gbwp7twc 
AO22D0BWP7T             8   140.493    tcb018gbwp7twc 
AOI21D0BWP7T            1    10.976    tcb018gbwp7twc 
AOI22D0BWP7T            5    65.856    tcb018gbwp7twc 
BUFTD4BWP7T            16   491.725    tcb018gbwp7twc 
CKAN2D1BWP7T            1    10.976    tcb018gbwp7twc 
CKND1BWP7T              1     6.586    tcb018gbwp7twc 
CKND2D1BWP7T            2    17.562    tcb018gbwp7twc 
CKXOR2D0BWP7T           6   118.541    tcb018gbwp7twc 
EDFKCNQD1BWP7T         24  1422.490    tcb018gbwp7twc 
IIND4D0BWP7T            2    39.514    tcb018gbwp7twc 
IINR4D0BWP7T            2    39.514    tcb018gbwp7twc 
IND3D0BWP7T             1    13.171    tcb018gbwp7twc 
IND4D0BWP7T             2    30.733    tcb018gbwp7twc 
INR3D0BWP7T             3    46.099    tcb018gbwp7twc 
INVD1BWP7T              6    39.514    tcb018gbwp7twc 
IOA21D0BWP7T            1    13.171    tcb018gbwp7twc 
MAOI222D1BWP7T          3    52.685    tcb018gbwp7twc 
MAOI22D0BWP7T           8   122.931    tcb018gbwp7twc 
MOAI22D0BWP7T           8   122.931    tcb018gbwp7twc 
ND2D0BWP7T              5    43.904    tcb018gbwp7twc 
ND2D1BWP7T              2    17.562    tcb018gbwp7twc 
ND2D4BWP7T              1    26.342    tcb018gbwp7twc 
NR2D0BWP7T              5    43.904    tcb018gbwp7twc 
NR2D1BWP7T              2    17.562    tcb018gbwp7twc 
NR3D0BWP7T              2    21.952    tcb018gbwp7twc 
OAI211D0BWP7T           1    13.171    tcb018gbwp7twc 
OAI21D0BWP7T            4    43.904    tcb018gbwp7twc 
OAI221D0BWP7T           7   122.931    tcb018gbwp7twc 
OR2D0BWP7T              8    87.808    tcb018gbwp7twc 
OR2D1BWP7T              1    10.976    tcb018gbwp7twc 
TIELBWP7T               1     6.586    tcb018gbwp7twc 
XNR2D1BWP7T             3    59.270    tcb018gbwp7twc 
------------------------------------------------------
total                 168  3753.792                   


                                         
     Type      Instances   Area   Area % 
-----------------------------------------
sequential            24 1422.490   37.9 
inverter               7   46.099    1.2 
tristate              16  491.725   13.1 
logic_abstract         1    0.000    0.0 
logic                121 1793.478   47.8 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                169 3753.792  100.0 

@file(syn2.tcl) 62: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 1164 days old.
Normal exit.
