Analysis & Synthesis report for HDMI
Sat Apr  9 18:59:11 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |AV_Top|dft:dft_0|state
 12. State Machine - |AV_Top|dft:dft_0|adcinterface:comb_3|state
 13. Registers Removed During Synthesis
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for Top-level Entity: |AV_Top
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: dft:dft_0
 22. Parameter Settings for User Entity Instance: dft:dft_0|sqrt:sqrt_0
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "dft:dft_0|sqrt:sqrt_0"
 26. Port Connectivity Checks: "dft:dft_0"
 27. Port Connectivity Checks: "HDMI:HDMI_0|TMDS_encoder:encode_Green"
 28. Port Connectivity Checks: "HDMI:HDMI_0|TMDS_encoder:encode_Red"
 29. Port Connectivity Checks: "HDMI:HDMI_0|pll_two:pll_two_0"
 30. Signal Tap Logic Analyzer Settings
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Connections to In-System Debugging Instance "auto_signaltap_0"
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr  9 18:59:11 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; HDMI                                        ;
; Top-level Entity Name           ; AV_Top                                      ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 771                                         ;
; Total pins                      ; 17                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 384                                         ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; AV_Top             ; HDMI               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-10        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+
; HDMI.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv                                                            ;             ;
; AV_Top.sv                                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv                                                          ;             ;
; adcinterface.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/adcinterface.sv                                                    ;             ;
; sqrt.sv                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/sqrt.sv                                                            ;             ;
; dft.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv                                                             ;             ;
; TMDS_encoder.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/TMDS_encoder.sv                                                    ;             ;
; outDifSigBuf.sv                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/outDifSigBuf.sv                                                    ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf                                                        ;             ;
; aglobal211.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                 ;             ;
; db/lab1clk_altpll.v                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll.v                                                ;             ;
; db/lab1clk_altpll1.v                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll1.v                                               ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffeea.inc                                                        ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                                      ;             ;
; db/altsyncram_c884.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/altsyncram_c884.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.tdf                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/others/maxplus2/memmodes.inc                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_hdffe.inc                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.inc                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muxlut.inc                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                                      ;             ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/declut.inc                                                        ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc                                                   ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cmpconst.inc                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc                                                   ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                           ;             ;
; db/cntr_b7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_b7i.tdf                                                    ;             ;
; db/cmpr_a9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cmpr_a9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_hub.vhd                                                       ; altera_sld  ;
; db/ip/sldb9a6ba4f/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                  ;             ;
; HDMI_test.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; HDMI_test.sv                                                                                                             ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 495                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 726                      ;
;     -- 7 input functions                    ; 3                        ;
;     -- 6 input functions                    ; 90                       ;
;     -- 5 input functions                    ; 102                      ;
;     -- 4 input functions                    ; 67                       ;
;     -- <=3 input functions                  ; 464                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 771                      ;
;                                             ;                          ;
; I/O pins                                    ; 17                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 384                      ;
;                                             ;                          ;
; Total DSP Blocks                            ; 4                        ;
;                                             ;                          ;
; Total PLLs                                  ; 2                        ;
;     -- PLLs                                 ; 2                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 300                      ;
; Total fan-out                               ; 5566                     ;
; Average fan-out                             ; 3.59                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |AV_Top                                                                                                                                 ; 726 (12)            ; 771 (15)                  ; 384               ; 4          ; 17   ; 0            ; |AV_Top                                                                                                                                                                                                                                                                                                                                            ; AV_Top                            ; work         ;
;    |HDMI:HDMI_0|                                                                                                                        ; 117 (61)            ; 101 (68)                  ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0                                                                                                                                                                                                                                                                                                                                ; HDMI                              ; work         ;
;       |TMDS_encoder:encode_Blue|                                                                                                        ; 18 (18)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0|TMDS_encoder:encode_Blue                                                                                                                                                                                                                                                                                                       ; TMDS_encoder                      ; work         ;
;       |TMDS_encoder:encode_Green|                                                                                                       ; 19 (19)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0|TMDS_encoder:encode_Green                                                                                                                                                                                                                                                                                                      ; TMDS_encoder                      ; work         ;
;       |TMDS_encoder:encode_Red|                                                                                                         ; 19 (19)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0|TMDS_encoder:encode_Red                                                                                                                                                                                                                                                                                                        ; TMDS_encoder                      ; work         ;
;       |pll_two:pll_two_0|                                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0|pll_two:pll_two_0                                                                                                                                                                                                                                                                                                              ; pll_two                           ; work         ;
;          |altpll:altpll_component|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component                                                                                                                                                                                                                                                                                      ; altpll                            ; work         ;
;             |lab1clk_altpll1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component|lab1clk_altpll1:auto_generated                                                                                                                                                                                                                                                       ; lab1clk_altpll1                   ; work         ;
;    |dft:dft_0|                                                                                                                          ; 298 (225)           ; 260 (122)                 ; 0                 ; 4          ; 0    ; 0            ; |AV_Top|dft:dft_0                                                                                                                                                                                                                                                                                                                                  ; dft                               ; work         ;
;       |adcinterface:comb_3|                                                                                                             ; 28 (28)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|dft:dft_0|adcinterface:comb_3                                                                                                                                                                                                                                                                                                              ; adcinterface                      ; work         ;
;       |sqrt:sqrt_0|                                                                                                                     ; 45 (45)             ; 104 (104)                 ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|dft:dft_0|sqrt:sqrt_0                                                                                                                                                                                                                                                                                                                      ; sqrt                              ; work         ;
;    |pll:pll0|                                                                                                                           ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|pll:pll0                                                                                                                                                                                                                                                                                                                                   ; pll                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|pll:pll0|altpll:altpll_component                                                                                                                                                                                                                                                                                                           ; altpll                            ; work         ;
;          |lab1clk_altpll:auto_generated|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated                                                                                                                                                                                                                                                                             ; lab1clk_altpll                    ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 207 (2)             ; 305 (6)                   ; 384               ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 205 (0)             ; 299 (0)                   ; 384               ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 205 (67)            ; 299 (86)                  ; 384               ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_c884:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 384               ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated                                                                                                                                                 ; altsyncram_c884                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 5 (1)               ; 31 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 3 (0)               ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 3 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 32 (8)              ; 47 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 4 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_b7i:auto_generated|                                                                                             ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_b7i:auto_generated                                                             ; cntr_b7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |AV_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c884:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 3            ; 128          ; 3            ; 384  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AV_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |AV_Top|dft:dft_0|state              ;
+----------+----------+----------+----------+----------+
; Name     ; state.OU ; state.CO ; state.CS ; state.SP ;
+----------+----------+----------+----------+----------+
; state.SP ; 0        ; 0        ; 0        ; 0        ;
; state.CS ; 0        ; 0        ; 1        ; 1        ;
; state.CO ; 0        ; 1        ; 0        ; 1        ;
; state.OU ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |AV_Top|dft:dft_0|adcinterface:comb_3|state ;
+----------+----------+----------+----------+-----------------+
; Name     ; state.SH ; state.SA ; state.SL ; state.W2        ;
+----------+----------+----------+----------+-----------------+
; state.W2 ; 0        ; 0        ; 0        ; 0               ;
; state.SL ; 0        ; 0        ; 1        ; 1               ;
; state.SA ; 0        ; 1        ; 0        ; 1               ;
; state.SH ; 1        ; 0        ; 0        ; 1               ;
+----------+----------+----------+----------+-----------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+-----------------------------------------------+-----------------------------------------------------------+
; Register name                                 ; Reason for Removal                                        ;
+-----------------------------------------------+-----------------------------------------------------------+
; dft:dft_0|samples_int[0][31]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][30]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][29]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][28]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][27]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][26]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][25]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][24]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][23]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][22]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][21]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][20]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][19]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][18]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][17]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][16]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][15]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][14]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][13]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[0][12]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][31]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][30]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][29]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][28]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][27]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][26]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][25]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][24]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][23]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][22]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][21]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][20]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][19]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][18]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][17]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][16]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][15]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][14]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][13]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[1][12]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][31]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][30]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][29]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][28]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][27]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][26]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][25]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][24]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][23]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][22]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][21]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][20]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][19]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][18]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][17]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][16]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][15]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][14]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][13]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[2][12]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][31]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][30]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][29]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][28]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][27]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][26]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][25]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][24]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][23]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][22]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][21]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][20]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][19]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][18]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][17]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][16]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][15]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][14]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][13]                  ; Stuck at GND due to stuck port data_in                    ;
; dft:dft_0|samples_int[3][12]                  ; Stuck at GND due to stuck port data_in                    ;
; blueMag[0]                                    ; Merged with redMag[0]                                     ;
; blueMag[1]                                    ; Merged with redMag[1]                                     ;
; dft:dft_0|sqrt:sqrt_0|x[1]                    ; Merged with dft:dft_0|sqrt:sqrt_0|x[0]                    ;
; HDMI:HDMI_0|green[0,2,4]                      ; Merged with HDMI:HDMI_0|green[6]                          ;
; HDMI:HDMI_0|blue[0,2,4,6]                     ; Merged with HDMI:HDMI_0|green[6]                          ;
; HDMI:HDMI_0|red[0,2,4,6]                      ; Merged with HDMI:HDMI_0|green[6]                          ;
; HDMI:HDMI_0|green[1,3,7]                      ; Merged with HDMI:HDMI_0|green[5]                          ;
; HDMI:HDMI_0|blue[1,3,5]                       ; Merged with HDMI:HDMI_0|blue[7]                           ;
; HDMI:HDMI_0|red[3,5,7]                        ; Merged with HDMI:HDMI_0|red[1]                            ;
; HDMI:HDMI_0|redMag_sync[0]                    ; Merged with HDMI:HDMI_0|blueMag_sync[0]                   ;
; HDMI:HDMI_0|redMag_sync[1]                    ; Merged with HDMI:HDMI_0|blueMag_sync[1]                   ;
; dft:dft_0|sqrt:sqrt_0|x[0]                    ; Stuck at GND due to stuck port data_in                    ;
; HDMI:HDMI_0|TMDS_encoder:encode_Blue|TMDS[5]  ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Blue|TMDS[1]  ;
; HDMI:HDMI_0|TMDS_encoder:encode_Green|TMDS[5] ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Green|TMDS[1] ;
; HDMI:HDMI_0|TMDS_encoder:encode_Red|TMDS[5]   ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Red|TMDS[1]   ;
; HDMI:HDMI_0|TMDS_encoder:encode_Blue|TMDS[6]  ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Blue|TMDS[2]  ;
; HDMI:HDMI_0|TMDS_encoder:encode_Green|TMDS[6] ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Green|TMDS[2] ;
; HDMI:HDMI_0|TMDS_encoder:encode_Red|TMDS[6]   ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Red|TMDS[2]   ;
; HDMI:HDMI_0|TMDS_encoder:encode_Blue|TMDS[7]  ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Blue|TMDS[3]  ;
; HDMI:HDMI_0|TMDS_encoder:encode_Green|TMDS[7] ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Green|TMDS[3] ;
; HDMI:HDMI_0|TMDS_encoder:encode_Red|TMDS[7]   ; Merged with HDMI:HDMI_0|TMDS_encoder:encode_Red|TMDS[3]   ;
; dft:dft_0|state~4                             ; Lost fanout                                               ;
; dft:dft_0|state~5                             ; Lost fanout                                               ;
; dft:dft_0|adcinterface:comb_3|state~4         ; Lost fanout                                               ;
; dft:dft_0|adcinterface:comb_3|state~5         ; Lost fanout                                               ;
; Total Number of Removed Registers = 119       ;                                                           ;
+-----------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 771   ;
; Number of registers using Synchronous Clear  ; 208   ;
; Number of registers using Synchronous Load   ; 199   ;
; Number of registers using Asynchronous Clear ; 283   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 524   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; dft:dft_0|adcinterface:comb_3|count[1]                                                                                                                                                                                                                                                                                          ; 16      ;
; dft:dft_0|adc_count[4]                                                                                                                                                                                                                                                                                                          ; 7       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |AV_Top|dft:dft_0|sqrt:sqrt_0|x[2]   ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |AV_Top|dft:dft_0|sqrt:sqrt_0|x[13]  ;
; 3:1                ; 36 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |AV_Top|dft:dft_0|sqrt:sqrt_0|q[10]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |AV_Top|dft:dft_0|sqrt:sqrt_0|ac[11] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |AV_Top|dft:dft_0|state              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+---------------------------------------------------+
; Source assignments for Top-level Entity: |AV_Top  ;
+-----------------------+-------+------+------------+
; Assignment            ; Value ; From ; To         ;
+-----------------------+-------+------+------------+
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; ADC_CONVST ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; ADC_SCK    ;
; WEAK_PULL_UP_RESISTOR ; ON    ; -    ; ADC_SDI    ;
+-----------------------+-------+------+------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll0|altpll:altpll_component ;
+-------------------------------+---------------------------+-------------------+
; Parameter Name                ; Value                     ; Type              ;
+-------------------------------+---------------------------+-------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped           ;
; PLL_TYPE                      ; AUTO                      ; Untyped           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=lab1clk ; Untyped           ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped           ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped           ;
; SCAN_CHAIN                    ; LONG                      ; Untyped           ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped           ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer    ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped           ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped           ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped           ;
; LOCK_HIGH                     ; 1                         ; Untyped           ;
; LOCK_LOW                      ; 1                         ; Untyped           ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped           ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped           ;
; SKIP_VCO                      ; OFF                       ; Untyped           ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped           ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped           ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped           ;
; BANDWIDTH                     ; 0                         ; Untyped           ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped           ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped           ;
; DOWN_SPREAD                   ; 0                         ; Untyped           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped           ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped           ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped           ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped           ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped           ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped           ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped           ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped           ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped           ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped           ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer    ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped           ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped           ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped           ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped           ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped           ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped           ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped           ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped           ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped           ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer    ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped           ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped           ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped           ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped           ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped           ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped           ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped           ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped           ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped           ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped           ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped           ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped           ;
; DPA_DIVIDER                   ; 0                         ; Untyped           ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped           ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped           ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped           ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped           ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped           ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped           ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped           ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped           ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped           ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped           ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped           ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped           ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped           ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped           ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped           ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped           ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped           ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped           ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped           ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped           ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped           ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped           ;
; VCO_MIN                       ; 0                         ; Untyped           ;
; VCO_MAX                       ; 0                         ; Untyped           ;
; VCO_CENTER                    ; 0                         ; Untyped           ;
; PFD_MIN                       ; 0                         ; Untyped           ;
; PFD_MAX                       ; 0                         ; Untyped           ;
; M_INITIAL                     ; 0                         ; Untyped           ;
; M                             ; 0                         ; Untyped           ;
; N                             ; 1                         ; Untyped           ;
; M2                            ; 1                         ; Untyped           ;
; N2                            ; 1                         ; Untyped           ;
; SS                            ; 1                         ; Untyped           ;
; C0_HIGH                       ; 0                         ; Untyped           ;
; C1_HIGH                       ; 0                         ; Untyped           ;
; C2_HIGH                       ; 0                         ; Untyped           ;
; C3_HIGH                       ; 0                         ; Untyped           ;
; C4_HIGH                       ; 0                         ; Untyped           ;
; C5_HIGH                       ; 0                         ; Untyped           ;
; C6_HIGH                       ; 0                         ; Untyped           ;
; C7_HIGH                       ; 0                         ; Untyped           ;
; C8_HIGH                       ; 0                         ; Untyped           ;
; C9_HIGH                       ; 0                         ; Untyped           ;
; C0_LOW                        ; 0                         ; Untyped           ;
; C1_LOW                        ; 0                         ; Untyped           ;
; C2_LOW                        ; 0                         ; Untyped           ;
; C3_LOW                        ; 0                         ; Untyped           ;
; C4_LOW                        ; 0                         ; Untyped           ;
; C5_LOW                        ; 0                         ; Untyped           ;
; C6_LOW                        ; 0                         ; Untyped           ;
; C7_LOW                        ; 0                         ; Untyped           ;
; C8_LOW                        ; 0                         ; Untyped           ;
; C9_LOW                        ; 0                         ; Untyped           ;
; C0_INITIAL                    ; 0                         ; Untyped           ;
; C1_INITIAL                    ; 0                         ; Untyped           ;
; C2_INITIAL                    ; 0                         ; Untyped           ;
; C3_INITIAL                    ; 0                         ; Untyped           ;
; C4_INITIAL                    ; 0                         ; Untyped           ;
; C5_INITIAL                    ; 0                         ; Untyped           ;
; C6_INITIAL                    ; 0                         ; Untyped           ;
; C7_INITIAL                    ; 0                         ; Untyped           ;
; C8_INITIAL                    ; 0                         ; Untyped           ;
; C9_INITIAL                    ; 0                         ; Untyped           ;
; C0_MODE                       ; BYPASS                    ; Untyped           ;
; C1_MODE                       ; BYPASS                    ; Untyped           ;
; C2_MODE                       ; BYPASS                    ; Untyped           ;
; C3_MODE                       ; BYPASS                    ; Untyped           ;
; C4_MODE                       ; BYPASS                    ; Untyped           ;
; C5_MODE                       ; BYPASS                    ; Untyped           ;
; C6_MODE                       ; BYPASS                    ; Untyped           ;
; C7_MODE                       ; BYPASS                    ; Untyped           ;
; C8_MODE                       ; BYPASS                    ; Untyped           ;
; C9_MODE                       ; BYPASS                    ; Untyped           ;
; C0_PH                         ; 0                         ; Untyped           ;
; C1_PH                         ; 0                         ; Untyped           ;
; C2_PH                         ; 0                         ; Untyped           ;
; C3_PH                         ; 0                         ; Untyped           ;
; C4_PH                         ; 0                         ; Untyped           ;
; C5_PH                         ; 0                         ; Untyped           ;
; C6_PH                         ; 0                         ; Untyped           ;
; C7_PH                         ; 0                         ; Untyped           ;
; C8_PH                         ; 0                         ; Untyped           ;
; C9_PH                         ; 0                         ; Untyped           ;
; L0_HIGH                       ; 1                         ; Untyped           ;
; L1_HIGH                       ; 1                         ; Untyped           ;
; G0_HIGH                       ; 1                         ; Untyped           ;
; G1_HIGH                       ; 1                         ; Untyped           ;
; G2_HIGH                       ; 1                         ; Untyped           ;
; G3_HIGH                       ; 1                         ; Untyped           ;
; E0_HIGH                       ; 1                         ; Untyped           ;
; E1_HIGH                       ; 1                         ; Untyped           ;
; E2_HIGH                       ; 1                         ; Untyped           ;
; E3_HIGH                       ; 1                         ; Untyped           ;
; L0_LOW                        ; 1                         ; Untyped           ;
; L1_LOW                        ; 1                         ; Untyped           ;
; G0_LOW                        ; 1                         ; Untyped           ;
; G1_LOW                        ; 1                         ; Untyped           ;
; G2_LOW                        ; 1                         ; Untyped           ;
; G3_LOW                        ; 1                         ; Untyped           ;
; E0_LOW                        ; 1                         ; Untyped           ;
; E1_LOW                        ; 1                         ; Untyped           ;
; E2_LOW                        ; 1                         ; Untyped           ;
; E3_LOW                        ; 1                         ; Untyped           ;
; L0_INITIAL                    ; 1                         ; Untyped           ;
; L1_INITIAL                    ; 1                         ; Untyped           ;
; G0_INITIAL                    ; 1                         ; Untyped           ;
; G1_INITIAL                    ; 1                         ; Untyped           ;
; G2_INITIAL                    ; 1                         ; Untyped           ;
; G3_INITIAL                    ; 1                         ; Untyped           ;
; E0_INITIAL                    ; 1                         ; Untyped           ;
; E1_INITIAL                    ; 1                         ; Untyped           ;
; E2_INITIAL                    ; 1                         ; Untyped           ;
; E3_INITIAL                    ; 1                         ; Untyped           ;
; L0_MODE                       ; BYPASS                    ; Untyped           ;
; L1_MODE                       ; BYPASS                    ; Untyped           ;
; G0_MODE                       ; BYPASS                    ; Untyped           ;
; G1_MODE                       ; BYPASS                    ; Untyped           ;
; G2_MODE                       ; BYPASS                    ; Untyped           ;
; G3_MODE                       ; BYPASS                    ; Untyped           ;
; E0_MODE                       ; BYPASS                    ; Untyped           ;
; E1_MODE                       ; BYPASS                    ; Untyped           ;
; E2_MODE                       ; BYPASS                    ; Untyped           ;
; E3_MODE                       ; BYPASS                    ; Untyped           ;
; L0_PH                         ; 0                         ; Untyped           ;
; L1_PH                         ; 0                         ; Untyped           ;
; G0_PH                         ; 0                         ; Untyped           ;
; G1_PH                         ; 0                         ; Untyped           ;
; G2_PH                         ; 0                         ; Untyped           ;
; G3_PH                         ; 0                         ; Untyped           ;
; E0_PH                         ; 0                         ; Untyped           ;
; E1_PH                         ; 0                         ; Untyped           ;
; E2_PH                         ; 0                         ; Untyped           ;
; E3_PH                         ; 0                         ; Untyped           ;
; M_PH                          ; 0                         ; Untyped           ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped           ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped           ;
; CLK0_COUNTER                  ; G0                        ; Untyped           ;
; CLK1_COUNTER                  ; G0                        ; Untyped           ;
; CLK2_COUNTER                  ; G0                        ; Untyped           ;
; CLK3_COUNTER                  ; G0                        ; Untyped           ;
; CLK4_COUNTER                  ; G0                        ; Untyped           ;
; CLK5_COUNTER                  ; G0                        ; Untyped           ;
; CLK6_COUNTER                  ; E0                        ; Untyped           ;
; CLK7_COUNTER                  ; E1                        ; Untyped           ;
; CLK8_COUNTER                  ; E2                        ; Untyped           ;
; CLK9_COUNTER                  ; E3                        ; Untyped           ;
; L0_TIME_DELAY                 ; 0                         ; Untyped           ;
; L1_TIME_DELAY                 ; 0                         ; Untyped           ;
; G0_TIME_DELAY                 ; 0                         ; Untyped           ;
; G1_TIME_DELAY                 ; 0                         ; Untyped           ;
; G2_TIME_DELAY                 ; 0                         ; Untyped           ;
; G3_TIME_DELAY                 ; 0                         ; Untyped           ;
; E0_TIME_DELAY                 ; 0                         ; Untyped           ;
; E1_TIME_DELAY                 ; 0                         ; Untyped           ;
; E2_TIME_DELAY                 ; 0                         ; Untyped           ;
; E3_TIME_DELAY                 ; 0                         ; Untyped           ;
; M_TIME_DELAY                  ; 0                         ; Untyped           ;
; N_TIME_DELAY                  ; 0                         ; Untyped           ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped           ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped           ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped           ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped           ;
; ENABLE0_COUNTER               ; L0                        ; Untyped           ;
; ENABLE1_COUNTER               ; L0                        ; Untyped           ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped           ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped           ;
; LOOP_FILTER_C                 ; 5                         ; Untyped           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped           ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped           ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped           ;
; VCO_POST_SCALE                ; 0                         ; Untyped           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped           ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped           ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped           ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped           ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped           ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped           ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped           ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped           ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped           ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped           ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped           ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped           ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped           ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped           ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped           ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped           ;
; M_TEST_SOURCE                 ; 5                         ; Untyped           ;
; C0_TEST_SOURCE                ; 5                         ; Untyped           ;
; C1_TEST_SOURCE                ; 5                         ; Untyped           ;
; C2_TEST_SOURCE                ; 5                         ; Untyped           ;
; C3_TEST_SOURCE                ; 5                         ; Untyped           ;
; C4_TEST_SOURCE                ; 5                         ; Untyped           ;
; C5_TEST_SOURCE                ; 5                         ; Untyped           ;
; C6_TEST_SOURCE                ; 5                         ; Untyped           ;
; C7_TEST_SOURCE                ; 5                         ; Untyped           ;
; C8_TEST_SOURCE                ; 5                         ; Untyped           ;
; C9_TEST_SOURCE                ; 5                         ; Untyped           ;
; CBXI_PARAMETER                ; lab1clk_altpll            ; Untyped           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped           ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped           ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer    ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped           ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped           ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE    ;
+-------------------------------+---------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------------------+
; Parameter Name                ; Value                     ; Type                                   ;
+-------------------------------+---------------------------+----------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=lab1clk ; Untyped                                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                ;
; INCLK0_INPUT_FREQUENCY        ; 40000                     ; Signed Integer                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                ;
; LOCK_HIGH                     ; 1                         ; Untyped                                ;
; LOCK_LOW                      ; 1                         ; Untyped                                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                ;
; SKIP_VCO                      ; OFF                       ; Untyped                                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                ;
; BANDWIDTH                     ; 0                         ; Untyped                                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                ;
; CLK0_MULTIPLY_BY              ; 10                        ; Signed Integer                         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer                         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                ;
; VCO_MIN                       ; 0                         ; Untyped                                ;
; VCO_MAX                       ; 0                         ; Untyped                                ;
; VCO_CENTER                    ; 0                         ; Untyped                                ;
; PFD_MIN                       ; 0                         ; Untyped                                ;
; PFD_MAX                       ; 0                         ; Untyped                                ;
; M_INITIAL                     ; 0                         ; Untyped                                ;
; M                             ; 0                         ; Untyped                                ;
; N                             ; 1                         ; Untyped                                ;
; M2                            ; 1                         ; Untyped                                ;
; N2                            ; 1                         ; Untyped                                ;
; SS                            ; 1                         ; Untyped                                ;
; C0_HIGH                       ; 0                         ; Untyped                                ;
; C1_HIGH                       ; 0                         ; Untyped                                ;
; C2_HIGH                       ; 0                         ; Untyped                                ;
; C3_HIGH                       ; 0                         ; Untyped                                ;
; C4_HIGH                       ; 0                         ; Untyped                                ;
; C5_HIGH                       ; 0                         ; Untyped                                ;
; C6_HIGH                       ; 0                         ; Untyped                                ;
; C7_HIGH                       ; 0                         ; Untyped                                ;
; C8_HIGH                       ; 0                         ; Untyped                                ;
; C9_HIGH                       ; 0                         ; Untyped                                ;
; C0_LOW                        ; 0                         ; Untyped                                ;
; C1_LOW                        ; 0                         ; Untyped                                ;
; C2_LOW                        ; 0                         ; Untyped                                ;
; C3_LOW                        ; 0                         ; Untyped                                ;
; C4_LOW                        ; 0                         ; Untyped                                ;
; C5_LOW                        ; 0                         ; Untyped                                ;
; C6_LOW                        ; 0                         ; Untyped                                ;
; C7_LOW                        ; 0                         ; Untyped                                ;
; C8_LOW                        ; 0                         ; Untyped                                ;
; C9_LOW                        ; 0                         ; Untyped                                ;
; C0_INITIAL                    ; 0                         ; Untyped                                ;
; C1_INITIAL                    ; 0                         ; Untyped                                ;
; C2_INITIAL                    ; 0                         ; Untyped                                ;
; C3_INITIAL                    ; 0                         ; Untyped                                ;
; C4_INITIAL                    ; 0                         ; Untyped                                ;
; C5_INITIAL                    ; 0                         ; Untyped                                ;
; C6_INITIAL                    ; 0                         ; Untyped                                ;
; C7_INITIAL                    ; 0                         ; Untyped                                ;
; C8_INITIAL                    ; 0                         ; Untyped                                ;
; C9_INITIAL                    ; 0                         ; Untyped                                ;
; C0_MODE                       ; BYPASS                    ; Untyped                                ;
; C1_MODE                       ; BYPASS                    ; Untyped                                ;
; C2_MODE                       ; BYPASS                    ; Untyped                                ;
; C3_MODE                       ; BYPASS                    ; Untyped                                ;
; C4_MODE                       ; BYPASS                    ; Untyped                                ;
; C5_MODE                       ; BYPASS                    ; Untyped                                ;
; C6_MODE                       ; BYPASS                    ; Untyped                                ;
; C7_MODE                       ; BYPASS                    ; Untyped                                ;
; C8_MODE                       ; BYPASS                    ; Untyped                                ;
; C9_MODE                       ; BYPASS                    ; Untyped                                ;
; C0_PH                         ; 0                         ; Untyped                                ;
; C1_PH                         ; 0                         ; Untyped                                ;
; C2_PH                         ; 0                         ; Untyped                                ;
; C3_PH                         ; 0                         ; Untyped                                ;
; C4_PH                         ; 0                         ; Untyped                                ;
; C5_PH                         ; 0                         ; Untyped                                ;
; C6_PH                         ; 0                         ; Untyped                                ;
; C7_PH                         ; 0                         ; Untyped                                ;
; C8_PH                         ; 0                         ; Untyped                                ;
; C9_PH                         ; 0                         ; Untyped                                ;
; L0_HIGH                       ; 1                         ; Untyped                                ;
; L1_HIGH                       ; 1                         ; Untyped                                ;
; G0_HIGH                       ; 1                         ; Untyped                                ;
; G1_HIGH                       ; 1                         ; Untyped                                ;
; G2_HIGH                       ; 1                         ; Untyped                                ;
; G3_HIGH                       ; 1                         ; Untyped                                ;
; E0_HIGH                       ; 1                         ; Untyped                                ;
; E1_HIGH                       ; 1                         ; Untyped                                ;
; E2_HIGH                       ; 1                         ; Untyped                                ;
; E3_HIGH                       ; 1                         ; Untyped                                ;
; L0_LOW                        ; 1                         ; Untyped                                ;
; L1_LOW                        ; 1                         ; Untyped                                ;
; G0_LOW                        ; 1                         ; Untyped                                ;
; G1_LOW                        ; 1                         ; Untyped                                ;
; G2_LOW                        ; 1                         ; Untyped                                ;
; G3_LOW                        ; 1                         ; Untyped                                ;
; E0_LOW                        ; 1                         ; Untyped                                ;
; E1_LOW                        ; 1                         ; Untyped                                ;
; E2_LOW                        ; 1                         ; Untyped                                ;
; E3_LOW                        ; 1                         ; Untyped                                ;
; L0_INITIAL                    ; 1                         ; Untyped                                ;
; L1_INITIAL                    ; 1                         ; Untyped                                ;
; G0_INITIAL                    ; 1                         ; Untyped                                ;
; G1_INITIAL                    ; 1                         ; Untyped                                ;
; G2_INITIAL                    ; 1                         ; Untyped                                ;
; G3_INITIAL                    ; 1                         ; Untyped                                ;
; E0_INITIAL                    ; 1                         ; Untyped                                ;
; E1_INITIAL                    ; 1                         ; Untyped                                ;
; E2_INITIAL                    ; 1                         ; Untyped                                ;
; E3_INITIAL                    ; 1                         ; Untyped                                ;
; L0_MODE                       ; BYPASS                    ; Untyped                                ;
; L1_MODE                       ; BYPASS                    ; Untyped                                ;
; G0_MODE                       ; BYPASS                    ; Untyped                                ;
; G1_MODE                       ; BYPASS                    ; Untyped                                ;
; G2_MODE                       ; BYPASS                    ; Untyped                                ;
; G3_MODE                       ; BYPASS                    ; Untyped                                ;
; E0_MODE                       ; BYPASS                    ; Untyped                                ;
; E1_MODE                       ; BYPASS                    ; Untyped                                ;
; E2_MODE                       ; BYPASS                    ; Untyped                                ;
; E3_MODE                       ; BYPASS                    ; Untyped                                ;
; L0_PH                         ; 0                         ; Untyped                                ;
; L1_PH                         ; 0                         ; Untyped                                ;
; G0_PH                         ; 0                         ; Untyped                                ;
; G1_PH                         ; 0                         ; Untyped                                ;
; G2_PH                         ; 0                         ; Untyped                                ;
; G3_PH                         ; 0                         ; Untyped                                ;
; E0_PH                         ; 0                         ; Untyped                                ;
; E1_PH                         ; 0                         ; Untyped                                ;
; E2_PH                         ; 0                         ; Untyped                                ;
; E3_PH                         ; 0                         ; Untyped                                ;
; M_PH                          ; 0                         ; Untyped                                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                ;
; CBXI_PARAMETER                ; lab1clk_altpll1           ; Untyped                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                ;
; DEVICE_FAMILY                 ; Cyclone V                 ; Untyped                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                         ;
+-------------------------------+---------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: dft:dft_0 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 32    ; Signed Integer                ;
; FBITS          ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dft:dft_0|sqrt:sqrt_0 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                            ;
; FBITS          ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                   ;
+-------------------------------------------------+--------------------------------+----------------+
; Parameter Name                                  ; Value                          ; Type           ;
+-------------------------------------------------+--------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                  ; String         ;
; sld_node_info                                   ; 805334528                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                ; String         ;
; SLD_IP_VERSION                                  ; 6                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                              ; Signed Integer ;
; sld_data_bits                                   ; 3                              ; Untyped        ;
; sld_trigger_bits                                ; 3                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                              ; Untyped        ;
; sld_sample_depth                                ; 128                            ; Untyped        ;
; sld_segment_size                                ; 128                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                           ; Untyped        ;
; sld_state_bits                                  ; 11                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                              ; Signed Integer ;
; sld_trigger_level                               ; 1                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                           ; String         ;
; sld_inversion_mask_length                       ; 30                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd      ; String         ;
; sld_state_flow_use_generated                    ; 0                              ; Untyped        ;
; sld_current_resource_width                      ; 1                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 3                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 2                                                     ;
; Entity Instance               ; pll:pll0|altpll:altpll_component                      ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
; Entity Instance               ; HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; AUTO                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dft:dft_0|sqrt:sqrt_0"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rem  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dft:dft_0"                                                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mag0[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag0[11..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag1[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag1[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag2[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag2[10..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag3[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mag3[9..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_channel  ; Input  ; Info     ; Stuck at GND                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI:HDMI_0|TMDS_encoder:encode_Green" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; CD   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "HDMI:HDMI_0|TMDS_encoder:encode_Red" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; CD   ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HDMI:HDMI_0|pll_two:pll_two_0"                                                                                                                                         ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; c0   ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (10 bits) it drives.  The 9 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 376                         ;
;     CLR               ; 24                          ;
;     ENA               ; 22                          ;
;     ENA CLR           ; 119                         ;
;     ENA SCLR          ; 46                          ;
;     ENA SCLR SLD      ; 32                          ;
;     ENA SLD           ; 30                          ;
;     SCLR              ; 35                          ;
;     SLD               ; 31                          ;
;     plain             ; 37                          ;
; arriav_lcell_comb     ; 431                         ;
;     arith             ; 165                         ;
;         1 data inputs ; 73                          ;
;         2 data inputs ; 77                          ;
;         3 data inputs ; 3                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 9                           ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 177                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 25                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 25                          ;
;         5 data inputs ; 43                          ;
;         6 data inputs ; 21                          ;
;     shared            ; 87                          ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 38                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 16                          ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.72                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                  ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                 ; Details                                                                                                                                                        ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; CLOCK_50                  ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; TMDSn_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk~_wirecell ; N/A                                                                                                                                                            ;
; TMDSn_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk~_wirecell ; N/A                                                                                                                                                            ;
; TMDSp_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk           ; N/A                                                                                                                                                            ;
; TMDSp_clock               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|wire_generic_pll1_outclk           ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                               ; N/A                                                                                                                                                            ;
; auto_stp_external_clock_0 ; dynamic pin   ; connected ; Top                            ; post-synthesis    ; auto_stp_external_clock_0                                                                         ; N/A                                                                                                                                                            ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Apr  9 18:58:53 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI -c HDMI
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file hdmi.sv
    Info (12023): Found entity 1: HDMI File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 7
    Info (12023): Found entity 2: pll_two File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 129
Info (12021): Found 2 design units, including 2 entities, in source file av_top.sv
    Info (12023): Found entity 1: AV_Top File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 8
    Info (12023): Found entity 2: pll File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file adcinterface.sv
    Info (12023): Found entity 1: adcinterface File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/adcinterface.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sqrt.sv
    Info (12023): Found entity 1: sqrt File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/sqrt.sv Line: 8
Warning (10274): Verilog HDL macro warning at dft.sv(5): overriding existing definition for macro "SAMPLING_DELAY", which was defined in "adcinterface.sv", line 5 File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dft.sv
    Info (12023): Found entity 1: dft File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file tmds_encoder.sv
    Info (12023): Found entity 1: TMDS_encoder File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/TMDS_encoder.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file outdifsigbuf.sv
    Info (12023): Found entity 1: outDifSigBuf File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/outDifSigBuf.sv Line: 7
Critical Warning (10846): Verilog HDL Instantiation warning at dft.sv(69): instance has no name File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 69
Info (12127): Elaborating entity "AV_Top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at AV_Top.sv(57): truncated value with size 32 to match size of target (8) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 57
Warning (10034): Output port "rgb_clk" at AV_Top.sv(9) has no driver File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 9
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll0" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 28
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll0|altpll:altpll_component" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 90
Info (12130): Elaborated megafunction instantiation "pll:pll0|altpll:altpll_component" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 90
Info (12133): Instantiated megafunction "pll:pll0|altpll:altpll_component" with the following parameter: File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lab1clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v
    Info (12023): Found entity 1: lab1clk_altpll File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll.v Line: 30
Info (12128): Elaborating entity "lab1clk_altpll" for hierarchy "pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "HDMI" for hierarchy "HDMI:HDMI_0" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 29
Warning (10036): Verilog HDL or VHDL warning at HDMI.sv(20): object "W" assigned a value but never read File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 20
Warning (10036): Verilog HDL or VHDL warning at HDMI.sv(21): object "A" assigned a value but never read File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 21
Warning (10230): Verilog HDL assignment warning at HDMI.sv(36): truncated value with size 32 to match size of target (10) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 36
Warning (10230): Verilog HDL assignment warning at HDMI.sv(42): truncated value with size 32 to match size of target (10) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 42
Warning (10646): Verilog HDL Event Control warning at HDMI.sv(95): posedge or negedge of vector "clk_TMDS" depends solely on its least-significant bit File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 95
Warning (10230): Verilog HDL assignment warning at HDMI.sv(110): truncated value with size 32 to match size of target (4) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 110
Info (12128): Elaborating entity "pll_two" for hierarchy "HDMI:HDMI_0|pll_two:pll_two_0" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 25
Info (12128): Elaborating entity "altpll" for hierarchy "HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 153
Info (12130): Elaborated megafunction instantiation "HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 153
Info (12133): Instantiated megafunction "HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component" with the following parameter: File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 153
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "10"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=lab1clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lab1clk_altpll1.v
    Info (12023): Found entity 1: lab1clk_altpll1 File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll1.v Line: 30
Info (12128): Elaborating entity "lab1clk_altpll1" for hierarchy "HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component|lab1clk_altpll1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "TMDS_encoder" for hierarchy "HDMI:HDMI_0|TMDS_encoder:encode_Red" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 90
Info (12128): Elaborating entity "outDifSigBuf" for hierarchy "HDMI:HDMI_0|outDifSigBuf:outDifSigBuf_red" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/HDMI.sv Line: 115
Info (12128): Elaborating entity "dft" for hierarchy "dft:dft_0" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 30
Info (10264): Verilog HDL Case Statement information at dft.sv(92): all case item expressions in this case statement are onehot File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 92
Warning (10230): Verilog HDL assignment warning at dft.sv(103): truncated value with size 32 to match size of target (5) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 103
Warning (10230): Verilog HDL assignment warning at dft.sv(150): truncated value with size 32 to match size of target (5) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 150
Warning (10230): Verilog HDL assignment warning at dft.sv(258): truncated value with size 33 to match size of target (32) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 258
Info (12128): Elaborating entity "sqrt" for hierarchy "dft:dft_0|sqrt:sqrt_0" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 52
Warning (10230): Verilog HDL assignment warning at sqrt.sv(54): truncated value with size 32 to match size of target (4) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/sqrt.sv Line: 54
Info (12128): Elaborating entity "adcinterface" for hierarchy "dft:dft_0|adcinterface:comb_3" File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/dft.sv Line: 69
Warning (10230): Verilog HDL assignment warning at adcinterface.sv(47): truncated value with size 32 to match size of target (5) File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/adcinterface.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c884.tdf
    Info (12023): Found entity 1: altsyncram_c884 File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/altsyncram_c884.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b7i.tdf
    Info (12023): Found entity 1: cntr_b7i File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_b7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.09.18:59:02 Progress: Loading sldb9a6ba4f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9a6ba4f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/ip/sldb9a6ba4f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "rgb_clk" is stuck at GND File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/AV_Top.sv Line: 9
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Mike/Documents/Quartus Projects/HDMI Project/output_files/HDMI.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 37 of its 39 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:pll0|altpll:altpll_component|lab1clk_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll.v Line: 61
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance HDMI:HDMI_0|pll_two:pll_two_0|altpll:altpll_component|lab1clk_altpll1:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Mike/Documents/Quartus Projects/HDMI Project/db/lab1clk_altpll1.v Line: 61
    Info: Must be connected
Info (21057): Implemented 1181 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1150 logic cells
    Info (21064): Implemented 3 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4972 megabytes
    Info: Processing ended: Sat Apr  9 18:59:11 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Mike/Documents/Quartus Projects/HDMI Project/output_files/HDMI.map.smsg.


