# multicore processor implementation

Cluster of 4 RV32I CPU cores connected to private L1 caches and a shared L2 + main memory.
Cache coherency is implemented through snooping.
