/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Chong-ming Wei <chong-ming.wei@mediatek.com>
 */

#ifndef __DRV_CLKCHK_MT6991_H
#define __DRV_CLKCHK_MT6991_H

enum chk_sys_id {
	ck = 0,
	apmixed = 1,
	ck2 = 2,
	apmixed2 = 3,
	apifrbus_ao_io_reg_bus = 4,
	impe = 5,
	impw = 6,
	impn = 7,
	ifr_mem = 8,
	impc = 9,
	perao = 10,
	usb_d_p1 = 11,
	ssusb_device_p2 = 12,
	ufsao = 13,
	pext = 14,
	pext1 = 15,
	ssr_top = 16,
	spm = 17,
	vlp_ck = 18,
	scp_i3c = 19,
	afe = 20,
	mminfra_config = 21,
	mminfra_ao_config = 22,
	mminfra1_config = 23,
	mmpc = 24,
	mm = 25,
	mm1 = 26,
	ovl = 27,
	ovl1 = 28,
	img = 29,
	dip_top_dip1 = 30,
	dip_nr1_dip1 = 31,
	dip_nr2_dip1 = 32,
	wpe1_dip1 = 33,
	wpe2_dip1 = 34,
	wpe3_dip1 = 35,
	traw_dip1 = 36,
	traw_cap_dip1 = 37,
	img_v = 38,
	vde1 = 39,
	vde2 = 40,
	ven1 = 41,
	ven2 = 42,
	ven_c2 = 43,
	cam_m = 44,
	cam_mr = 45,
	camsys_ipe = 46,
	cam_ra = 47,
	camsys_rmsa = 48,
	cam_ya = 49,
	cam_rb = 50,
	camsys_rmsb = 51,
	cam_yb = 52,
	cam_rc = 53,
	camsys_rmsc = 54,
	cam_yc = 55,
	ccu = 56,
	cam_v = 57,
	mdp = 58,
	mdp1 = 59,
	mm_v = 60,
	mfg_ao = 61,
	mfgsc0_ao = 62,
	mfgsc1_ao = 63,
	cci = 64,
	cpu_ll = 65,
	cpu_bl = 66,
	cpu_b = 67,
	ptp = 68,
	hwv = 69,
	hwv_ext = 70,
	hwv_wrt = 71,
	chk_sys_num = 72,
};

enum chk_pd_id {
	MT6991_CHK_PD_MD1 = 0,
	MT6991_CHK_PD_CONN = 1,
	MT6991_CHK_PD_SSUSB_P0 = 2,
	MT6991_CHK_PD_SSUSB_DP_PHY_P0 = 3,
	MT6991_CHK_PD_SSUSB_P1 = 4,
	MT6991_CHK_PD_SSUSB_P23 = 5,
	MT6991_CHK_PD_SSUSB_PHY_P2 = 6,
	MT6991_CHK_PD_PEXTP_MAC0 = 7,
	MT6991_CHK_PD_PEXTP_MAC1 = 8,
	MT6991_CHK_PD_PEXTP_MAC2 = 9,
	MT6991_CHK_PD_PEXTP_PHY0 = 10,
	MT6991_CHK_PD_PEXTP_PHY1 = 11,
	MT6991_CHK_PD_PEXTP_PHY2 = 12,
	MT6991_CHK_PD_ADSP_AO = 13,
	MT6991_CHK_PD_ADSP_INFRA = 14,
	MT6991_CHK_PD_AUDIO = 15,
	MT6991_CHK_PD_ADSP_TOP = 16,
	MT6991_CHK_PD_MM_PROC = 17,
	MT6991_CHK_PD_SSRSYS = 18,
	MT6991_CHK_PD_SPU_ISE = 19,
	MT6991_CHK_PD_SPU_HWROT = 20,
	MT6991_CHK_PD_MM_INFRA_AO = 21,
	MT6991_CHK_PD_MM_INFRA0 = 22,
	MT6991_CHK_PD_MM_INFRA1 = 23,
	MT6991_CHK_PD_ISP_VCORE = 24,
	MT6991_CHK_PD_ISP_MAIN = 25,
	MT6991_CHK_PD_ISP_TRAW = 26,
	MT6991_CHK_PD_ISP_DIP = 27,
	MT6991_CHK_PD_ISP_WPE_EIS = 28,
	MT6991_CHK_PD_ISP_WPE_TNR = 29,
	MT6991_CHK_PD_ISP_WPE_LITE = 30,
	MT6991_CHK_PD_VDE_VCORE0 = 31,
	MT6991_CHK_PD_VDE0 = 32,
	MT6991_CHK_PD_VDE1 = 33,
	MT6991_CHK_PD_VEN0 = 34,
	MT6991_CHK_PD_VEN1 = 35,
	MT6991_CHK_PD_VEN2 = 36,
	MT6991_CHK_PD_CAM_VCORE = 37,
	MT6991_CHK_PD_CAM_MAIN = 38,
	MT6991_CHK_PD_CAM_MRAW = 39,
	MT6991_CHK_PD_CAM_RAWA = 40,
	MT6991_CHK_PD_CAM_RAWB = 41,
	MT6991_CHK_PD_CAM_RAWC = 42,
	MT6991_CHK_PD_CAM_RMSA = 43,
	MT6991_CHK_PD_CAM_RMSB = 44,
	MT6991_CHK_PD_CAM_RMSC = 45,
	MT6991_CHK_PD_CAM_CCU = 46,
	MT6991_CHK_PD_DISP_VCORE = 47,
	MT6991_CHK_PD_DIS0 = 48,
	MT6991_CHK_PD_DIS1 = 49,
	MT6991_CHK_PD_OVL0 = 50,
	MT6991_CHK_PD_OVL1 = 51,
	MT6991_CHK_PD_DISP_EDPTX = 52,
	MT6991_CHK_PD_DISP_DPTX = 53,
	MT6991_CHK_PD_MML0 = 54,
	MT6991_CHK_PD_MML1 = 55,
	MT6991_CHK_PD_CSI_BS_RX = 56,
	MT6991_CHK_PD_CSI_LS_RX = 57,
	MT6991_CHK_PD_DSI_PHY0 = 58,
	MT6991_CHK_PD_DSI_PHY1 = 59,
	MT6991_CHK_PD_DSI_PHY2 = 60,
	MT6991_CHK_PD_NUM,
};

#ifdef CONFIG_MTK_DVFSRC_HELPER
extern int get_sw_req_vcore_opp(void);
#endif

extern void print_subsys_reg_mt6991(enum chk_sys_id id);
extern void set_subsys_reg_dump_mt6991(enum chk_sys_id id[]);
extern void get_subsys_reg_dump_mt6991(void);
extern u32 get_mt6991_reg_value(u32 id, u32 ofs);
extern void release_mt6991_hwv_secure(void);
#endif	/* __DRV_CLKCHK_MT6991_H */
