{"vcs1":{"timestamp_begin":1740050906.458905929, "rt":3.36, "ut":3.16, "st":0.15}}
{"vcselab":{"timestamp_begin":1740050909.902623739, "rt":0.24, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1740050910.207181329, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050906.161228630}
{"VCS_COMP_START_TIME": 1740050906.161228630}
{"VCS_COMP_END_TIME": 1740050910.517207027}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287748}}
{"vcselab": {"peak_mem": 150348}}
