

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_32_4'
================================================================
* Date:           Mon Aug 12 18:56:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparseMatrixPower
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      209|      209|  1.045 us|  1.045 us|  209|  209|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_4  |      207|      207|        10|          2|          1|   100|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    173|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      51|     14|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|     425|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     476|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_4ns_32s_32_5_1_U25    |mul_4ns_32s_32_5_1    |        0|   0|  51|   0|    0|
    |sparsemux_7_2_32_1_1_U24  |sparsemux_7_2_32_1_1  |        0|   0|   0|  14|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|   0|  51|  14|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |data1_U  |main_Pipeline_VITIS_LOOP_32_4_data1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   200|   32|     1|         6400|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                   |        1|  0|   0|    0|   200|   32|     1|         6400|
    +---------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln32_1_fu_204_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln32_2_fu_210_p2   |         +|   0|  0|  20|          15|           8|
    |add_ln32_fu_258_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln33_1_fu_303_p2   |         +|   0|  0|  15|           8|           7|
    |add_ln33_2_fu_325_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln33_3_fu_237_p2   |         +|   0|  0|  17|          14|           7|
    |add_ln33_fu_243_p2     |         +|   0|  0|  17|          14|          14|
    |icmp_ln32_1_fu_263_p2  |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln32_fu_189_p2    |      icmp|   0|  0|  14|           7|           6|
    |select_ln32_fu_268_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 173|         113|          87|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_phi_urem22_load  |   9|          2|    7|         14|
    |i_fu_80                           |   9|          2|    7|         14|
    |phi_mul18_fu_76                   |   9|          2|   15|         30|
    |phi_mul20_fu_72                   |   9|          2|   14|         28|
    |phi_urem22_fu_68                  |   9|          2|    7|         14|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 131|         29|   59|        119|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln32_1_reg_372                |   7|   0|    7|          0|
    |add_ln33_1_reg_438                |   8|   0|    8|          0|
    |add_ln33_1_reg_438_pp0_iter2_reg  |   8|   0|    8|          0|
    |add_ln33_2_reg_464                |  32|   0|   32|          0|
    |add_ln33_reg_383                  |  14|   0|   14|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |data1_addr_reg_448                |   8|   0|    8|          0|
    |data1_addr_reg_448_pp0_iter4_reg  |   8|   0|    8|          0|
    |data1_load_reg_454                |  32|   0|   32|          0|
    |data_1_load_reg_418               |  32|   0|   32|          0|
    |data_2_load_reg_423               |  32|   0|   32|          0|
    |data_load_reg_413                 |  32|   0|   32|          0|
    |i_1_reg_362                       |   7|   0|    7|          0|
    |i_fu_80                           |   7|   0|    7|          0|
    |icmp_ln32_reg_368                 |   1|   0|    1|          0|
    |mul_ln33_reg_459                  |  32|   0|   32|          0|
    |phi_mul18_fu_76                   |  15|   0|   15|          0|
    |phi_mul20_fu_72                   |  14|   0|   14|          0|
    |phi_urem22_fu_68                  |   7|   0|    7|          0|
    |select_ln32_reg_403               |   7|   0|    7|          0|
    |tmp_2_reg_433                     |  32|   0|   32|          0|
    |trunc_ln32_reg_378                |   2|   0|    2|          0|
    |w_load_reg_428                    |   4|   0|    4|          0|
    |zext_ln29_1_cast_reg_357          |   7|   0|   14|          7|
    |icmp_ln32_reg_368                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 425|  32|  369|          7|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_32_4|  return value|
|zext_ln29_1      |   in|    7|     ap_none|                    zext_ln29_1|        scalar|
|data_address0    |  out|    7|   ap_memory|                           data|         array|
|data_ce0         |  out|    1|   ap_memory|                           data|         array|
|data_q0          |   in|   32|   ap_memory|                           data|         array|
|data_1_address0  |  out|    7|   ap_memory|                         data_1|         array|
|data_1_ce0       |  out|    1|   ap_memory|                         data_1|         array|
|data_1_q0        |   in|   32|   ap_memory|                         data_1|         array|
|data_2_address0  |  out|    7|   ap_memory|                         data_2|         array|
|data_2_ce0       |  out|    1|   ap_memory|                         data_2|         array|
|data_2_q0        |   in|   32|   ap_memory|                         data_2|         array|
|w_address0       |  out|   14|   ap_memory|                              w|         array|
|w_ce0            |  out|    1|   ap_memory|                              w|         array|
|w_q0             |   in|    4|   ap_memory|                              w|         array|
+-----------------+-----+-----+------------+-------------------------------+--------------+

