{
  "module_name": "exynos4.h",
  "hash_id": "028448d36ce5ff813639b3349f5d57037345a0496ca170eaaef16754a4bff8a0",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/exynos4.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLOCK_EXYNOS_4_H\n#define _DT_BINDINGS_CLOCK_EXYNOS_4_H\n\n \n#define CLK_XXTI\t\t1\n#define CLK_XUSBXTI\t\t2\n#define CLK_FIN_PLL\t\t3\n#define CLK_FOUT_APLL\t\t4\n#define CLK_FOUT_MPLL\t\t5\n#define CLK_FOUT_EPLL\t\t6\n#define CLK_FOUT_VPLL\t\t7\n#define CLK_SCLK_APLL\t\t8\n#define CLK_SCLK_MPLL\t\t9\n#define CLK_SCLK_EPLL\t\t10\n#define CLK_SCLK_VPLL\t\t11\n#define CLK_ARM_CLK\t\t12\n#define CLK_ACLK200\t\t13\n#define CLK_ACLK100\t\t14\n#define CLK_ACLK160\t\t15\n#define CLK_ACLK133\t\t16\n#define CLK_MOUT_MPLL_USER_T\t17  \n#define CLK_MOUT_MPLL_USER_C\t18  \n#define CLK_MOUT_CORE\t\t19\n#define CLK_MOUT_APLL\t\t20\n#define CLK_SCLK_HDMIPHY\t22\n#define CLK_OUT_DMC\t\t23\n#define CLK_OUT_TOP\t\t24\n#define CLK_OUT_LEFTBUS\t\t25\n#define CLK_OUT_RIGHTBUS\t26\n#define CLK_OUT_CPU\t\t27\n\n \n#define CLK_SCLK_FIMC0\t\t128\n#define CLK_SCLK_FIMC1\t\t129\n#define CLK_SCLK_FIMC2\t\t130\n#define CLK_SCLK_FIMC3\t\t131\n#define CLK_SCLK_CAM0\t\t132\n#define CLK_SCLK_CAM1\t\t133\n#define CLK_SCLK_CSIS0\t\t134\n#define CLK_SCLK_CSIS1\t\t135\n#define CLK_SCLK_HDMI\t\t136\n#define CLK_SCLK_MIXER\t\t137\n#define CLK_SCLK_DAC\t\t138\n#define CLK_SCLK_PIXEL\t\t139\n#define CLK_SCLK_FIMD0\t\t140\n#define CLK_SCLK_MDNIE0\t\t141  \n#define CLK_SCLK_MDNIE_PWM0\t142\n#define CLK_SCLK_MIPI0\t\t143\n#define CLK_SCLK_AUDIO0\t\t144\n#define CLK_SCLK_MMC0\t\t145\n#define CLK_SCLK_MMC1\t\t146\n#define CLK_SCLK_MMC2\t\t147\n#define CLK_SCLK_MMC3\t\t148\n#define CLK_SCLK_MMC4\t\t149\n#define CLK_SCLK_SATA\t\t150  \n#define CLK_SCLK_UART0\t\t151\n#define CLK_SCLK_UART1\t\t152\n#define CLK_SCLK_UART2\t\t153\n#define CLK_SCLK_UART3\t\t154\n#define CLK_SCLK_UART4\t\t155\n#define CLK_SCLK_AUDIO1\t\t156\n#define CLK_SCLK_AUDIO2\t\t157\n#define CLK_SCLK_SPDIF\t\t158\n#define CLK_SCLK_SPI0\t\t159\n#define CLK_SCLK_SPI1\t\t160\n#define CLK_SCLK_SPI2\t\t161\n#define CLK_SCLK_SLIMBUS\t162\n#define CLK_SCLK_FIMD1\t\t163  \n#define CLK_SCLK_MIPI1\t\t164  \n#define CLK_SCLK_PCM1\t\t165\n#define CLK_SCLK_PCM2\t\t166\n#define CLK_SCLK_I2S1\t\t167\n#define CLK_SCLK_I2S2\t\t168\n#define CLK_SCLK_MIPIHSI\t169  \n#define CLK_SCLK_MFC\t\t170\n#define CLK_SCLK_PCM0\t\t171\n#define CLK_SCLK_G3D\t\t172\n#define CLK_SCLK_PWM_ISP\t173  \n#define CLK_SCLK_SPI0_ISP\t174  \n#define CLK_SCLK_SPI1_ISP\t175  \n#define CLK_SCLK_UART_ISP\t176  \n#define CLK_SCLK_FIMG2D\t\t177\n\n \n#define CLK_SSS\t\t\t255\n#define CLK_FIMC0\t\t256\n#define CLK_FIMC1\t\t257\n#define CLK_FIMC2\t\t258\n#define CLK_FIMC3\t\t259\n#define CLK_CSIS0\t\t260\n#define CLK_CSIS1\t\t261\n#define CLK_JPEG\t\t262\n#define CLK_SMMU_FIMC0\t\t263\n#define CLK_SMMU_FIMC1\t\t264\n#define CLK_SMMU_FIMC2\t\t265\n#define CLK_SMMU_FIMC3\t\t266\n#define CLK_SMMU_JPEG\t\t267\n#define CLK_VP\t\t\t268\n#define CLK_MIXER\t\t269\n#define CLK_TVENC\t\t270  \n#define CLK_HDMI\t\t271\n#define CLK_SMMU_TV\t\t272\n#define CLK_MFC\t\t\t273\n#define CLK_SMMU_MFCL\t\t274\n#define CLK_SMMU_MFCR\t\t275\n#define CLK_G3D\t\t\t276\n#define CLK_G2D\t\t\t277\n#define CLK_ROTATOR\t\t278\n#define CLK_MDMA\t\t279\n#define CLK_SMMU_G2D\t\t280\n#define CLK_SMMU_ROTATOR\t281\n#define CLK_SMMU_MDMA\t\t282\n#define CLK_FIMD0\t\t283\n#define CLK_MIE0\t\t284\n#define CLK_MDNIE0\t\t285  \n#define CLK_DSIM0\t\t286\n#define CLK_SMMU_FIMD0\t\t287\n#define CLK_FIMD1\t\t288  \n#define CLK_MIE1\t\t289  \n#define CLK_DSIM1\t\t290  \n#define CLK_SMMU_FIMD1\t\t291  \n#define CLK_PDMA0\t\t292\n#define CLK_PDMA1\t\t293\n#define CLK_PCIE_PHY\t\t294\n#define CLK_SATA_PHY\t\t295  \n#define CLK_TSI\t\t\t296\n#define CLK_SDMMC0\t\t297\n#define CLK_SDMMC1\t\t298\n#define CLK_SDMMC2\t\t299\n#define CLK_SDMMC3\t\t300\n#define CLK_SDMMC4\t\t301\n#define CLK_SATA\t\t302  \n#define CLK_SROMC\t\t303\n#define CLK_USB_HOST\t\t304\n#define CLK_USB_DEVICE\t\t305\n#define CLK_PCIE\t\t306\n#define CLK_ONENAND\t\t307\n#define CLK_NFCON\t\t308\n#define CLK_SMMU_PCIE\t\t309\n#define CLK_GPS\t\t\t310\n#define CLK_SMMU_GPS\t\t311\n#define CLK_UART0\t\t312\n#define CLK_UART1\t\t313\n#define CLK_UART2\t\t314\n#define CLK_UART3\t\t315\n#define CLK_UART4\t\t316\n#define CLK_I2C0\t\t317\n#define CLK_I2C1\t\t318\n#define CLK_I2C2\t\t319\n#define CLK_I2C3\t\t320\n#define CLK_I2C4\t\t321\n#define CLK_I2C5\t\t322\n#define CLK_I2C6\t\t323\n#define CLK_I2C7\t\t324\n#define CLK_I2C_HDMI\t\t325\n#define CLK_TSADC\t\t326\n#define CLK_SPI0\t\t327\n#define CLK_SPI1\t\t328\n#define CLK_SPI2\t\t329\n#define CLK_I2S1\t\t330\n#define CLK_I2S2\t\t331\n#define CLK_PCM0\t\t332\n#define CLK_I2S0\t\t333\n#define CLK_PCM1\t\t334\n#define CLK_PCM2\t\t335\n#define CLK_PWM\t\t\t336\n#define CLK_SLIMBUS\t\t337\n#define CLK_SPDIF\t\t338\n#define CLK_AC97\t\t339\n#define CLK_MODEMIF\t\t340\n#define CLK_CHIPID\t\t341\n#define CLK_SYSREG\t\t342\n#define CLK_HDMI_CEC\t\t343\n#define CLK_MCT\t\t\t344\n#define CLK_WDT\t\t\t345\n#define CLK_RTC\t\t\t346\n#define CLK_KEYIF\t\t347\n#define CLK_AUDSS\t\t348\n#define CLK_MIPI_HSI\t\t349  \n#define CLK_PIXELASYNCM0\t351\n#define CLK_PIXELASYNCM1\t352\n#define CLK_ASYNC_G3D\t\t353  \n#define CLK_PWM_ISP_SCLK\t379  \n#define CLK_SPI0_ISP_SCLK\t380  \n#define CLK_SPI1_ISP_SCLK\t381  \n#define CLK_UART_ISP_SCLK\t382  \n#define CLK_TMU_APBIF\t\t383\n\n \n#define CLK_MOUT_FIMC0\t\t384\n#define CLK_MOUT_FIMC1\t\t385\n#define CLK_MOUT_FIMC2\t\t386\n#define CLK_MOUT_FIMC3\t\t387\n#define CLK_MOUT_CAM0\t\t388\n#define CLK_MOUT_CAM1\t\t389\n#define CLK_MOUT_CSIS0\t\t390\n#define CLK_MOUT_CSIS1\t\t391\n#define CLK_MOUT_G3D0\t\t392\n#define CLK_MOUT_G3D1\t\t393\n#define CLK_MOUT_G3D\t\t394\n#define CLK_ACLK400_MCUISP\t395  \n#define CLK_MOUT_HDMI\t\t396\n#define CLK_MOUT_MIXER\t\t397\n#define CLK_MOUT_VPLLSRC\t398\n\n \n#define CLK_PPMULEFT\t\t400\n#define CLK_PPMURIGHT\t\t401\n#define CLK_PPMUCAMIF\t\t402\n#define CLK_PPMUTV\t\t403\n#define CLK_PPMUMFC_L\t\t404\n#define CLK_PPMUMFC_R\t\t405\n#define CLK_PPMUG3D\t\t406\n#define CLK_PPMUIMAGE\t\t407\n#define CLK_PPMULCD0\t\t408\n#define CLK_PPMULCD1\t\t409  \n#define CLK_PPMUFILE\t\t410\n#define CLK_PPMUGPS\t\t411\n#define CLK_PPMUDMC0\t\t412\n#define CLK_PPMUDMC1\t\t413\n#define CLK_PPMUCPU\t\t414\n#define CLK_PPMUACP\t\t415\n\n \n#define CLK_DIV_ACLK200\t\t454  \n#define CLK_DIV_ACLK400_MCUISP\t455  \n#define CLK_DIV_ACP\t\t456\n#define CLK_DIV_DMC\t\t457\n#define CLK_DIV_C2C\t\t458  \n#define CLK_DIV_GDL\t\t459\n#define CLK_DIV_GDR\t\t460\n#define CLK_DIV_CORE2\t\t461\n\n \n#define CLK_ISP_FIMC_ISP\t\t 1\n#define CLK_ISP_FIMC_DRC\t\t 2\n#define CLK_ISP_FIMC_FD\t\t\t 3\n#define CLK_ISP_FIMC_LITE0\t\t 4\n#define CLK_ISP_FIMC_LITE1\t\t 5\n#define CLK_ISP_MCUISP\t\t\t 6\n#define CLK_ISP_GICISP\t\t\t 7\n#define CLK_ISP_SMMU_ISP\t\t 8\n#define CLK_ISP_SMMU_DRC\t\t 9\n#define CLK_ISP_SMMU_FD\t\t\t10\n#define CLK_ISP_SMMU_LITE0\t\t11\n#define CLK_ISP_SMMU_LITE1\t\t12\n#define CLK_ISP_PPMUISPMX\t\t13\n#define CLK_ISP_PPMUISPX\t\t14\n#define CLK_ISP_MCUCTL_ISP\t\t15\n#define CLK_ISP_MPWM_ISP\t\t16\n#define CLK_ISP_I2C0_ISP\t\t17\n#define CLK_ISP_I2C1_ISP\t\t18\n#define CLK_ISP_MTCADC_ISP\t\t19\n#define CLK_ISP_PWM_ISP\t\t\t20\n#define CLK_ISP_WDT_ISP\t\t\t21\n#define CLK_ISP_UART_ISP\t\t22\n#define CLK_ISP_ASYNCAXIM\t\t23\n#define CLK_ISP_SMMU_ISPCX\t\t24\n#define CLK_ISP_SPI0_ISP\t\t25\n#define CLK_ISP_SPI1_ISP\t\t26\n\n#define CLK_ISP_DIV_ISP0\t\t27\n#define CLK_ISP_DIV_ISP1\t\t28\n#define CLK_ISP_DIV_MCUISP0\t\t29\n#define CLK_ISP_DIV_MCUISP1\t\t30\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}