// Seed: 2462805023
module module_0 (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2
);
  assign id_1 = 1 >> -1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    input  tri0  id_2
);
  logic id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout tri0 id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = id_3 ? -1 : id_5 >> 1 ? id_2 : id_2;
  assign id_3 = 1'b0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  module_2 modCall_1 (
      id_1,
      id_2,
      id_7,
      id_3
  );
  output wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  id_9 :
  assert property (@(id_9 & id_7) id_4[-1'b0])
  else;
  assign id_8#(.id_9(1)) = id_4;
  logic id_10;
  wire  id_11;
  wire  id_12;
endmodule
