
STM32_AS5600Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040ec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080041ac  080041ac  000051ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004230  08004230  00006068  2**0
                  CONTENTS
  4 .ARM          00000000  08004230  08004230  00006068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004230  08004230  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004230  08004230  00005230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004234  08004234  00005234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004238  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000250  20000068  080042a0  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  080042a0  000062b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c2b5  00000000  00000000  00006090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002200  00000000  00000000  00012345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a28  00000000  00000000  00014548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c7  00000000  00000000  00014f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013ab2  00000000  00000000  00015737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000103fa  00000000  00000000  000291e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006c670  00000000  00000000  000395e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000a5c53  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b34  00000000  00000000  000a5c98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000a87cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004194 	.word	0x08004194

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08004194 	.word	0x08004194

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <AS5600_Create>:

#include "AS5600Driver.h"

AS5600Handle_Typedef *AS5600_Create(I2C_HandleTypeDef *hi2c,
									uint8_t i2cAddr)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
 800024c:	000a      	movs	r2, r1
 800024e:	1cfb      	adds	r3, r7, #3
 8000250:	701a      	strb	r2, [r3, #0]
	AS5600Handle_Typedef *pAS = (AS5600Handle_Typedef *)calloc(1, sizeof(AS5600Handle_Typedef));
 8000252:	2128      	movs	r1, #40	@ 0x28
 8000254:	2001      	movs	r0, #1
 8000256:	f002 fe1b 	bl	8002e90 <calloc>
 800025a:	0003      	movs	r3, r0
 800025c:	60fb      	str	r3, [r7, #12]

	if (pAS == NULL)
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d105      	bne.n	8000270 <AS5600_Create+0x2c>
	{
		printf("calloc fail");
 8000264:	4b08      	ldr	r3, [pc, #32]	@ (8000288 <AS5600_Create+0x44>)
 8000266:	0018      	movs	r0, r3
 8000268:	f002 ffc0 	bl	80031ec <iprintf>
		return NULL;
 800026c:	2300      	movs	r3, #0
 800026e:	e007      	b.n	8000280 <AS5600_Create+0x3c>
	}

	pAS->hi2c = hi2c;
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	687a      	ldr	r2, [r7, #4]
 8000274:	601a      	str	r2, [r3, #0]
	pAS->I2CAddress = i2cAddr;
 8000276:	68fb      	ldr	r3, [r7, #12]
 8000278:	1cfa      	adds	r2, r7, #3
 800027a:	7812      	ldrb	r2, [r2, #0]
 800027c:	711a      	strb	r2, [r3, #4]


	return pAS;
 800027e:	68fb      	ldr	r3, [r7, #12]
}
 8000280:	0018      	movs	r0, r3
 8000282:	46bd      	mov	sp, r7
 8000284:	b004      	add	sp, #16
 8000286:	bd80      	pop	{r7, pc}
 8000288:	080041ac 	.word	0x080041ac

0800028c <AS5600_ReadRawAngle>:


void AS5600_ReadRawAngle(AS5600Handle_Typedef *pAS)
{
 800028c:	b590      	push	{r4, r7, lr}
 800028e:	b089      	sub	sp, #36	@ 0x24
 8000290:	af04      	add	r7, sp, #16
 8000292:	6078      	str	r0, [r7, #4]
	uint8_t temp[2];
	HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_RAW_ANGLE_HIGH, 1, temp, 2, 1000);
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	6818      	ldr	r0, [r3, #0]
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	791b      	ldrb	r3, [r3, #4]
 800029c:	18db      	adds	r3, r3, r3
 800029e:	b299      	uxth	r1, r3
 80002a0:	23fa      	movs	r3, #250	@ 0xfa
 80002a2:	009b      	lsls	r3, r3, #2
 80002a4:	9302      	str	r3, [sp, #8]
 80002a6:	2302      	movs	r3, #2
 80002a8:	9301      	str	r3, [sp, #4]
 80002aa:	240c      	movs	r4, #12
 80002ac:	193b      	adds	r3, r7, r4
 80002ae:	9300      	str	r3, [sp, #0]
 80002b0:	2301      	movs	r3, #1
 80002b2:	220c      	movs	r2, #12
 80002b4:	f000 ff60 	bl	8001178 <HAL_I2C_Mem_Read>

	pAS->RawAngle = 0x0FFF & ((temp[0] << 8) & temp[1]);
 80002b8:	0022      	movs	r2, r4
 80002ba:	18bb      	adds	r3, r7, r2
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	021b      	lsls	r3, r3, #8
 80002c0:	b21b      	sxth	r3, r3
 80002c2:	18ba      	adds	r2, r7, r2
 80002c4:	7852      	ldrb	r2, [r2, #1]
 80002c6:	b212      	sxth	r2, r2
 80002c8:	4013      	ands	r3, r2
 80002ca:	b21b      	sxth	r3, r3
 80002cc:	b29b      	uxth	r3, r3
 80002ce:	051b      	lsls	r3, r3, #20
 80002d0:	0d1b      	lsrs	r3, r3, #20
 80002d2:	b29a      	uxth	r2, r3
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	80da      	strh	r2, [r3, #6]
}
 80002d8:	46c0      	nop			@ (mov r8, r8)
 80002da:	46bd      	mov	sp, r7
 80002dc:	b005      	add	sp, #20
 80002de:	bd90      	pop	{r4, r7, pc}

080002e0 <AS5600_ReadAngle>:

void AS5600_ReadAngle(AS5600Handle_Typedef *pAS)
{
 80002e0:	b590      	push	{r4, r7, lr}
 80002e2:	b089      	sub	sp, #36	@ 0x24
 80002e4:	af04      	add	r7, sp, #16
 80002e6:	6078      	str	r0, [r7, #4]
	uint8_t temp[2];
	HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_ANGLE_HIGH, 1, temp, 2, 1000);
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	6818      	ldr	r0, [r3, #0]
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	791b      	ldrb	r3, [r3, #4]
 80002f0:	18db      	adds	r3, r3, r3
 80002f2:	b299      	uxth	r1, r3
 80002f4:	23fa      	movs	r3, #250	@ 0xfa
 80002f6:	009b      	lsls	r3, r3, #2
 80002f8:	9302      	str	r3, [sp, #8]
 80002fa:	2302      	movs	r3, #2
 80002fc:	9301      	str	r3, [sp, #4]
 80002fe:	240c      	movs	r4, #12
 8000300:	193b      	adds	r3, r7, r4
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	2301      	movs	r3, #1
 8000306:	220e      	movs	r2, #14
 8000308:	f000 ff36 	bl	8001178 <HAL_I2C_Mem_Read>

	pAS->Angle = 0x0FFF & ((temp[0] << 8) | temp[1]);
 800030c:	0021      	movs	r1, r4
 800030e:	187b      	adds	r3, r7, r1
 8000310:	781b      	ldrb	r3, [r3, #0]
 8000312:	021b      	lsls	r3, r3, #8
 8000314:	b21a      	sxth	r2, r3
 8000316:	187b      	adds	r3, r7, r1
 8000318:	785b      	ldrb	r3, [r3, #1]
 800031a:	b21b      	sxth	r3, r3
 800031c:	4313      	orrs	r3, r2
 800031e:	b21b      	sxth	r3, r3
 8000320:	b29b      	uxth	r3, r3
 8000322:	051b      	lsls	r3, r3, #20
 8000324:	0d1b      	lsrs	r3, r3, #20
 8000326:	b29a      	uxth	r2, r3
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	811a      	strh	r2, [r3, #8]
}
 800032c:	46c0      	nop			@ (mov r8, r8)
 800032e:	46bd      	mov	sp, r7
 8000330:	b005      	add	sp, #20
 8000332:	bd90      	pop	{r4, r7, pc}

08000334 <AS5600_UpdateStatus>:


void AS5600_UpdateStatus(AS5600Handle_Typedef *pAS)
{
 8000334:	b590      	push	{r4, r7, lr}
 8000336:	b089      	sub	sp, #36	@ 0x24
 8000338:	af04      	add	r7, sp, #16
 800033a:	6078      	str	r0, [r7, #4]
	uint8_t temp[1];
	HAL_I2C_Mem_Read(pAS->hi2c, (pAS->I2CAddress << 1), AS5600_REGISTER_STATUS, 1, temp, 1, 1000);
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	6818      	ldr	r0, [r3, #0]
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	791b      	ldrb	r3, [r3, #4]
 8000344:	18db      	adds	r3, r3, r3
 8000346:	b299      	uxth	r1, r3
 8000348:	23fa      	movs	r3, #250	@ 0xfa
 800034a:	009b      	lsls	r3, r3, #2
 800034c:	9302      	str	r3, [sp, #8]
 800034e:	2301      	movs	r3, #1
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	240c      	movs	r4, #12
 8000354:	193b      	adds	r3, r7, r4
 8000356:	9300      	str	r3, [sp, #0]
 8000358:	2301      	movs	r3, #1
 800035a:	220b      	movs	r2, #11
 800035c:	f000 ff0c 	bl	8001178 <HAL_I2C_Mem_Read>

	pAS->Status.MagnetTooStrong = 0x0001 & (temp[0] >> AS5600_MH_BITSHIFT);
 8000360:	0021      	movs	r1, r4
 8000362:	187b      	adds	r3, r7, r1
 8000364:	781b      	ldrb	r3, [r3, #0]
 8000366:	08db      	lsrs	r3, r3, #3
 8000368:	b2db      	uxtb	r3, r3
 800036a:	2201      	movs	r2, #1
 800036c:	4013      	ands	r3, r2
 800036e:	b2da      	uxtb	r2, r3
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	761a      	strb	r2, [r3, #24]
	pAS->Status.MagnetTooWeak 	= 0x0001 & (temp[0] >> AS5600_ML_BITSHIFT);
 8000374:	187b      	adds	r3, r7, r1
 8000376:	781b      	ldrb	r3, [r3, #0]
 8000378:	091b      	lsrs	r3, r3, #4
 800037a:	b2db      	uxtb	r3, r3
 800037c:	2201      	movs	r2, #1
 800037e:	4013      	ands	r3, r2
 8000380:	b2da      	uxtb	r2, r3
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	765a      	strb	r2, [r3, #25]
	pAS->Status.MagnetDetected 	= 0x0001 & (temp[0] >> AS5600_MD_BITSHIFT);
 8000386:	187b      	adds	r3, r7, r1
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	095b      	lsrs	r3, r3, #5
 800038c:	b2db      	uxtb	r3, r3
 800038e:	2201      	movs	r2, #1
 8000390:	4013      	ands	r3, r2
 8000392:	b2da      	uxtb	r2, r3
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	769a      	strb	r2, [r3, #26]
}
 8000398:	46c0      	nop			@ (mov r8, r8)
 800039a:	46bd      	mov	sp, r7
 800039c:	b005      	add	sp, #20
 800039e:	bd90      	pop	{r4, r7, pc}

080003a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003a0:	b590      	push	{r4, r7, lr}
 80003a2:	b089      	sub	sp, #36	@ 0x24
 80003a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003a6:	240c      	movs	r4, #12
 80003a8:	193b      	adds	r3, r7, r4
 80003aa:	0018      	movs	r0, r3
 80003ac:	2314      	movs	r3, #20
 80003ae:	001a      	movs	r2, r3
 80003b0:	2100      	movs	r1, #0
 80003b2:	f002 ffaf 	bl	8003314 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003b6:	4b2d      	ldr	r3, [pc, #180]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003b8:	695a      	ldr	r2, [r3, #20]
 80003ba:	4b2c      	ldr	r3, [pc, #176]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003bc:	2180      	movs	r1, #128	@ 0x80
 80003be:	0289      	lsls	r1, r1, #10
 80003c0:	430a      	orrs	r2, r1
 80003c2:	615a      	str	r2, [r3, #20]
 80003c4:	4b29      	ldr	r3, [pc, #164]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003c6:	695a      	ldr	r2, [r3, #20]
 80003c8:	2380      	movs	r3, #128	@ 0x80
 80003ca:	029b      	lsls	r3, r3, #10
 80003cc:	4013      	ands	r3, r2
 80003ce:	60bb      	str	r3, [r7, #8]
 80003d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d2:	4b26      	ldr	r3, [pc, #152]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003d4:	695a      	ldr	r2, [r3, #20]
 80003d6:	4b25      	ldr	r3, [pc, #148]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003d8:	2180      	movs	r1, #128	@ 0x80
 80003da:	0309      	lsls	r1, r1, #12
 80003dc:	430a      	orrs	r2, r1
 80003de:	615a      	str	r2, [r3, #20]
 80003e0:	4b22      	ldr	r3, [pc, #136]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003e2:	695a      	ldr	r2, [r3, #20]
 80003e4:	2380      	movs	r3, #128	@ 0x80
 80003e6:	031b      	lsls	r3, r3, #12
 80003e8:	4013      	ands	r3, r2
 80003ea:	607b      	str	r3, [r7, #4]
 80003ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003ee:	4b1f      	ldr	r3, [pc, #124]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003f0:	695a      	ldr	r2, [r3, #20]
 80003f2:	4b1e      	ldr	r3, [pc, #120]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003f4:	2180      	movs	r1, #128	@ 0x80
 80003f6:	02c9      	lsls	r1, r1, #11
 80003f8:	430a      	orrs	r2, r1
 80003fa:	615a      	str	r2, [r3, #20]
 80003fc:	4b1b      	ldr	r3, [pc, #108]	@ (800046c <MX_GPIO_Init+0xcc>)
 80003fe:	695a      	ldr	r2, [r3, #20]
 8000400:	2380      	movs	r3, #128	@ 0x80
 8000402:	02db      	lsls	r3, r3, #11
 8000404:	4013      	ands	r3, r2
 8000406:	603b      	str	r3, [r7, #0]
 8000408:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 800040a:	23c0      	movs	r3, #192	@ 0xc0
 800040c:	009b      	lsls	r3, r3, #2
 800040e:	4818      	ldr	r0, [pc, #96]	@ (8000470 <MX_GPIO_Init+0xd0>)
 8000410:	2200      	movs	r2, #0
 8000412:	0019      	movs	r1, r3
 8000414:	f000 fdd2 	bl	8000fbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000418:	193b      	adds	r3, r7, r4
 800041a:	2201      	movs	r2, #1
 800041c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800041e:	193b      	adds	r3, r7, r4
 8000420:	2290      	movs	r2, #144	@ 0x90
 8000422:	0352      	lsls	r2, r2, #13
 8000424:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000426:	193b      	adds	r3, r7, r4
 8000428:	2200      	movs	r2, #0
 800042a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800042c:	193a      	adds	r2, r7, r4
 800042e:	2390      	movs	r3, #144	@ 0x90
 8000430:	05db      	lsls	r3, r3, #23
 8000432:	0011      	movs	r1, r2
 8000434:	0018      	movs	r0, r3
 8000436:	f000 fc51 	bl	8000cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 800043a:	0021      	movs	r1, r4
 800043c:	187b      	adds	r3, r7, r1
 800043e:	22c0      	movs	r2, #192	@ 0xc0
 8000440:	0092      	lsls	r2, r2, #2
 8000442:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000444:	187b      	adds	r3, r7, r1
 8000446:	2201      	movs	r2, #1
 8000448:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	187b      	adds	r3, r7, r1
 800044c:	2200      	movs	r2, #0
 800044e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	187b      	adds	r3, r7, r1
 8000452:	2200      	movs	r2, #0
 8000454:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000456:	187b      	adds	r3, r7, r1
 8000458:	4a05      	ldr	r2, [pc, #20]	@ (8000470 <MX_GPIO_Init+0xd0>)
 800045a:	0019      	movs	r1, r3
 800045c:	0010      	movs	r0, r2
 800045e:	f000 fc3d 	bl	8000cdc <HAL_GPIO_Init>

}
 8000462:	46c0      	nop			@ (mov r8, r8)
 8000464:	46bd      	mov	sp, r7
 8000466:	b009      	add	sp, #36	@ 0x24
 8000468:	bd90      	pop	{r4, r7, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)
 800046c:	40021000 	.word	0x40021000
 8000470:	48000800 	.word	0x48000800

08000474 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000478:	4b1b      	ldr	r3, [pc, #108]	@ (80004e8 <MX_I2C1_Init+0x74>)
 800047a:	4a1c      	ldr	r2, [pc, #112]	@ (80004ec <MX_I2C1_Init+0x78>)
 800047c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 800047e:	4b1a      	ldr	r3, [pc, #104]	@ (80004e8 <MX_I2C1_Init+0x74>)
 8000480:	4a1b      	ldr	r2, [pc, #108]	@ (80004f0 <MX_I2C1_Init+0x7c>)
 8000482:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000484:	4b18      	ldr	r3, [pc, #96]	@ (80004e8 <MX_I2C1_Init+0x74>)
 8000486:	2200      	movs	r2, #0
 8000488:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800048a:	4b17      	ldr	r3, [pc, #92]	@ (80004e8 <MX_I2C1_Init+0x74>)
 800048c:	2201      	movs	r2, #1
 800048e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000490:	4b15      	ldr	r3, [pc, #84]	@ (80004e8 <MX_I2C1_Init+0x74>)
 8000492:	2200      	movs	r2, #0
 8000494:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000496:	4b14      	ldr	r3, [pc, #80]	@ (80004e8 <MX_I2C1_Init+0x74>)
 8000498:	2200      	movs	r2, #0
 800049a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800049c:	4b12      	ldr	r3, [pc, #72]	@ (80004e8 <MX_I2C1_Init+0x74>)
 800049e:	2200      	movs	r2, #0
 80004a0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80004a2:	4b11      	ldr	r3, [pc, #68]	@ (80004e8 <MX_I2C1_Init+0x74>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80004a8:	4b0f      	ldr	r3, [pc, #60]	@ (80004e8 <MX_I2C1_Init+0x74>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80004ae:	4b0e      	ldr	r3, [pc, #56]	@ (80004e8 <MX_I2C1_Init+0x74>)
 80004b0:	0018      	movs	r0, r3
 80004b2:	f000 fdbb 	bl	800102c <HAL_I2C_Init>
 80004b6:	1e03      	subs	r3, r0, #0
 80004b8:	d001      	beq.n	80004be <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80004ba:	f000 f925 	bl	8000708 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80004be:	4b0a      	ldr	r3, [pc, #40]	@ (80004e8 <MX_I2C1_Init+0x74>)
 80004c0:	2100      	movs	r1, #0
 80004c2:	0018      	movs	r0, r3
 80004c4:	f001 fa24 	bl	8001910 <HAL_I2CEx_ConfigAnalogFilter>
 80004c8:	1e03      	subs	r3, r0, #0
 80004ca:	d001      	beq.n	80004d0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80004cc:	f000 f91c 	bl	8000708 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80004d0:	4b05      	ldr	r3, [pc, #20]	@ (80004e8 <MX_I2C1_Init+0x74>)
 80004d2:	2100      	movs	r1, #0
 80004d4:	0018      	movs	r0, r3
 80004d6:	f001 fa67 	bl	80019a8 <HAL_I2CEx_ConfigDigitalFilter>
 80004da:	1e03      	subs	r3, r0, #0
 80004dc:	d001      	beq.n	80004e2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004de:	f000 f913 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	46bd      	mov	sp, r7
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	20000084 	.word	0x20000084
 80004ec:	40005400 	.word	0x40005400
 80004f0:	00201d2b 	.word	0x00201d2b

080004f4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80004f4:	b590      	push	{r4, r7, lr}
 80004f6:	b08b      	sub	sp, #44	@ 0x2c
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004fc:	2414      	movs	r4, #20
 80004fe:	193b      	adds	r3, r7, r4
 8000500:	0018      	movs	r0, r3
 8000502:	2314      	movs	r3, #20
 8000504:	001a      	movs	r2, r3
 8000506:	2100      	movs	r1, #0
 8000508:	f002 ff04 	bl	8003314 <memset>
  if(i2cHandle->Instance==I2C1)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	4a1c      	ldr	r2, [pc, #112]	@ (8000584 <HAL_I2C_MspInit+0x90>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d131      	bne.n	800057a <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000516:	4b1c      	ldr	r3, [pc, #112]	@ (8000588 <HAL_I2C_MspInit+0x94>)
 8000518:	695a      	ldr	r2, [r3, #20]
 800051a:	4b1b      	ldr	r3, [pc, #108]	@ (8000588 <HAL_I2C_MspInit+0x94>)
 800051c:	2180      	movs	r1, #128	@ 0x80
 800051e:	02c9      	lsls	r1, r1, #11
 8000520:	430a      	orrs	r2, r1
 8000522:	615a      	str	r2, [r3, #20]
 8000524:	4b18      	ldr	r3, [pc, #96]	@ (8000588 <HAL_I2C_MspInit+0x94>)
 8000526:	695a      	ldr	r2, [r3, #20]
 8000528:	2380      	movs	r3, #128	@ 0x80
 800052a:	02db      	lsls	r3, r3, #11
 800052c:	4013      	ands	r3, r2
 800052e:	613b      	str	r3, [r7, #16]
 8000530:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000532:	0021      	movs	r1, r4
 8000534:	187b      	adds	r3, r7, r1
 8000536:	22c0      	movs	r2, #192	@ 0xc0
 8000538:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2212      	movs	r2, #18
 800053e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2203      	movs	r2, #3
 800054a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2201      	movs	r2, #1
 8000550:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000552:	187b      	adds	r3, r7, r1
 8000554:	4a0d      	ldr	r2, [pc, #52]	@ (800058c <HAL_I2C_MspInit+0x98>)
 8000556:	0019      	movs	r1, r3
 8000558:	0010      	movs	r0, r2
 800055a:	f000 fbbf 	bl	8000cdc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800055e:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <HAL_I2C_MspInit+0x94>)
 8000560:	69da      	ldr	r2, [r3, #28]
 8000562:	4b09      	ldr	r3, [pc, #36]	@ (8000588 <HAL_I2C_MspInit+0x94>)
 8000564:	2180      	movs	r1, #128	@ 0x80
 8000566:	0389      	lsls	r1, r1, #14
 8000568:	430a      	orrs	r2, r1
 800056a:	61da      	str	r2, [r3, #28]
 800056c:	4b06      	ldr	r3, [pc, #24]	@ (8000588 <HAL_I2C_MspInit+0x94>)
 800056e:	69da      	ldr	r2, [r3, #28]
 8000570:	2380      	movs	r3, #128	@ 0x80
 8000572:	039b      	lsls	r3, r3, #14
 8000574:	4013      	ands	r3, r2
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	46bd      	mov	sp, r7
 800057e:	b00b      	add	sp, #44	@ 0x2c
 8000580:	bd90      	pop	{r4, r7, pc}
 8000582:	46c0      	nop			@ (mov r8, r8)
 8000584:	40005400 	.word	0x40005400
 8000588:	40021000 	.word	0x40021000
 800058c:	48000400 	.word	0x48000400

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000594:	f000 fa66 	bl	8000a64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000598:	f000 f852 	bl	8000640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059c:	f7ff ff00 	bl	80003a0 <MX_GPIO_Init>
  MX_I2C1_Init();
 80005a0:	f7ff ff68 	bl	8000474 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80005a4:	f000 f9b6 	bl	8000914 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  Encoder1 = AS5600_Create(&hi2c1, 0x36);
 80005a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <main+0x98>)
 80005aa:	2136      	movs	r1, #54	@ 0x36
 80005ac:	0018      	movs	r0, r3
 80005ae:	f7ff fe49 	bl	8000244 <AS5600_Create>
 80005b2:	0002      	movs	r2, r0
 80005b4:	4b1d      	ldr	r3, [pc, #116]	@ (800062c <main+0x9c>)
 80005b6:	601a      	str	r2, [r3, #0]
  if (Encoder1 == NULL)
 80005b8:	4b1c      	ldr	r3, [pc, #112]	@ (800062c <main+0x9c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d101      	bne.n	80005c4 <main+0x34>
  {
	  while(1);
 80005c0:	46c0      	nop			@ (mov r8, r8)
 80005c2:	e7fd      	b.n	80005c0 <main+0x30>
  }

  AS5600_ReadRawAngle(Encoder1);
 80005c4:	4b19      	ldr	r3, [pc, #100]	@ (800062c <main+0x9c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	0018      	movs	r0, r3
 80005ca:	f7ff fe5f 	bl	800028c <AS5600_ReadRawAngle>

  AS5600_UpdateStatus(Encoder1);
 80005ce:	4b17      	ldr	r3, [pc, #92]	@ (800062c <main+0x9c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	0018      	movs	r0, r3
 80005d4:	f7ff feae 	bl	8000334 <AS5600_UpdateStatus>

  uart_printf(&huart1, "%d , %d", (uint16_t)Encoder1->RawAngle, (uint8_t)Encoder1->Status.MagnetDetected);
 80005d8:	4b14      	ldr	r3, [pc, #80]	@ (800062c <main+0x9c>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	88db      	ldrh	r3, [r3, #6]
 80005de:	001a      	movs	r2, r3
 80005e0:	4b12      	ldr	r3, [pc, #72]	@ (800062c <main+0x9c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	7e9b      	ldrb	r3, [r3, #26]
 80005e6:	4912      	ldr	r1, [pc, #72]	@ (8000630 <main+0xa0>)
 80005e8:	4812      	ldr	r0, [pc, #72]	@ (8000634 <main+0xa4>)
 80005ea:	f000 f970 	bl	80008ce <uart_printf>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  AS5600_ReadAngle(Encoder1);
 80005ee:	4b0f      	ldr	r3, [pc, #60]	@ (800062c <main+0x9c>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	0018      	movs	r0, r3
 80005f4:	f7ff fe74 	bl	80002e0 <AS5600_ReadAngle>
	  uart_printf("%d", Encoder1->Angle);
 80005f8:	4b0c      	ldr	r3, [pc, #48]	@ (800062c <main+0x9c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	891b      	ldrh	r3, [r3, #8]
 80005fe:	001a      	movs	r2, r3
 8000600:	4b0d      	ldr	r3, [pc, #52]	@ (8000638 <main+0xa8>)
 8000602:	0011      	movs	r1, r2
 8000604:	0018      	movs	r0, r3
 8000606:	f000 f962 	bl	80008ce <uart_printf>

	  HAL_GPIO_TogglePin(GPIOC, LD3_Pin);
 800060a:	2380      	movs	r3, #128	@ 0x80
 800060c:	009b      	lsls	r3, r3, #2
 800060e:	4a0b      	ldr	r2, [pc, #44]	@ (800063c <main+0xac>)
 8000610:	0019      	movs	r1, r3
 8000612:	0010      	movs	r0, r2
 8000614:	f000 fcef 	bl	8000ff6 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000618:	23fa      	movs	r3, #250	@ 0xfa
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	0018      	movs	r0, r3
 800061e:	f000 fa85 	bl	8000b2c <HAL_Delay>
	  AS5600_ReadAngle(Encoder1);
 8000622:	46c0      	nop			@ (mov r8, r8)
 8000624:	e7e3      	b.n	80005ee <main+0x5e>
 8000626:	46c0      	nop			@ (mov r8, r8)
 8000628:	20000084 	.word	0x20000084
 800062c:	200000d8 	.word	0x200000d8
 8000630:	080041b8 	.word	0x080041b8
 8000634:	200000e0 	.word	0x200000e0
 8000638:	080041c0 	.word	0x080041c0
 800063c:	48000800 	.word	0x48000800

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b590      	push	{r4, r7, lr}
 8000642:	b097      	sub	sp, #92	@ 0x5c
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	2428      	movs	r4, #40	@ 0x28
 8000648:	193b      	adds	r3, r7, r4
 800064a:	0018      	movs	r0, r3
 800064c:	2330      	movs	r3, #48	@ 0x30
 800064e:	001a      	movs	r2, r3
 8000650:	2100      	movs	r1, #0
 8000652:	f002 fe5f 	bl	8003314 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000656:	2318      	movs	r3, #24
 8000658:	18fb      	adds	r3, r7, r3
 800065a:	0018      	movs	r0, r3
 800065c:	2310      	movs	r3, #16
 800065e:	001a      	movs	r2, r3
 8000660:	2100      	movs	r1, #0
 8000662:	f002 fe57 	bl	8003314 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000666:	1d3b      	adds	r3, r7, #4
 8000668:	0018      	movs	r0, r3
 800066a:	2314      	movs	r3, #20
 800066c:	001a      	movs	r2, r3
 800066e:	2100      	movs	r1, #0
 8000670:	f002 fe50 	bl	8003314 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000674:	0021      	movs	r1, r4
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2202      	movs	r2, #2
 800067a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2201      	movs	r2, #1
 8000680:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2210      	movs	r2, #16
 8000686:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2202      	movs	r2, #2
 800068c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2200      	movs	r2, #0
 8000692:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000694:	187b      	adds	r3, r7, r1
 8000696:	22a0      	movs	r2, #160	@ 0xa0
 8000698:	0392      	lsls	r2, r2, #14
 800069a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800069c:	187b      	adds	r3, r7, r1
 800069e:	2200      	movs	r2, #0
 80006a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	0018      	movs	r0, r3
 80006a6:	f001 f9cb 	bl	8001a40 <HAL_RCC_OscConfig>
 80006aa:	1e03      	subs	r3, r0, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80006ae:	f000 f82b 	bl	8000708 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b2:	2118      	movs	r1, #24
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	2207      	movs	r2, #7
 80006b8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ba:	187b      	adds	r3, r7, r1
 80006bc:	2202      	movs	r2, #2
 80006be:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	187b      	adds	r3, r7, r1
 80006c2:	2200      	movs	r2, #0
 80006c4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c6:	187b      	adds	r3, r7, r1
 80006c8:	2200      	movs	r2, #0
 80006ca:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2101      	movs	r1, #1
 80006d0:	0018      	movs	r0, r3
 80006d2:	f001 fccf 	bl	8002074 <HAL_RCC_ClockConfig>
 80006d6:	1e03      	subs	r3, r0, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006da:	f000 f815 	bl	8000708 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2221      	movs	r2, #33	@ 0x21
 80006e2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2200      	movs	r2, #0
 80006e8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2200      	movs	r2, #0
 80006ee:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	0018      	movs	r0, r3
 80006f4:	f001 fe02 	bl	80022fc <HAL_RCCEx_PeriphCLKConfig>
 80006f8:	1e03      	subs	r3, r0, #0
 80006fa:	d001      	beq.n	8000700 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80006fc:	f000 f804 	bl	8000708 <Error_Handler>
  }
}
 8000700:	46c0      	nop			@ (mov r8, r8)
 8000702:	46bd      	mov	sp, r7
 8000704:	b017      	add	sp, #92	@ 0x5c
 8000706:	bd90      	pop	{r4, r7, pc}

08000708 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800070c:	b672      	cpsid	i
}
 800070e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000710:	46c0      	nop			@ (mov r8, r8)
 8000712:	e7fd      	b.n	8000710 <Error_Handler+0x8>

08000714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071a:	4b0f      	ldr	r3, [pc, #60]	@ (8000758 <HAL_MspInit+0x44>)
 800071c:	699a      	ldr	r2, [r3, #24]
 800071e:	4b0e      	ldr	r3, [pc, #56]	@ (8000758 <HAL_MspInit+0x44>)
 8000720:	2101      	movs	r1, #1
 8000722:	430a      	orrs	r2, r1
 8000724:	619a      	str	r2, [r3, #24]
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <HAL_MspInit+0x44>)
 8000728:	699b      	ldr	r3, [r3, #24]
 800072a:	2201      	movs	r2, #1
 800072c:	4013      	ands	r3, r2
 800072e:	607b      	str	r3, [r7, #4]
 8000730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <HAL_MspInit+0x44>)
 8000734:	69da      	ldr	r2, [r3, #28]
 8000736:	4b08      	ldr	r3, [pc, #32]	@ (8000758 <HAL_MspInit+0x44>)
 8000738:	2180      	movs	r1, #128	@ 0x80
 800073a:	0549      	lsls	r1, r1, #21
 800073c:	430a      	orrs	r2, r1
 800073e:	61da      	str	r2, [r3, #28]
 8000740:	4b05      	ldr	r3, [pc, #20]	@ (8000758 <HAL_MspInit+0x44>)
 8000742:	69da      	ldr	r2, [r3, #28]
 8000744:	2380      	movs	r3, #128	@ 0x80
 8000746:	055b      	lsls	r3, r3, #21
 8000748:	4013      	ands	r3, r2
 800074a:	603b      	str	r3, [r7, #0]
 800074c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074e:	46c0      	nop			@ (mov r8, r8)
 8000750:	46bd      	mov	sp, r7
 8000752:	b002      	add	sp, #8
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			@ (mov r8, r8)
 8000758:	40021000 	.word	0x40021000

0800075c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000760:	46c0      	nop			@ (mov r8, r8)
 8000762:	e7fd      	b.n	8000760 <NMI_Handler+0x4>

08000764 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	e7fd      	b.n	8000768 <HardFault_Handler+0x4>

0800076c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000770:	46c0      	nop			@ (mov r8, r8)
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000776:	b580      	push	{r7, lr}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}

08000780 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000784:	f000 f9b6 	bl	8000af4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000788:	46c0      	nop			@ (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	b086      	sub	sp, #24
 8000792:	af00      	add	r7, sp, #0
 8000794:	60f8      	str	r0, [r7, #12]
 8000796:	60b9      	str	r1, [r7, #8]
 8000798:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800079a:	2300      	movs	r3, #0
 800079c:	617b      	str	r3, [r7, #20]
 800079e:	e00a      	b.n	80007b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80007a0:	e000      	b.n	80007a4 <_read+0x16>
 80007a2:	bf00      	nop
 80007a4:	0001      	movs	r1, r0
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	1c5a      	adds	r2, r3, #1
 80007aa:	60ba      	str	r2, [r7, #8]
 80007ac:	b2ca      	uxtb	r2, r1
 80007ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007b0:	697b      	ldr	r3, [r7, #20]
 80007b2:	3301      	adds	r3, #1
 80007b4:	617b      	str	r3, [r7, #20]
 80007b6:	697a      	ldr	r2, [r7, #20]
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	429a      	cmp	r2, r3
 80007bc:	dbf0      	blt.n	80007a0 <_read+0x12>
  }

  return len;
 80007be:	687b      	ldr	r3, [r7, #4]
}
 80007c0:	0018      	movs	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	b006      	add	sp, #24
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	60b9      	str	r1, [r7, #8]
 80007d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d4:	2300      	movs	r3, #0
 80007d6:	617b      	str	r3, [r7, #20]
 80007d8:	e009      	b.n	80007ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80007da:	68bb      	ldr	r3, [r7, #8]
 80007dc:	1c5a      	adds	r2, r3, #1
 80007de:	60ba      	str	r2, [r7, #8]
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	0018      	movs	r0, r3
 80007e4:	e000      	b.n	80007e8 <_write+0x20>
 80007e6:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	3301      	adds	r3, #1
 80007ec:	617b      	str	r3, [r7, #20]
 80007ee:	697a      	ldr	r2, [r7, #20]
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	429a      	cmp	r2, r3
 80007f4:	dbf1      	blt.n	80007da <_write+0x12>
  }
  return len;
 80007f6:	687b      	ldr	r3, [r7, #4]
}
 80007f8:	0018      	movs	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	b006      	add	sp, #24
 80007fe:	bd80      	pop	{r7, pc}

08000800 <_close>:

int _close(int file)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000808:	2301      	movs	r3, #1
 800080a:	425b      	negs	r3, r3
}
 800080c:	0018      	movs	r0, r3
 800080e:	46bd      	mov	sp, r7
 8000810:	b002      	add	sp, #8
 8000812:	bd80      	pop	{r7, pc}

08000814 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	2280      	movs	r2, #128	@ 0x80
 8000822:	0192      	lsls	r2, r2, #6
 8000824:	605a      	str	r2, [r3, #4]
  return 0;
 8000826:	2300      	movs	r3, #0
}
 8000828:	0018      	movs	r0, r3
 800082a:	46bd      	mov	sp, r7
 800082c:	b002      	add	sp, #8
 800082e:	bd80      	pop	{r7, pc}

08000830 <_isatty>:

int _isatty(int file)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000838:	2301      	movs	r3, #1
}
 800083a:	0018      	movs	r0, r3
 800083c:	46bd      	mov	sp, r7
 800083e:	b002      	add	sp, #8
 8000840:	bd80      	pop	{r7, pc}

08000842 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	60f8      	str	r0, [r7, #12]
 800084a:	60b9      	str	r1, [r7, #8]
 800084c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800084e:	2300      	movs	r3, #0
}
 8000850:	0018      	movs	r0, r3
 8000852:	46bd      	mov	sp, r7
 8000854:	b004      	add	sp, #16
 8000856:	bd80      	pop	{r7, pc}

08000858 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b086      	sub	sp, #24
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000860:	4a14      	ldr	r2, [pc, #80]	@ (80008b4 <_sbrk+0x5c>)
 8000862:	4b15      	ldr	r3, [pc, #84]	@ (80008b8 <_sbrk+0x60>)
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000868:	697b      	ldr	r3, [r7, #20]
 800086a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800086c:	4b13      	ldr	r3, [pc, #76]	@ (80008bc <_sbrk+0x64>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d102      	bne.n	800087a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000874:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <_sbrk+0x64>)
 8000876:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <_sbrk+0x68>)
 8000878:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800087a:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <_sbrk+0x64>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	18d3      	adds	r3, r2, r3
 8000882:	693a      	ldr	r2, [r7, #16]
 8000884:	429a      	cmp	r2, r3
 8000886:	d207      	bcs.n	8000898 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000888:	f002 fdac 	bl	80033e4 <__errno>
 800088c:	0003      	movs	r3, r0
 800088e:	220c      	movs	r2, #12
 8000890:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000892:	2301      	movs	r3, #1
 8000894:	425b      	negs	r3, r3
 8000896:	e009      	b.n	80008ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000898:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <_sbrk+0x64>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800089e:	4b07      	ldr	r3, [pc, #28]	@ (80008bc <_sbrk+0x64>)
 80008a0:	681a      	ldr	r2, [r3, #0]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	18d2      	adds	r2, r2, r3
 80008a6:	4b05      	ldr	r3, [pc, #20]	@ (80008bc <_sbrk+0x64>)
 80008a8:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80008aa:	68fb      	ldr	r3, [r7, #12]
}
 80008ac:	0018      	movs	r0, r3
 80008ae:	46bd      	mov	sp, r7
 80008b0:	b006      	add	sp, #24
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	20002000 	.word	0x20002000
 80008b8:	00000400 	.word	0x00000400
 80008bc:	200000dc 	.word	0x200000dc
 80008c0:	200002b8 	.word	0x200002b8

080008c4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80008c8:	46c0      	nop			@ (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <uart_printf>:
 */

#include "uartcomm.h"


void uart_printf(UART_HandleTypeDef *huart, const char *format, ...) {
 80008ce:	b40e      	push	{r1, r2, r3}
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b0a4      	sub	sp, #144	@ 0x90
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
    char buffer[128];
    va_list args;
    va_start(args, format);
 80008d8:	23a0      	movs	r3, #160	@ 0xa0
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	60fb      	str	r3, [r7, #12]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	229c      	movs	r2, #156	@ 0x9c
 80008e2:	18ba      	adds	r2, r7, r2
 80008e4:	6812      	ldr	r2, [r2, #0]
 80008e6:	2410      	movs	r4, #16
 80008e8:	1938      	adds	r0, r7, r4
 80008ea:	2180      	movs	r1, #128	@ 0x80
 80008ec:	f002 fd06 	bl	80032fc <vsniprintf>
    va_end(args);

    HAL_UART_Transmit_IT(huart, (uint8_t*)buffer, strlen(buffer));
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	0018      	movs	r0, r3
 80008f4:	f7ff fc08 	bl	8000108 <strlen>
 80008f8:	0003      	movs	r3, r0
 80008fa:	b29a      	uxth	r2, r3
 80008fc:	1939      	adds	r1, r7, r4
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	0018      	movs	r0, r3
 8000902:	f001 fe2d 	bl	8002560 <HAL_UART_Transmit_IT>
}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	b024      	add	sp, #144	@ 0x90
 800090c:	bc90      	pop	{r4, r7}
 800090e:	bc08      	pop	{r3}
 8000910:	b003      	add	sp, #12
 8000912:	4718      	bx	r3

08000914 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000918:	4b14      	ldr	r3, [pc, #80]	@ (800096c <MX_USART1_UART_Init+0x58>)
 800091a:	4a15      	ldr	r2, [pc, #84]	@ (8000970 <MX_USART1_UART_Init+0x5c>)
 800091c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800091e:	4b13      	ldr	r3, [pc, #76]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000920:	22e1      	movs	r2, #225	@ 0xe1
 8000922:	0252      	lsls	r2, r2, #9
 8000924:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b11      	ldr	r3, [pc, #68]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0f      	ldr	r3, [pc, #60]	@ (800096c <MX_USART1_UART_Init+0x58>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0e      	ldr	r3, [pc, #56]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b0c      	ldr	r3, [pc, #48]	@ (800096c <MX_USART1_UART_Init+0x58>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b0b      	ldr	r3, [pc, #44]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b09      	ldr	r3, [pc, #36]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800094a:	4b08      	ldr	r3, [pc, #32]	@ (800096c <MX_USART1_UART_Init+0x58>)
 800094c:	2200      	movs	r2, #0
 800094e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000950:	4b06      	ldr	r3, [pc, #24]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000952:	2200      	movs	r2, #0
 8000954:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000956:	4b05      	ldr	r3, [pc, #20]	@ (800096c <MX_USART1_UART_Init+0x58>)
 8000958:	0018      	movs	r0, r3
 800095a:	f001 fdad 	bl	80024b8 <HAL_UART_Init>
 800095e:	1e03      	subs	r3, r0, #0
 8000960:	d001      	beq.n	8000966 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000962:	f7ff fed1 	bl	8000708 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	200000e0 	.word	0x200000e0
 8000970:	40013800 	.word	0x40013800

08000974 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b08b      	sub	sp, #44	@ 0x2c
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	2414      	movs	r4, #20
 800097e:	193b      	adds	r3, r7, r4
 8000980:	0018      	movs	r0, r3
 8000982:	2314      	movs	r3, #20
 8000984:	001a      	movs	r2, r3
 8000986:	2100      	movs	r1, #0
 8000988:	f002 fcc4 	bl	8003314 <memset>
  if(uartHandle->Instance==USART1)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a1d      	ldr	r2, [pc, #116]	@ (8000a08 <HAL_UART_MspInit+0x94>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d133      	bne.n	80009fe <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000996:	4b1d      	ldr	r3, [pc, #116]	@ (8000a0c <HAL_UART_MspInit+0x98>)
 8000998:	699a      	ldr	r2, [r3, #24]
 800099a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a0c <HAL_UART_MspInit+0x98>)
 800099c:	2180      	movs	r1, #128	@ 0x80
 800099e:	01c9      	lsls	r1, r1, #7
 80009a0:	430a      	orrs	r2, r1
 80009a2:	619a      	str	r2, [r3, #24]
 80009a4:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <HAL_UART_MspInit+0x98>)
 80009a6:	699a      	ldr	r2, [r3, #24]
 80009a8:	2380      	movs	r3, #128	@ 0x80
 80009aa:	01db      	lsls	r3, r3, #7
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <HAL_UART_MspInit+0x98>)
 80009b4:	695a      	ldr	r2, [r3, #20]
 80009b6:	4b15      	ldr	r3, [pc, #84]	@ (8000a0c <HAL_UART_MspInit+0x98>)
 80009b8:	2180      	movs	r1, #128	@ 0x80
 80009ba:	0289      	lsls	r1, r1, #10
 80009bc:	430a      	orrs	r2, r1
 80009be:	615a      	str	r2, [r3, #20]
 80009c0:	4b12      	ldr	r3, [pc, #72]	@ (8000a0c <HAL_UART_MspInit+0x98>)
 80009c2:	695a      	ldr	r2, [r3, #20]
 80009c4:	2380      	movs	r3, #128	@ 0x80
 80009c6:	029b      	lsls	r3, r3, #10
 80009c8:	4013      	ands	r3, r2
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80009ce:	193b      	adds	r3, r7, r4
 80009d0:	22c0      	movs	r2, #192	@ 0xc0
 80009d2:	00d2      	lsls	r2, r2, #3
 80009d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d6:	0021      	movs	r1, r4
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2202      	movs	r2, #2
 80009dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2203      	movs	r2, #3
 80009e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2201      	movs	r2, #1
 80009ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f0:	187a      	adds	r2, r7, r1
 80009f2:	2390      	movs	r3, #144	@ 0x90
 80009f4:	05db      	lsls	r3, r3, #23
 80009f6:	0011      	movs	r1, r2
 80009f8:	0018      	movs	r0, r3
 80009fa:	f000 f96f 	bl	8000cdc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009fe:	46c0      	nop			@ (mov r8, r8)
 8000a00:	46bd      	mov	sp, r7
 8000a02:	b00b      	add	sp, #44	@ 0x2c
 8000a04:	bd90      	pop	{r4, r7, pc}
 8000a06:	46c0      	nop			@ (mov r8, r8)
 8000a08:	40013800 	.word	0x40013800
 8000a0c:	40021000 	.word	0x40021000

08000a10 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a10:	480d      	ldr	r0, [pc, #52]	@ (8000a48 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a12:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 8000a14:	f7ff ff56 	bl	80008c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a18:	480c      	ldr	r0, [pc, #48]	@ (8000a4c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a1a:	490d      	ldr	r1, [pc, #52]	@ (8000a50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a54 <LoopForever+0xe>)
  movs r3, #0
 8000a1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a20:	e002      	b.n	8000a28 <LoopCopyDataInit>

08000a22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a26:	3304      	adds	r3, #4

08000a28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a2c:	d3f9      	bcc.n	8000a22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a30:	4c0a      	ldr	r4, [pc, #40]	@ (8000a5c <LoopForever+0x16>)
  movs r3, #0
 8000a32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a34:	e001      	b.n	8000a3a <LoopFillZerobss>

08000a36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a38:	3204      	adds	r2, #4

08000a3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a3c:	d3fb      	bcc.n	8000a36 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a3e:	f002 fcd7 	bl	80033f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a42:	f7ff fda5 	bl	8000590 <main>

08000a46 <LoopForever>:

LoopForever:
    b LoopForever
 8000a46:	e7fe      	b.n	8000a46 <LoopForever>
  ldr   r0, =_estack
 8000a48:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000a4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a50:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a54:	08004238 	.word	0x08004238
  ldr r2, =_sbss
 8000a58:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a5c:	200002b8 	.word	0x200002b8

08000a60 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a60:	e7fe      	b.n	8000a60 <ADC1_COMP_IRQHandler>
	...

08000a64 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a68:	4b07      	ldr	r3, [pc, #28]	@ (8000a88 <HAL_Init+0x24>)
 8000a6a:	681a      	ldr	r2, [r3, #0]
 8000a6c:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <HAL_Init+0x24>)
 8000a6e:	2110      	movs	r1, #16
 8000a70:	430a      	orrs	r2, r1
 8000a72:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a74:	2000      	movs	r0, #0
 8000a76:	f000 f809 	bl	8000a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a7a:	f7ff fe4b 	bl	8000714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a7e:	2300      	movs	r3, #0
}
 8000a80:	0018      	movs	r0, r3
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	40022000 	.word	0x40022000

08000a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a8c:	b590      	push	{r4, r7, lr}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a94:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <HAL_InitTick+0x5c>)
 8000a96:	681c      	ldr	r4, [r3, #0]
 8000a98:	4b14      	ldr	r3, [pc, #80]	@ (8000aec <HAL_InitTick+0x60>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	0019      	movs	r1, r3
 8000a9e:	23fa      	movs	r3, #250	@ 0xfa
 8000aa0:	0098      	lsls	r0, r3, #2
 8000aa2:	f7ff fb43 	bl	800012c <__udivsi3>
 8000aa6:	0003      	movs	r3, r0
 8000aa8:	0019      	movs	r1, r3
 8000aaa:	0020      	movs	r0, r4
 8000aac:	f7ff fb3e 	bl	800012c <__udivsi3>
 8000ab0:	0003      	movs	r3, r0
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 f905 	bl	8000cc2 <HAL_SYSTICK_Config>
 8000ab8:	1e03      	subs	r3, r0, #0
 8000aba:	d001      	beq.n	8000ac0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	e00f      	b.n	8000ae0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	2b03      	cmp	r3, #3
 8000ac4:	d80b      	bhi.n	8000ade <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac6:	6879      	ldr	r1, [r7, #4]
 8000ac8:	2301      	movs	r3, #1
 8000aca:	425b      	negs	r3, r3
 8000acc:	2200      	movs	r2, #0
 8000ace:	0018      	movs	r0, r3
 8000ad0:	f000 f8e2 	bl	8000c98 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ad4:	4b06      	ldr	r3, [pc, #24]	@ (8000af0 <HAL_InitTick+0x64>)
 8000ad6:	687a      	ldr	r2, [r7, #4]
 8000ad8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ada:	2300      	movs	r3, #0
 8000adc:	e000      	b.n	8000ae0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000ade:	2301      	movs	r3, #1
}
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	b003      	add	sp, #12
 8000ae6:	bd90      	pop	{r4, r7, pc}
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	20000008 	.word	0x20000008
 8000af0:	20000004 	.word	0x20000004

08000af4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af8:	4b05      	ldr	r3, [pc, #20]	@ (8000b10 <HAL_IncTick+0x1c>)
 8000afa:	781b      	ldrb	r3, [r3, #0]
 8000afc:	001a      	movs	r2, r3
 8000afe:	4b05      	ldr	r3, [pc, #20]	@ (8000b14 <HAL_IncTick+0x20>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	18d2      	adds	r2, r2, r3
 8000b04:	4b03      	ldr	r3, [pc, #12]	@ (8000b14 <HAL_IncTick+0x20>)
 8000b06:	601a      	str	r2, [r3, #0]
}
 8000b08:	46c0      	nop			@ (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	20000008 	.word	0x20000008
 8000b14:	20000168 	.word	0x20000168

08000b18 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b1c:	4b02      	ldr	r3, [pc, #8]	@ (8000b28 <HAL_GetTick+0x10>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
}
 8000b20:	0018      	movs	r0, r3
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	20000168 	.word	0x20000168

08000b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b34:	f7ff fff0 	bl	8000b18 <HAL_GetTick>
 8000b38:	0003      	movs	r3, r0
 8000b3a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	3301      	adds	r3, #1
 8000b44:	d005      	beq.n	8000b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b46:	4b0a      	ldr	r3, [pc, #40]	@ (8000b70 <HAL_Delay+0x44>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	001a      	movs	r2, r3
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	189b      	adds	r3, r3, r2
 8000b50:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000b52:	46c0      	nop			@ (mov r8, r8)
 8000b54:	f7ff ffe0 	bl	8000b18 <HAL_GetTick>
 8000b58:	0002      	movs	r2, r0
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d8f7      	bhi.n	8000b54 <HAL_Delay+0x28>
  {
  }
}
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	46c0      	nop			@ (mov r8, r8)
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	b004      	add	sp, #16
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			@ (mov r8, r8)
 8000b70:	20000008 	.word	0x20000008

08000b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b74:	b590      	push	{r4, r7, lr}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	0002      	movs	r2, r0
 8000b7c:	6039      	str	r1, [r7, #0]
 8000b7e:	1dfb      	adds	r3, r7, #7
 8000b80:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b7f      	cmp	r3, #127	@ 0x7f
 8000b88:	d828      	bhi.n	8000bdc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b8a:	4a2f      	ldr	r2, [pc, #188]	@ (8000c48 <__NVIC_SetPriority+0xd4>)
 8000b8c:	1dfb      	adds	r3, r7, #7
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	b25b      	sxtb	r3, r3
 8000b92:	089b      	lsrs	r3, r3, #2
 8000b94:	33c0      	adds	r3, #192	@ 0xc0
 8000b96:	009b      	lsls	r3, r3, #2
 8000b98:	589b      	ldr	r3, [r3, r2]
 8000b9a:	1dfa      	adds	r2, r7, #7
 8000b9c:	7812      	ldrb	r2, [r2, #0]
 8000b9e:	0011      	movs	r1, r2
 8000ba0:	2203      	movs	r2, #3
 8000ba2:	400a      	ands	r2, r1
 8000ba4:	00d2      	lsls	r2, r2, #3
 8000ba6:	21ff      	movs	r1, #255	@ 0xff
 8000ba8:	4091      	lsls	r1, r2
 8000baa:	000a      	movs	r2, r1
 8000bac:	43d2      	mvns	r2, r2
 8000bae:	401a      	ands	r2, r3
 8000bb0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	019b      	lsls	r3, r3, #6
 8000bb6:	22ff      	movs	r2, #255	@ 0xff
 8000bb8:	401a      	ands	r2, r3
 8000bba:	1dfb      	adds	r3, r7, #7
 8000bbc:	781b      	ldrb	r3, [r3, #0]
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	2303      	movs	r3, #3
 8000bc2:	4003      	ands	r3, r0
 8000bc4:	00db      	lsls	r3, r3, #3
 8000bc6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc8:	481f      	ldr	r0, [pc, #124]	@ (8000c48 <__NVIC_SetPriority+0xd4>)
 8000bca:	1dfb      	adds	r3, r7, #7
 8000bcc:	781b      	ldrb	r3, [r3, #0]
 8000bce:	b25b      	sxtb	r3, r3
 8000bd0:	089b      	lsrs	r3, r3, #2
 8000bd2:	430a      	orrs	r2, r1
 8000bd4:	33c0      	adds	r3, #192	@ 0xc0
 8000bd6:	009b      	lsls	r3, r3, #2
 8000bd8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bda:	e031      	b.n	8000c40 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bdc:	4a1b      	ldr	r2, [pc, #108]	@ (8000c4c <__NVIC_SetPriority+0xd8>)
 8000bde:	1dfb      	adds	r3, r7, #7
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	0019      	movs	r1, r3
 8000be4:	230f      	movs	r3, #15
 8000be6:	400b      	ands	r3, r1
 8000be8:	3b08      	subs	r3, #8
 8000bea:	089b      	lsrs	r3, r3, #2
 8000bec:	3306      	adds	r3, #6
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	18d3      	adds	r3, r2, r3
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	1dfa      	adds	r2, r7, #7
 8000bf8:	7812      	ldrb	r2, [r2, #0]
 8000bfa:	0011      	movs	r1, r2
 8000bfc:	2203      	movs	r2, #3
 8000bfe:	400a      	ands	r2, r1
 8000c00:	00d2      	lsls	r2, r2, #3
 8000c02:	21ff      	movs	r1, #255	@ 0xff
 8000c04:	4091      	lsls	r1, r2
 8000c06:	000a      	movs	r2, r1
 8000c08:	43d2      	mvns	r2, r2
 8000c0a:	401a      	ands	r2, r3
 8000c0c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c0e:	683b      	ldr	r3, [r7, #0]
 8000c10:	019b      	lsls	r3, r3, #6
 8000c12:	22ff      	movs	r2, #255	@ 0xff
 8000c14:	401a      	ands	r2, r3
 8000c16:	1dfb      	adds	r3, r7, #7
 8000c18:	781b      	ldrb	r3, [r3, #0]
 8000c1a:	0018      	movs	r0, r3
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	4003      	ands	r3, r0
 8000c20:	00db      	lsls	r3, r3, #3
 8000c22:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c24:	4809      	ldr	r0, [pc, #36]	@ (8000c4c <__NVIC_SetPriority+0xd8>)
 8000c26:	1dfb      	adds	r3, r7, #7
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	001c      	movs	r4, r3
 8000c2c:	230f      	movs	r3, #15
 8000c2e:	4023      	ands	r3, r4
 8000c30:	3b08      	subs	r3, #8
 8000c32:	089b      	lsrs	r3, r3, #2
 8000c34:	430a      	orrs	r2, r1
 8000c36:	3306      	adds	r3, #6
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	18c3      	adds	r3, r0, r3
 8000c3c:	3304      	adds	r3, #4
 8000c3e:	601a      	str	r2, [r3, #0]
}
 8000c40:	46c0      	nop			@ (mov r8, r8)
 8000c42:	46bd      	mov	sp, r7
 8000c44:	b003      	add	sp, #12
 8000c46:	bd90      	pop	{r4, r7, pc}
 8000c48:	e000e100 	.word	0xe000e100
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	1e5a      	subs	r2, r3, #1
 8000c5c:	2380      	movs	r3, #128	@ 0x80
 8000c5e:	045b      	lsls	r3, r3, #17
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d301      	bcc.n	8000c68 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c64:	2301      	movs	r3, #1
 8000c66:	e010      	b.n	8000c8a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c68:	4b0a      	ldr	r3, [pc, #40]	@ (8000c94 <SysTick_Config+0x44>)
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	3a01      	subs	r2, #1
 8000c6e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c70:	2301      	movs	r3, #1
 8000c72:	425b      	negs	r3, r3
 8000c74:	2103      	movs	r1, #3
 8000c76:	0018      	movs	r0, r3
 8000c78:	f7ff ff7c 	bl	8000b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c7c:	4b05      	ldr	r3, [pc, #20]	@ (8000c94 <SysTick_Config+0x44>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c82:	4b04      	ldr	r3, [pc, #16]	@ (8000c94 <SysTick_Config+0x44>)
 8000c84:	2207      	movs	r2, #7
 8000c86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c88:	2300      	movs	r3, #0
}
 8000c8a:	0018      	movs	r0, r3
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	b002      	add	sp, #8
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	46c0      	nop			@ (mov r8, r8)
 8000c94:	e000e010 	.word	0xe000e010

08000c98 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b084      	sub	sp, #16
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
 8000ca2:	210f      	movs	r1, #15
 8000ca4:	187b      	adds	r3, r7, r1
 8000ca6:	1c02      	adds	r2, r0, #0
 8000ca8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000caa:	68ba      	ldr	r2, [r7, #8]
 8000cac:	187b      	adds	r3, r7, r1
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	b25b      	sxtb	r3, r3
 8000cb2:	0011      	movs	r1, r2
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	f7ff ff5d 	bl	8000b74 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000cba:	46c0      	nop			@ (mov r8, r8)
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	b004      	add	sp, #16
 8000cc0:	bd80      	pop	{r7, pc}

08000cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cc2:	b580      	push	{r7, lr}
 8000cc4:	b082      	sub	sp, #8
 8000cc6:	af00      	add	r7, sp, #0
 8000cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f7ff ffbf 	bl	8000c50 <SysTick_Config>
 8000cd2:	0003      	movs	r3, r0
}
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	b002      	add	sp, #8
 8000cda:	bd80      	pop	{r7, pc}

08000cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b086      	sub	sp, #24
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
 8000ce4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cea:	e14f      	b.n	8000f8c <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	697a      	ldr	r2, [r7, #20]
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	000a      	movs	r2, r1
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d100      	bne.n	8000d04 <HAL_GPIO_Init+0x28>
 8000d02:	e140      	b.n	8000f86 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	2203      	movs	r2, #3
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d005      	beq.n	8000d1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	2203      	movs	r2, #3
 8000d16:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d130      	bne.n	8000d7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	689b      	ldr	r3, [r3, #8]
 8000d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d22:	697b      	ldr	r3, [r7, #20]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	2203      	movs	r2, #3
 8000d28:	409a      	lsls	r2, r3
 8000d2a:	0013      	movs	r3, r2
 8000d2c:	43da      	mvns	r2, r3
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	68da      	ldr	r2, [r3, #12]
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	409a      	lsls	r2, r3
 8000d3e:	0013      	movs	r3, r2
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	693a      	ldr	r2, [r7, #16]
 8000d4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	685b      	ldr	r3, [r3, #4]
 8000d50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d52:	2201      	movs	r2, #1
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	409a      	lsls	r2, r3
 8000d58:	0013      	movs	r3, r2
 8000d5a:	43da      	mvns	r2, r3
 8000d5c:	693b      	ldr	r3, [r7, #16]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	091b      	lsrs	r3, r3, #4
 8000d68:	2201      	movs	r2, #1
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	409a      	lsls	r2, r3
 8000d70:	0013      	movs	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	4313      	orrs	r3, r2
 8000d76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
 8000d82:	2203      	movs	r2, #3
 8000d84:	4013      	ands	r3, r2
 8000d86:	2b03      	cmp	r3, #3
 8000d88:	d017      	beq.n	8000dba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	68db      	ldr	r3, [r3, #12]
 8000d8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	2203      	movs	r2, #3
 8000d96:	409a      	lsls	r2, r3
 8000d98:	0013      	movs	r3, r2
 8000d9a:	43da      	mvns	r2, r3
 8000d9c:	693b      	ldr	r3, [r7, #16]
 8000d9e:	4013      	ands	r3, r2
 8000da0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	689a      	ldr	r2, [r3, #8]
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	005b      	lsls	r3, r3, #1
 8000daa:	409a      	lsls	r2, r3
 8000dac:	0013      	movs	r3, r2
 8000dae:	693a      	ldr	r2, [r7, #16]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	693a      	ldr	r2, [r7, #16]
 8000db8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2203      	movs	r2, #3
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d123      	bne.n	8000e0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	08da      	lsrs	r2, r3, #3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3208      	adds	r2, #8
 8000dce:	0092      	lsls	r2, r2, #2
 8000dd0:	58d3      	ldr	r3, [r2, r3]
 8000dd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	2207      	movs	r2, #7
 8000dd8:	4013      	ands	r3, r2
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	220f      	movs	r2, #15
 8000dde:	409a      	lsls	r2, r3
 8000de0:	0013      	movs	r3, r2
 8000de2:	43da      	mvns	r2, r3
 8000de4:	693b      	ldr	r3, [r7, #16]
 8000de6:	4013      	ands	r3, r2
 8000de8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	691a      	ldr	r2, [r3, #16]
 8000dee:	697b      	ldr	r3, [r7, #20]
 8000df0:	2107      	movs	r1, #7
 8000df2:	400b      	ands	r3, r1
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	409a      	lsls	r2, r3
 8000df8:	0013      	movs	r3, r2
 8000dfa:	693a      	ldr	r2, [r7, #16]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	08da      	lsrs	r2, r3, #3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3208      	adds	r2, #8
 8000e08:	0092      	lsls	r2, r2, #2
 8000e0a:	6939      	ldr	r1, [r7, #16]
 8000e0c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	2203      	movs	r2, #3
 8000e1a:	409a      	lsls	r2, r3
 8000e1c:	0013      	movs	r3, r2
 8000e1e:	43da      	mvns	r2, r3
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4013      	ands	r3, r2
 8000e24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	2203      	movs	r2, #3
 8000e2c:	401a      	ands	r2, r3
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	409a      	lsls	r2, r3
 8000e34:	0013      	movs	r3, r2
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685a      	ldr	r2, [r3, #4]
 8000e46:	23c0      	movs	r3, #192	@ 0xc0
 8000e48:	029b      	lsls	r3, r3, #10
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	d100      	bne.n	8000e50 <HAL_GPIO_Init+0x174>
 8000e4e:	e09a      	b.n	8000f86 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e50:	4b54      	ldr	r3, [pc, #336]	@ (8000fa4 <HAL_GPIO_Init+0x2c8>)
 8000e52:	699a      	ldr	r2, [r3, #24]
 8000e54:	4b53      	ldr	r3, [pc, #332]	@ (8000fa4 <HAL_GPIO_Init+0x2c8>)
 8000e56:	2101      	movs	r1, #1
 8000e58:	430a      	orrs	r2, r1
 8000e5a:	619a      	str	r2, [r3, #24]
 8000e5c:	4b51      	ldr	r3, [pc, #324]	@ (8000fa4 <HAL_GPIO_Init+0x2c8>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	2201      	movs	r2, #1
 8000e62:	4013      	ands	r3, r2
 8000e64:	60bb      	str	r3, [r7, #8]
 8000e66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e68:	4a4f      	ldr	r2, [pc, #316]	@ (8000fa8 <HAL_GPIO_Init+0x2cc>)
 8000e6a:	697b      	ldr	r3, [r7, #20]
 8000e6c:	089b      	lsrs	r3, r3, #2
 8000e6e:	3302      	adds	r3, #2
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	589b      	ldr	r3, [r3, r2]
 8000e74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	2203      	movs	r2, #3
 8000e7a:	4013      	ands	r3, r2
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	220f      	movs	r2, #15
 8000e80:	409a      	lsls	r2, r3
 8000e82:	0013      	movs	r3, r2
 8000e84:	43da      	mvns	r2, r3
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	4013      	ands	r3, r2
 8000e8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e8c:	687a      	ldr	r2, [r7, #4]
 8000e8e:	2390      	movs	r3, #144	@ 0x90
 8000e90:	05db      	lsls	r3, r3, #23
 8000e92:	429a      	cmp	r2, r3
 8000e94:	d013      	beq.n	8000ebe <HAL_GPIO_Init+0x1e2>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	4a44      	ldr	r2, [pc, #272]	@ (8000fac <HAL_GPIO_Init+0x2d0>)
 8000e9a:	4293      	cmp	r3, r2
 8000e9c:	d00d      	beq.n	8000eba <HAL_GPIO_Init+0x1de>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	4a43      	ldr	r2, [pc, #268]	@ (8000fb0 <HAL_GPIO_Init+0x2d4>)
 8000ea2:	4293      	cmp	r3, r2
 8000ea4:	d007      	beq.n	8000eb6 <HAL_GPIO_Init+0x1da>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	4a42      	ldr	r2, [pc, #264]	@ (8000fb4 <HAL_GPIO_Init+0x2d8>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d101      	bne.n	8000eb2 <HAL_GPIO_Init+0x1d6>
 8000eae:	2303      	movs	r3, #3
 8000eb0:	e006      	b.n	8000ec0 <HAL_GPIO_Init+0x1e4>
 8000eb2:	2305      	movs	r3, #5
 8000eb4:	e004      	b.n	8000ec0 <HAL_GPIO_Init+0x1e4>
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	e002      	b.n	8000ec0 <HAL_GPIO_Init+0x1e4>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e000      	b.n	8000ec0 <HAL_GPIO_Init+0x1e4>
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	697a      	ldr	r2, [r7, #20]
 8000ec2:	2103      	movs	r1, #3
 8000ec4:	400a      	ands	r2, r1
 8000ec6:	0092      	lsls	r2, r2, #2
 8000ec8:	4093      	lsls	r3, r2
 8000eca:	693a      	ldr	r2, [r7, #16]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000ed0:	4935      	ldr	r1, [pc, #212]	@ (8000fa8 <HAL_GPIO_Init+0x2cc>)
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	089b      	lsrs	r3, r3, #2
 8000ed6:	3302      	adds	r3, #2
 8000ed8:	009b      	lsls	r3, r3, #2
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ede:	4b36      	ldr	r3, [pc, #216]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	43da      	mvns	r2, r3
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	4013      	ands	r3, r2
 8000eec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685a      	ldr	r2, [r3, #4]
 8000ef2:	2380      	movs	r3, #128	@ 0x80
 8000ef4:	035b      	lsls	r3, r3, #13
 8000ef6:	4013      	ands	r3, r2
 8000ef8:	d003      	beq.n	8000f02 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	4313      	orrs	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f02:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f04:	693a      	ldr	r2, [r7, #16]
 8000f06:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f08:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	43da      	mvns	r2, r3
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685a      	ldr	r2, [r3, #4]
 8000f1c:	2380      	movs	r3, #128	@ 0x80
 8000f1e:	039b      	lsls	r3, r3, #14
 8000f20:	4013      	ands	r3, r2
 8000f22:	d003      	beq.n	8000f2c <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f2c:	4b22      	ldr	r3, [pc, #136]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000f32:	4b21      	ldr	r3, [pc, #132]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	43da      	mvns	r2, r3
 8000f3c:	693b      	ldr	r3, [r7, #16]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685a      	ldr	r2, [r3, #4]
 8000f46:	2380      	movs	r3, #128	@ 0x80
 8000f48:	029b      	lsls	r3, r3, #10
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	d003      	beq.n	8000f56 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f56:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000f5c:	4b16      	ldr	r3, [pc, #88]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	43da      	mvns	r2, r3
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685a      	ldr	r2, [r3, #4]
 8000f70:	2380      	movs	r3, #128	@ 0x80
 8000f72:	025b      	lsls	r3, r3, #9
 8000f74:	4013      	ands	r3, r2
 8000f76:	d003      	beq.n	8000f80 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f80:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <HAL_GPIO_Init+0x2dc>)
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	40da      	lsrs	r2, r3
 8000f94:	1e13      	subs	r3, r2, #0
 8000f96:	d000      	beq.n	8000f9a <HAL_GPIO_Init+0x2be>
 8000f98:	e6a8      	b.n	8000cec <HAL_GPIO_Init+0x10>
  } 
}
 8000f9a:	46c0      	nop			@ (mov r8, r8)
 8000f9c:	46c0      	nop			@ (mov r8, r8)
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	b006      	add	sp, #24
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40021000 	.word	0x40021000
 8000fa8:	40010000 	.word	0x40010000
 8000fac:	48000400 	.word	0x48000400
 8000fb0:	48000800 	.word	0x48000800
 8000fb4:	48000c00 	.word	0x48000c00
 8000fb8:	40010400 	.word	0x40010400

08000fbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	0008      	movs	r0, r1
 8000fc6:	0011      	movs	r1, r2
 8000fc8:	1cbb      	adds	r3, r7, #2
 8000fca:	1c02      	adds	r2, r0, #0
 8000fcc:	801a      	strh	r2, [r3, #0]
 8000fce:	1c7b      	adds	r3, r7, #1
 8000fd0:	1c0a      	adds	r2, r1, #0
 8000fd2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000fd4:	1c7b      	adds	r3, r7, #1
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d004      	beq.n	8000fe6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fdc:	1cbb      	adds	r3, r7, #2
 8000fde:	881a      	ldrh	r2, [r3, #0]
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fe4:	e003      	b.n	8000fee <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fe6:	1cbb      	adds	r3, r7, #2
 8000fe8:	881a      	ldrh	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000fee:	46c0      	nop			@ (mov r8, r8)
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b002      	add	sp, #8
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b084      	sub	sp, #16
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
 8000ffe:	000a      	movs	r2, r1
 8001000:	1cbb      	adds	r3, r7, #2
 8001002:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	695b      	ldr	r3, [r3, #20]
 8001008:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800100a:	1cbb      	adds	r3, r7, #2
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	4013      	ands	r3, r2
 8001012:	041a      	lsls	r2, r3, #16
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	43db      	mvns	r3, r3
 8001018:	1cb9      	adds	r1, r7, #2
 800101a:	8809      	ldrh	r1, [r1, #0]
 800101c:	400b      	ands	r3, r1
 800101e:	431a      	orrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	619a      	str	r2, [r3, #24]
}
 8001024:	46c0      	nop			@ (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	b004      	add	sp, #16
 800102a:	bd80      	pop	{r7, pc}

0800102c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d101      	bne.n	800103e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e08f      	b.n	800115e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2241      	movs	r2, #65	@ 0x41
 8001042:	5c9b      	ldrb	r3, [r3, r2]
 8001044:	b2db      	uxtb	r3, r3
 8001046:	2b00      	cmp	r3, #0
 8001048:	d107      	bne.n	800105a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	2240      	movs	r2, #64	@ 0x40
 800104e:	2100      	movs	r1, #0
 8001050:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	0018      	movs	r0, r3
 8001056:	f7ff fa4d 	bl	80004f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2241      	movs	r2, #65	@ 0x41
 800105e:	2124      	movs	r1, #36	@ 0x24
 8001060:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681a      	ldr	r2, [r3, #0]
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	2101      	movs	r1, #1
 800106e:	438a      	bics	r2, r1
 8001070:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	685a      	ldr	r2, [r3, #4]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	493b      	ldr	r1, [pc, #236]	@ (8001168 <HAL_I2C_Init+0x13c>)
 800107c:	400a      	ands	r2, r1
 800107e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4938      	ldr	r1, [pc, #224]	@ (800116c <HAL_I2C_Init+0x140>)
 800108c:	400a      	ands	r2, r1
 800108e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	2b01      	cmp	r3, #1
 8001096:	d108      	bne.n	80010aa <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689a      	ldr	r2, [r3, #8]
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2180      	movs	r1, #128	@ 0x80
 80010a2:	0209      	lsls	r1, r1, #8
 80010a4:	430a      	orrs	r2, r1
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	e007      	b.n	80010ba <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	689a      	ldr	r2, [r3, #8]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2184      	movs	r1, #132	@ 0x84
 80010b4:	0209      	lsls	r1, r1, #8
 80010b6:	430a      	orrs	r2, r1
 80010b8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	2b02      	cmp	r3, #2
 80010c0:	d109      	bne.n	80010d6 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	685a      	ldr	r2, [r3, #4]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	2180      	movs	r1, #128	@ 0x80
 80010ce:	0109      	lsls	r1, r1, #4
 80010d0:	430a      	orrs	r2, r1
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	e007      	b.n	80010e6 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	685a      	ldr	r2, [r3, #4]
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4923      	ldr	r1, [pc, #140]	@ (8001170 <HAL_I2C_Init+0x144>)
 80010e2:	400a      	ands	r2, r1
 80010e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	685a      	ldr	r2, [r3, #4]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4920      	ldr	r1, [pc, #128]	@ (8001174 <HAL_I2C_Init+0x148>)
 80010f2:	430a      	orrs	r2, r1
 80010f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	68da      	ldr	r2, [r3, #12]
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	491a      	ldr	r1, [pc, #104]	@ (800116c <HAL_I2C_Init+0x140>)
 8001102:	400a      	ands	r2, r1
 8001104:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	691a      	ldr	r2, [r3, #16]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	695b      	ldr	r3, [r3, #20]
 800110e:	431a      	orrs	r2, r3
 8001110:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	430a      	orrs	r2, r1
 800111e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	69d9      	ldr	r1, [r3, #28]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6a1a      	ldr	r2, [r3, #32]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	430a      	orrs	r2, r1
 800112e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2101      	movs	r1, #1
 800113c:	430a      	orrs	r2, r1
 800113e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2241      	movs	r2, #65	@ 0x41
 800114a:	2120      	movs	r1, #32
 800114c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2200      	movs	r2, #0
 8001152:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2242      	movs	r2, #66	@ 0x42
 8001158:	2100      	movs	r1, #0
 800115a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800115c:	2300      	movs	r3, #0
}
 800115e:	0018      	movs	r0, r3
 8001160:	46bd      	mov	sp, r7
 8001162:	b002      	add	sp, #8
 8001164:	bd80      	pop	{r7, pc}
 8001166:	46c0      	nop			@ (mov r8, r8)
 8001168:	f0ffffff 	.word	0xf0ffffff
 800116c:	ffff7fff 	.word	0xffff7fff
 8001170:	fffff7ff 	.word	0xfffff7ff
 8001174:	02008000 	.word	0x02008000

08001178 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001178:	b590      	push	{r4, r7, lr}
 800117a:	b089      	sub	sp, #36	@ 0x24
 800117c:	af02      	add	r7, sp, #8
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	000c      	movs	r4, r1
 8001182:	0010      	movs	r0, r2
 8001184:	0019      	movs	r1, r3
 8001186:	230a      	movs	r3, #10
 8001188:	18fb      	adds	r3, r7, r3
 800118a:	1c22      	adds	r2, r4, #0
 800118c:	801a      	strh	r2, [r3, #0]
 800118e:	2308      	movs	r3, #8
 8001190:	18fb      	adds	r3, r7, r3
 8001192:	1c02      	adds	r2, r0, #0
 8001194:	801a      	strh	r2, [r3, #0]
 8001196:	1dbb      	adds	r3, r7, #6
 8001198:	1c0a      	adds	r2, r1, #0
 800119a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	2241      	movs	r2, #65	@ 0x41
 80011a0:	5c9b      	ldrb	r3, [r3, r2]
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	2b20      	cmp	r3, #32
 80011a6:	d000      	beq.n	80011aa <HAL_I2C_Mem_Read+0x32>
 80011a8:	e110      	b.n	80013cc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80011aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d004      	beq.n	80011ba <HAL_I2C_Mem_Read+0x42>
 80011b0:	232c      	movs	r3, #44	@ 0x2c
 80011b2:	18fb      	adds	r3, r7, r3
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d105      	bne.n	80011c6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	2280      	movs	r2, #128	@ 0x80
 80011be:	0092      	lsls	r2, r2, #2
 80011c0:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
 80011c4:	e103      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	2240      	movs	r2, #64	@ 0x40
 80011ca:	5c9b      	ldrb	r3, [r3, r2]
 80011cc:	2b01      	cmp	r3, #1
 80011ce:	d101      	bne.n	80011d4 <HAL_I2C_Mem_Read+0x5c>
 80011d0:	2302      	movs	r3, #2
 80011d2:	e0fc      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	2240      	movs	r2, #64	@ 0x40
 80011d8:	2101      	movs	r1, #1
 80011da:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80011dc:	f7ff fc9c 	bl	8000b18 <HAL_GetTick>
 80011e0:	0003      	movs	r3, r0
 80011e2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80011e4:	2380      	movs	r3, #128	@ 0x80
 80011e6:	0219      	lsls	r1, r3, #8
 80011e8:	68f8      	ldr	r0, [r7, #12]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	9300      	str	r3, [sp, #0]
 80011ee:	2319      	movs	r3, #25
 80011f0:	2201      	movs	r2, #1
 80011f2:	f000 f979 	bl	80014e8 <I2C_WaitOnFlagUntilTimeout>
 80011f6:	1e03      	subs	r3, r0, #0
 80011f8:	d001      	beq.n	80011fe <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e0e7      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	2241      	movs	r2, #65	@ 0x41
 8001202:	2122      	movs	r1, #34	@ 0x22
 8001204:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2242      	movs	r2, #66	@ 0x42
 800120a:	2140      	movs	r1, #64	@ 0x40
 800120c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2200      	movs	r2, #0
 8001212:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001218:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	222c      	movs	r2, #44	@ 0x2c
 800121e:	18ba      	adds	r2, r7, r2
 8001220:	8812      	ldrh	r2, [r2, #0]
 8001222:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2200      	movs	r2, #0
 8001228:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800122a:	1dbb      	adds	r3, r7, #6
 800122c:	881c      	ldrh	r4, [r3, #0]
 800122e:	2308      	movs	r3, #8
 8001230:	18fb      	adds	r3, r7, r3
 8001232:	881a      	ldrh	r2, [r3, #0]
 8001234:	230a      	movs	r3, #10
 8001236:	18fb      	adds	r3, r7, r3
 8001238:	8819      	ldrh	r1, [r3, #0]
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	9301      	str	r3, [sp, #4]
 8001240:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001242:	9300      	str	r3, [sp, #0]
 8001244:	0023      	movs	r3, r4
 8001246:	f000 f8cb 	bl	80013e0 <I2C_RequestMemoryRead>
 800124a:	1e03      	subs	r3, r0, #0
 800124c:	d005      	beq.n	800125a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2240      	movs	r2, #64	@ 0x40
 8001252:	2100      	movs	r1, #0
 8001254:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e0b9      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800125e:	b29b      	uxth	r3, r3
 8001260:	2bff      	cmp	r3, #255	@ 0xff
 8001262:	d911      	bls.n	8001288 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = 1U;
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	2201      	movs	r2, #1
 8001268:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800126e:	b2da      	uxtb	r2, r3
 8001270:	2380      	movs	r3, #128	@ 0x80
 8001272:	045c      	lsls	r4, r3, #17
 8001274:	230a      	movs	r3, #10
 8001276:	18fb      	adds	r3, r7, r3
 8001278:	8819      	ldrh	r1, [r3, #0]
 800127a:	68f8      	ldr	r0, [r7, #12]
 800127c:	4b56      	ldr	r3, [pc, #344]	@ (80013d8 <HAL_I2C_Mem_Read+0x260>)
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	0023      	movs	r3, r4
 8001282:	f000 fb0b 	bl	800189c <I2C_TransferConfig>
 8001286:	e012      	b.n	80012ae <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800128c:	b29a      	uxth	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001296:	b2da      	uxtb	r2, r3
 8001298:	2380      	movs	r3, #128	@ 0x80
 800129a:	049c      	lsls	r4, r3, #18
 800129c:	230a      	movs	r3, #10
 800129e:	18fb      	adds	r3, r7, r3
 80012a0:	8819      	ldrh	r1, [r3, #0]
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	4b4c      	ldr	r3, [pc, #304]	@ (80013d8 <HAL_I2C_Mem_Read+0x260>)
 80012a6:	9300      	str	r3, [sp, #0]
 80012a8:	0023      	movs	r3, r4
 80012aa:	f000 faf7 	bl	800189c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80012ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	0013      	movs	r3, r2
 80012b8:	2200      	movs	r2, #0
 80012ba:	2104      	movs	r1, #4
 80012bc:	f000 f914 	bl	80014e8 <I2C_WaitOnFlagUntilTimeout>
 80012c0:	1e03      	subs	r3, r0, #0
 80012c2:	d001      	beq.n	80012c8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e082      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012d2:	b2d2      	uxtb	r2, r2
 80012d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012da:	1c5a      	adds	r2, r3, #1
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80012e4:	3b01      	subs	r3, #1
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	3b01      	subs	r3, #1
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80012fe:	b29b      	uxth	r3, r3
 8001300:	2b00      	cmp	r3, #0
 8001302:	d03a      	beq.n	800137a <HAL_I2C_Mem_Read+0x202>
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001308:	2b00      	cmp	r3, #0
 800130a:	d136      	bne.n	800137a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800130c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800130e:	68f8      	ldr	r0, [r7, #12]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	0013      	movs	r3, r2
 8001316:	2200      	movs	r2, #0
 8001318:	2180      	movs	r1, #128	@ 0x80
 800131a:	f000 f8e5 	bl	80014e8 <I2C_WaitOnFlagUntilTimeout>
 800131e:	1e03      	subs	r3, r0, #0
 8001320:	d001      	beq.n	8001326 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e053      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800132a:	b29b      	uxth	r3, r3
 800132c:	2bff      	cmp	r3, #255	@ 0xff
 800132e:	d911      	bls.n	8001354 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = 1U;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2201      	movs	r2, #1
 8001334:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800133a:	b2da      	uxtb	r2, r3
 800133c:	2380      	movs	r3, #128	@ 0x80
 800133e:	045c      	lsls	r4, r3, #17
 8001340:	230a      	movs	r3, #10
 8001342:	18fb      	adds	r3, r7, r3
 8001344:	8819      	ldrh	r1, [r3, #0]
 8001346:	68f8      	ldr	r0, [r7, #12]
 8001348:	2300      	movs	r3, #0
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	0023      	movs	r3, r4
 800134e:	f000 faa5 	bl	800189c <I2C_TransferConfig>
 8001352:	e012      	b.n	800137a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001358:	b29a      	uxth	r2, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001362:	b2da      	uxtb	r2, r3
 8001364:	2380      	movs	r3, #128	@ 0x80
 8001366:	049c      	lsls	r4, r3, #18
 8001368:	230a      	movs	r3, #10
 800136a:	18fb      	adds	r3, r7, r3
 800136c:	8819      	ldrh	r1, [r3, #0]
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	2300      	movs	r3, #0
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	0023      	movs	r3, r4
 8001376:	f000 fa91 	bl	800189c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800137e:	b29b      	uxth	r3, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	d194      	bne.n	80012ae <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001384:	697a      	ldr	r2, [r7, #20]
 8001386:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	0018      	movs	r0, r3
 800138c:	f000 f94a 	bl	8001624 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001390:	1e03      	subs	r3, r0, #0
 8001392:	d001      	beq.n	8001398 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e01a      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2220      	movs	r2, #32
 800139e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	685a      	ldr	r2, [r3, #4]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	490c      	ldr	r1, [pc, #48]	@ (80013dc <HAL_I2C_Mem_Read+0x264>)
 80013ac:	400a      	ands	r2, r1
 80013ae:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2241      	movs	r2, #65	@ 0x41
 80013b4:	2120      	movs	r1, #32
 80013b6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2242      	movs	r2, #66	@ 0x42
 80013bc:	2100      	movs	r1, #0
 80013be:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2240      	movs	r2, #64	@ 0x40
 80013c4:	2100      	movs	r1, #0
 80013c6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80013c8:	2300      	movs	r3, #0
 80013ca:	e000      	b.n	80013ce <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80013cc:	2302      	movs	r3, #2
  }
}
 80013ce:	0018      	movs	r0, r3
 80013d0:	46bd      	mov	sp, r7
 80013d2:	b007      	add	sp, #28
 80013d4:	bd90      	pop	{r4, r7, pc}
 80013d6:	46c0      	nop			@ (mov r8, r8)
 80013d8:	80002400 	.word	0x80002400
 80013dc:	fe00e800 	.word	0xfe00e800

080013e0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80013e0:	b5b0      	push	{r4, r5, r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af02      	add	r7, sp, #8
 80013e6:	60f8      	str	r0, [r7, #12]
 80013e8:	000c      	movs	r4, r1
 80013ea:	0010      	movs	r0, r2
 80013ec:	0019      	movs	r1, r3
 80013ee:	250a      	movs	r5, #10
 80013f0:	197b      	adds	r3, r7, r5
 80013f2:	1c22      	adds	r2, r4, #0
 80013f4:	801a      	strh	r2, [r3, #0]
 80013f6:	2308      	movs	r3, #8
 80013f8:	18fb      	adds	r3, r7, r3
 80013fa:	1c02      	adds	r2, r0, #0
 80013fc:	801a      	strh	r2, [r3, #0]
 80013fe:	1dbb      	adds	r3, r7, #6
 8001400:	1c0a      	adds	r2, r1, #0
 8001402:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001404:	1dbb      	adds	r3, r7, #6
 8001406:	881b      	ldrh	r3, [r3, #0]
 8001408:	b2da      	uxtb	r2, r3
 800140a:	197b      	adds	r3, r7, r5
 800140c:	8819      	ldrh	r1, [r3, #0]
 800140e:	68f8      	ldr	r0, [r7, #12]
 8001410:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <I2C_RequestMemoryRead+0xc0>)
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	2300      	movs	r3, #0
 8001416:	f000 fa41 	bl	800189c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800141a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800141c:	6a39      	ldr	r1, [r7, #32]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	0018      	movs	r0, r3
 8001422:	f000 f8b9 	bl	8001598 <I2C_WaitOnTXISFlagUntilTimeout>
 8001426:	1e03      	subs	r3, r0, #0
 8001428:	d001      	beq.n	800142e <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e033      	b.n	8001496 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800142e:	1dbb      	adds	r3, r7, #6
 8001430:	881b      	ldrh	r3, [r3, #0]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d107      	bne.n	8001446 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001436:	2308      	movs	r3, #8
 8001438:	18fb      	adds	r3, r7, r3
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b2da      	uxtb	r2, r3
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	629a      	str	r2, [r3, #40]	@ 0x28
 8001444:	e019      	b.n	800147a <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001446:	2308      	movs	r3, #8
 8001448:	18fb      	adds	r3, r7, r3
 800144a:	881b      	ldrh	r3, [r3, #0]
 800144c:	0a1b      	lsrs	r3, r3, #8
 800144e:	b29b      	uxth	r3, r3
 8001450:	b2da      	uxtb	r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001458:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800145a:	6a39      	ldr	r1, [r7, #32]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	0018      	movs	r0, r3
 8001460:	f000 f89a 	bl	8001598 <I2C_WaitOnTXISFlagUntilTimeout>
 8001464:	1e03      	subs	r3, r0, #0
 8001466:	d001      	beq.n	800146c <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	e014      	b.n	8001496 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800146c:	2308      	movs	r3, #8
 800146e:	18fb      	adds	r3, r7, r3
 8001470:	881b      	ldrh	r3, [r3, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800147a:	6a3a      	ldr	r2, [r7, #32]
 800147c:	68f8      	ldr	r0, [r7, #12]
 800147e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	0013      	movs	r3, r2
 8001484:	2200      	movs	r2, #0
 8001486:	2140      	movs	r1, #64	@ 0x40
 8001488:	f000 f82e 	bl	80014e8 <I2C_WaitOnFlagUntilTimeout>
 800148c:	1e03      	subs	r3, r0, #0
 800148e:	d001      	beq.n	8001494 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e000      	b.n	8001496 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	0018      	movs	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	b004      	add	sp, #16
 800149c:	bdb0      	pop	{r4, r5, r7, pc}
 800149e:	46c0      	nop			@ (mov r8, r8)
 80014a0:	80002000 	.word	0x80002000

080014a4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	2202      	movs	r2, #2
 80014b4:	4013      	ands	r3, r2
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d103      	bne.n	80014c2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2200      	movs	r2, #0
 80014c0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	699b      	ldr	r3, [r3, #24]
 80014c8:	2201      	movs	r2, #1
 80014ca:	4013      	ands	r3, r2
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d007      	beq.n	80014e0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	699a      	ldr	r2, [r3, #24]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2101      	movs	r1, #1
 80014dc:	430a      	orrs	r2, r1
 80014de:	619a      	str	r2, [r3, #24]
  }
}
 80014e0:	46c0      	nop			@ (mov r8, r8)
 80014e2:	46bd      	mov	sp, r7
 80014e4:	b002      	add	sp, #8
 80014e6:	bd80      	pop	{r7, pc}

080014e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	60f8      	str	r0, [r7, #12]
 80014f0:	60b9      	str	r1, [r7, #8]
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	1dfb      	adds	r3, r7, #7
 80014f6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80014f8:	e03a      	b.n	8001570 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	6839      	ldr	r1, [r7, #0]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	0018      	movs	r0, r3
 8001502:	f000 f8d3 	bl	80016ac <I2C_IsErrorOccurred>
 8001506:	1e03      	subs	r3, r0, #0
 8001508:	d001      	beq.n	800150e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e040      	b.n	8001590 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	3301      	adds	r3, #1
 8001512:	d02d      	beq.n	8001570 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001514:	f7ff fb00 	bl	8000b18 <HAL_GetTick>
 8001518:	0002      	movs	r2, r0
 800151a:	69bb      	ldr	r3, [r7, #24]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	683a      	ldr	r2, [r7, #0]
 8001520:	429a      	cmp	r2, r3
 8001522:	d302      	bcc.n	800152a <I2C_WaitOnFlagUntilTimeout+0x42>
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d122      	bne.n	8001570 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	68ba      	ldr	r2, [r7, #8]
 8001532:	4013      	ands	r3, r2
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	425a      	negs	r2, r3
 800153a:	4153      	adcs	r3, r2
 800153c:	b2db      	uxtb	r3, r3
 800153e:	001a      	movs	r2, r3
 8001540:	1dfb      	adds	r3, r7, #7
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d113      	bne.n	8001570 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800154c:	2220      	movs	r2, #32
 800154e:	431a      	orrs	r2, r3
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	2241      	movs	r2, #65	@ 0x41
 8001558:	2120      	movs	r1, #32
 800155a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2242      	movs	r2, #66	@ 0x42
 8001560:	2100      	movs	r1, #0
 8001562:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2240      	movs	r2, #64	@ 0x40
 8001568:	2100      	movs	r1, #0
 800156a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e00f      	b.n	8001590 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	68ba      	ldr	r2, [r7, #8]
 8001578:	4013      	ands	r3, r2
 800157a:	68ba      	ldr	r2, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	425a      	negs	r2, r3
 8001580:	4153      	adcs	r3, r2
 8001582:	b2db      	uxtb	r3, r3
 8001584:	001a      	movs	r2, r3
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d0b5      	beq.n	80014fa <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800158e:	2300      	movs	r3, #0
}
 8001590:	0018      	movs	r0, r3
 8001592:	46bd      	mov	sp, r7
 8001594:	b004      	add	sp, #16
 8001596:	bd80      	pop	{r7, pc}

08001598 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	60f8      	str	r0, [r7, #12]
 80015a0:	60b9      	str	r1, [r7, #8]
 80015a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80015a4:	e032      	b.n	800160c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80015a6:	687a      	ldr	r2, [r7, #4]
 80015a8:	68b9      	ldr	r1, [r7, #8]
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	0018      	movs	r0, r3
 80015ae:	f000 f87d 	bl	80016ac <I2C_IsErrorOccurred>
 80015b2:	1e03      	subs	r3, r0, #0
 80015b4:	d001      	beq.n	80015ba <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e030      	b.n	800161c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	3301      	adds	r3, #1
 80015be:	d025      	beq.n	800160c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015c0:	f7ff faaa 	bl	8000b18 <HAL_GetTick>
 80015c4:	0002      	movs	r2, r0
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	1ad3      	subs	r3, r2, r3
 80015ca:	68ba      	ldr	r2, [r7, #8]
 80015cc:	429a      	cmp	r2, r3
 80015ce:	d302      	bcc.n	80015d6 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d11a      	bne.n	800160c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	699b      	ldr	r3, [r3, #24]
 80015dc:	2202      	movs	r2, #2
 80015de:	4013      	ands	r3, r2
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d013      	beq.n	800160c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e8:	2220      	movs	r2, #32
 80015ea:	431a      	orrs	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	2241      	movs	r2, #65	@ 0x41
 80015f4:	2120      	movs	r1, #32
 80015f6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	2242      	movs	r2, #66	@ 0x42
 80015fc:	2100      	movs	r1, #0
 80015fe:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2240      	movs	r2, #64	@ 0x40
 8001604:	2100      	movs	r1, #0
 8001606:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8001608:	2301      	movs	r3, #1
 800160a:	e007      	b.n	800161c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	2202      	movs	r2, #2
 8001614:	4013      	ands	r3, r2
 8001616:	2b02      	cmp	r3, #2
 8001618:	d1c5      	bne.n	80015a6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	0018      	movs	r0, r3
 800161e:	46bd      	mov	sp, r7
 8001620:	b004      	add	sp, #16
 8001622:	bd80      	pop	{r7, pc}

08001624 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	60f8      	str	r0, [r7, #12]
 800162c:	60b9      	str	r1, [r7, #8]
 800162e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001630:	e02f      	b.n	8001692 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	68b9      	ldr	r1, [r7, #8]
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	0018      	movs	r0, r3
 800163a:	f000 f837 	bl	80016ac <I2C_IsErrorOccurred>
 800163e:	1e03      	subs	r3, r0, #0
 8001640:	d001      	beq.n	8001646 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e02d      	b.n	80016a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001646:	f7ff fa67 	bl	8000b18 <HAL_GetTick>
 800164a:	0002      	movs	r2, r0
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	68ba      	ldr	r2, [r7, #8]
 8001652:	429a      	cmp	r2, r3
 8001654:	d302      	bcc.n	800165c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d11a      	bne.n	8001692 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	2220      	movs	r2, #32
 8001664:	4013      	ands	r3, r2
 8001666:	2b20      	cmp	r3, #32
 8001668:	d013      	beq.n	8001692 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166e:	2220      	movs	r2, #32
 8001670:	431a      	orrs	r2, r3
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	2241      	movs	r2, #65	@ 0x41
 800167a:	2120      	movs	r1, #32
 800167c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	2242      	movs	r2, #66	@ 0x42
 8001682:	2100      	movs	r1, #0
 8001684:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2240      	movs	r2, #64	@ 0x40
 800168a:	2100      	movs	r1, #0
 800168c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e007      	b.n	80016a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	2220      	movs	r2, #32
 800169a:	4013      	ands	r3, r2
 800169c:	2b20      	cmp	r3, #32
 800169e:	d1c8      	bne.n	8001632 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80016a0:	2300      	movs	r3, #0
}
 80016a2:	0018      	movs	r0, r3
 80016a4:	46bd      	mov	sp, r7
 80016a6:	b004      	add	sp, #16
 80016a8:	bd80      	pop	{r7, pc}
	...

080016ac <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	@ 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	60f8      	str	r0, [r7, #12]
 80016b4:	60b9      	str	r1, [r7, #8]
 80016b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80016b8:	2327      	movs	r3, #39	@ 0x27
 80016ba:	18fb      	adds	r3, r7, r3
 80016bc:	2200      	movs	r2, #0
 80016be:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80016d0:	69bb      	ldr	r3, [r7, #24]
 80016d2:	2210      	movs	r2, #16
 80016d4:	4013      	ands	r3, r2
 80016d6:	d100      	bne.n	80016da <I2C_IsErrorOccurred+0x2e>
 80016d8:	e079      	b.n	80017ce <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2210      	movs	r2, #16
 80016e0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80016e2:	e057      	b.n	8001794 <I2C_IsErrorOccurred+0xe8>
 80016e4:	2227      	movs	r2, #39	@ 0x27
 80016e6:	18bb      	adds	r3, r7, r2
 80016e8:	18ba      	adds	r2, r7, r2
 80016ea:	7812      	ldrb	r2, [r2, #0]
 80016ec:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	3301      	adds	r3, #1
 80016f2:	d04f      	beq.n	8001794 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80016f4:	f7ff fa10 	bl	8000b18 <HAL_GetTick>
 80016f8:	0002      	movs	r2, r0
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	68ba      	ldr	r2, [r7, #8]
 8001700:	429a      	cmp	r2, r3
 8001702:	d302      	bcc.n	800170a <I2C_IsErrorOccurred+0x5e>
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d144      	bne.n	8001794 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	685a      	ldr	r2, [r3, #4]
 8001710:	2380      	movs	r3, #128	@ 0x80
 8001712:	01db      	lsls	r3, r3, #7
 8001714:	4013      	ands	r3, r2
 8001716:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001718:	2013      	movs	r0, #19
 800171a:	183b      	adds	r3, r7, r0
 800171c:	68fa      	ldr	r2, [r7, #12]
 800171e:	2142      	movs	r1, #66	@ 0x42
 8001720:	5c52      	ldrb	r2, [r2, r1]
 8001722:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	699a      	ldr	r2, [r3, #24]
 800172a:	2380      	movs	r3, #128	@ 0x80
 800172c:	021b      	lsls	r3, r3, #8
 800172e:	401a      	ands	r2, r3
 8001730:	2380      	movs	r3, #128	@ 0x80
 8001732:	021b      	lsls	r3, r3, #8
 8001734:	429a      	cmp	r2, r3
 8001736:	d126      	bne.n	8001786 <I2C_IsErrorOccurred+0xda>
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	2380      	movs	r3, #128	@ 0x80
 800173c:	01db      	lsls	r3, r3, #7
 800173e:	429a      	cmp	r2, r3
 8001740:	d021      	beq.n	8001786 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8001742:	183b      	adds	r3, r7, r0
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	2b20      	cmp	r3, #32
 8001748:	d01d      	beq.n	8001786 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	685a      	ldr	r2, [r3, #4]
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2180      	movs	r1, #128	@ 0x80
 8001756:	01c9      	lsls	r1, r1, #7
 8001758:	430a      	orrs	r2, r1
 800175a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800175c:	f7ff f9dc 	bl	8000b18 <HAL_GetTick>
 8001760:	0003      	movs	r3, r0
 8001762:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001764:	e00f      	b.n	8001786 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001766:	f7ff f9d7 	bl	8000b18 <HAL_GetTick>
 800176a:	0002      	movs	r2, r0
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	2b19      	cmp	r3, #25
 8001772:	d908      	bls.n	8001786 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001774:	6a3b      	ldr	r3, [r7, #32]
 8001776:	2220      	movs	r2, #32
 8001778:	4313      	orrs	r3, r2
 800177a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800177c:	2327      	movs	r3, #39	@ 0x27
 800177e:	18fb      	adds	r3, r7, r3
 8001780:	2201      	movs	r2, #1
 8001782:	701a      	strb	r2, [r3, #0]

              break;
 8001784:	e006      	b.n	8001794 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	2220      	movs	r2, #32
 800178e:	4013      	ands	r3, r2
 8001790:	2b20      	cmp	r3, #32
 8001792:	d1e8      	bne.n	8001766 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	699b      	ldr	r3, [r3, #24]
 800179a:	2220      	movs	r2, #32
 800179c:	4013      	ands	r3, r2
 800179e:	2b20      	cmp	r3, #32
 80017a0:	d004      	beq.n	80017ac <I2C_IsErrorOccurred+0x100>
 80017a2:	2327      	movs	r3, #39	@ 0x27
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d09b      	beq.n	80016e4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80017ac:	2327      	movs	r3, #39	@ 0x27
 80017ae:	18fb      	adds	r3, r7, r3
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d103      	bne.n	80017be <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	2220      	movs	r2, #32
 80017bc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80017be:	6a3b      	ldr	r3, [r7, #32]
 80017c0:	2204      	movs	r2, #4
 80017c2:	4313      	orrs	r3, r2
 80017c4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80017c6:	2327      	movs	r3, #39	@ 0x27
 80017c8:	18fb      	adds	r3, r7, r3
 80017ca:	2201      	movs	r2, #1
 80017cc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	2380      	movs	r3, #128	@ 0x80
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	4013      	ands	r3, r2
 80017de:	d00c      	beq.n	80017fa <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80017e0:	6a3b      	ldr	r3, [r7, #32]
 80017e2:	2201      	movs	r2, #1
 80017e4:	4313      	orrs	r3, r2
 80017e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	2280      	movs	r2, #128	@ 0x80
 80017ee:	0052      	lsls	r2, r2, #1
 80017f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80017f2:	2327      	movs	r3, #39	@ 0x27
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	4013      	ands	r3, r2
 8001802:	d00c      	beq.n	800181e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001804:	6a3b      	ldr	r3, [r7, #32]
 8001806:	2208      	movs	r2, #8
 8001808:	4313      	orrs	r3, r2
 800180a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2280      	movs	r2, #128	@ 0x80
 8001812:	00d2      	lsls	r2, r2, #3
 8001814:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001816:	2327      	movs	r3, #39	@ 0x27
 8001818:	18fb      	adds	r3, r7, r3
 800181a:	2201      	movs	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	2380      	movs	r3, #128	@ 0x80
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4013      	ands	r3, r2
 8001826:	d00c      	beq.n	8001842 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8001828:	6a3b      	ldr	r3, [r7, #32]
 800182a:	2202      	movs	r2, #2
 800182c:	4313      	orrs	r3, r2
 800182e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2280      	movs	r2, #128	@ 0x80
 8001836:	0092      	lsls	r2, r2, #2
 8001838:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800183a:	2327      	movs	r3, #39	@ 0x27
 800183c:	18fb      	adds	r3, r7, r3
 800183e:	2201      	movs	r2, #1
 8001840:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001842:	2327      	movs	r3, #39	@ 0x27
 8001844:	18fb      	adds	r3, r7, r3
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d01d      	beq.n	8001888 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	0018      	movs	r0, r3
 8001850:	f7ff fe28 	bl	80014a4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	490e      	ldr	r1, [pc, #56]	@ (8001898 <I2C_IsErrorOccurred+0x1ec>)
 8001860:	400a      	ands	r2, r1
 8001862:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001868:	6a3b      	ldr	r3, [r7, #32]
 800186a:	431a      	orrs	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	2241      	movs	r2, #65	@ 0x41
 8001874:	2120      	movs	r1, #32
 8001876:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2242      	movs	r2, #66	@ 0x42
 800187c:	2100      	movs	r1, #0
 800187e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	2240      	movs	r2, #64	@ 0x40
 8001884:	2100      	movs	r1, #0
 8001886:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8001888:	2327      	movs	r3, #39	@ 0x27
 800188a:	18fb      	adds	r3, r7, r3
 800188c:	781b      	ldrb	r3, [r3, #0]
}
 800188e:	0018      	movs	r0, r3
 8001890:	46bd      	mov	sp, r7
 8001892:	b00a      	add	sp, #40	@ 0x28
 8001894:	bd80      	pop	{r7, pc}
 8001896:	46c0      	nop			@ (mov r8, r8)
 8001898:	fe00e800 	.word	0xfe00e800

0800189c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800189c:	b590      	push	{r4, r7, lr}
 800189e:	b087      	sub	sp, #28
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60f8      	str	r0, [r7, #12]
 80018a4:	0008      	movs	r0, r1
 80018a6:	0011      	movs	r1, r2
 80018a8:	607b      	str	r3, [r7, #4]
 80018aa:	240a      	movs	r4, #10
 80018ac:	193b      	adds	r3, r7, r4
 80018ae:	1c02      	adds	r2, r0, #0
 80018b0:	801a      	strh	r2, [r3, #0]
 80018b2:	2009      	movs	r0, #9
 80018b4:	183b      	adds	r3, r7, r0
 80018b6:	1c0a      	adds	r2, r1, #0
 80018b8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80018ba:	193b      	adds	r3, r7, r4
 80018bc:	881b      	ldrh	r3, [r3, #0]
 80018be:	059b      	lsls	r3, r3, #22
 80018c0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80018c2:	183b      	adds	r3, r7, r0
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	0419      	lsls	r1, r3, #16
 80018c8:	23ff      	movs	r3, #255	@ 0xff
 80018ca:	041b      	lsls	r3, r3, #16
 80018cc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80018ce:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80018d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018d6:	4313      	orrs	r3, r2
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	085b      	lsrs	r3, r3, #1
 80018dc:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018e6:	0d51      	lsrs	r1, r2, #21
 80018e8:	2280      	movs	r2, #128	@ 0x80
 80018ea:	00d2      	lsls	r2, r2, #3
 80018ec:	400a      	ands	r2, r1
 80018ee:	4907      	ldr	r1, [pc, #28]	@ (800190c <I2C_TransferConfig+0x70>)
 80018f0:	430a      	orrs	r2, r1
 80018f2:	43d2      	mvns	r2, r2
 80018f4:	401a      	ands	r2, r3
 80018f6:	0011      	movs	r1, r2
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	697a      	ldr	r2, [r7, #20]
 80018fe:	430a      	orrs	r2, r1
 8001900:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001902:	46c0      	nop			@ (mov r8, r8)
 8001904:	46bd      	mov	sp, r7
 8001906:	b007      	add	sp, #28
 8001908:	bd90      	pop	{r4, r7, pc}
 800190a:	46c0      	nop			@ (mov r8, r8)
 800190c:	03ff63ff 	.word	0x03ff63ff

08001910 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2241      	movs	r2, #65	@ 0x41
 800191e:	5c9b      	ldrb	r3, [r3, r2]
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b20      	cmp	r3, #32
 8001924:	d138      	bne.n	8001998 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2240      	movs	r2, #64	@ 0x40
 800192a:	5c9b      	ldrb	r3, [r3, r2]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d101      	bne.n	8001934 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001930:	2302      	movs	r3, #2
 8001932:	e032      	b.n	800199a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2240      	movs	r2, #64	@ 0x40
 8001938:	2101      	movs	r1, #1
 800193a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2241      	movs	r2, #65	@ 0x41
 8001940:	2124      	movs	r1, #36	@ 0x24
 8001942:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	2101      	movs	r1, #1
 8001950:	438a      	bics	r2, r1
 8001952:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	4911      	ldr	r1, [pc, #68]	@ (80019a4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8001960:	400a      	ands	r2, r1
 8001962:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6819      	ldr	r1, [r3, #0]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	430a      	orrs	r2, r1
 8001972:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2101      	movs	r1, #1
 8001980:	430a      	orrs	r2, r1
 8001982:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2241      	movs	r2, #65	@ 0x41
 8001988:	2120      	movs	r1, #32
 800198a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2240      	movs	r2, #64	@ 0x40
 8001990:	2100      	movs	r1, #0
 8001992:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001994:	2300      	movs	r3, #0
 8001996:	e000      	b.n	800199a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001998:	2302      	movs	r3, #2
  }
}
 800199a:	0018      	movs	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	b002      	add	sp, #8
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	ffffefff 	.word	0xffffefff

080019a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
 80019b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2241      	movs	r2, #65	@ 0x41
 80019b6:	5c9b      	ldrb	r3, [r3, r2]
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	2b20      	cmp	r3, #32
 80019bc:	d139      	bne.n	8001a32 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2240      	movs	r2, #64	@ 0x40
 80019c2:	5c9b      	ldrb	r3, [r3, r2]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d101      	bne.n	80019cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80019c8:	2302      	movs	r3, #2
 80019ca:	e033      	b.n	8001a34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2240      	movs	r2, #64	@ 0x40
 80019d0:	2101      	movs	r1, #1
 80019d2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2241      	movs	r2, #65	@ 0x41
 80019d8:	2124      	movs	r1, #36	@ 0x24
 80019da:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2101      	movs	r1, #1
 80019e8:	438a      	bics	r2, r1
 80019ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4a11      	ldr	r2, [pc, #68]	@ (8001a3c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80019f8:	4013      	ands	r3, r2
 80019fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	021b      	lsls	r3, r3, #8
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	68fa      	ldr	r2, [r7, #12]
 8001a0c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2101      	movs	r1, #1
 8001a1a:	430a      	orrs	r2, r1
 8001a1c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2241      	movs	r2, #65	@ 0x41
 8001a22:	2120      	movs	r1, #32
 8001a24:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	2240      	movs	r2, #64	@ 0x40
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	e000      	b.n	8001a34 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001a32:	2302      	movs	r3, #2
  }
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b004      	add	sp, #16
 8001a3a:	bd80      	pop	{r7, pc}
 8001a3c:	fffff0ff 	.word	0xfffff0ff

08001a40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b088      	sub	sp, #32
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d101      	bne.n	8001a52 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e301      	b.n	8002056 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2201      	movs	r2, #1
 8001a58:	4013      	ands	r3, r2
 8001a5a:	d100      	bne.n	8001a5e <HAL_RCC_OscConfig+0x1e>
 8001a5c:	e08d      	b.n	8001b7a <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a5e:	4bc3      	ldr	r3, [pc, #780]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	220c      	movs	r2, #12
 8001a64:	4013      	ands	r3, r2
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	d00e      	beq.n	8001a88 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a6a:	4bc0      	ldr	r3, [pc, #768]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	220c      	movs	r2, #12
 8001a70:	4013      	ands	r3, r2
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d116      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x64>
 8001a76:	4bbd      	ldr	r3, [pc, #756]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	2380      	movs	r3, #128	@ 0x80
 8001a7c:	025b      	lsls	r3, r3, #9
 8001a7e:	401a      	ands	r2, r3
 8001a80:	2380      	movs	r3, #128	@ 0x80
 8001a82:	025b      	lsls	r3, r3, #9
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d10d      	bne.n	8001aa4 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a88:	4bb8      	ldr	r3, [pc, #736]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	2380      	movs	r3, #128	@ 0x80
 8001a8e:	029b      	lsls	r3, r3, #10
 8001a90:	4013      	ands	r3, r2
 8001a92:	d100      	bne.n	8001a96 <HAL_RCC_OscConfig+0x56>
 8001a94:	e070      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d000      	beq.n	8001aa0 <HAL_RCC_OscConfig+0x60>
 8001a9e:	e06b      	b.n	8001b78 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	e2d8      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b01      	cmp	r3, #1
 8001aaa:	d107      	bne.n	8001abc <HAL_RCC_OscConfig+0x7c>
 8001aac:	4baf      	ldr	r3, [pc, #700]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	4bae      	ldr	r3, [pc, #696]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ab2:	2180      	movs	r1, #128	@ 0x80
 8001ab4:	0249      	lsls	r1, r1, #9
 8001ab6:	430a      	orrs	r2, r1
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	e02f      	b.n	8001b1c <HAL_RCC_OscConfig+0xdc>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d10c      	bne.n	8001ade <HAL_RCC_OscConfig+0x9e>
 8001ac4:	4ba9      	ldr	r3, [pc, #676]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ac6:	681a      	ldr	r2, [r3, #0]
 8001ac8:	4ba8      	ldr	r3, [pc, #672]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001aca:	49a9      	ldr	r1, [pc, #676]	@ (8001d70 <HAL_RCC_OscConfig+0x330>)
 8001acc:	400a      	ands	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	4ba6      	ldr	r3, [pc, #664]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	4ba5      	ldr	r3, [pc, #660]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ad6:	49a7      	ldr	r1, [pc, #668]	@ (8001d74 <HAL_RCC_OscConfig+0x334>)
 8001ad8:	400a      	ands	r2, r1
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	e01e      	b.n	8001b1c <HAL_RCC_OscConfig+0xdc>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	2b05      	cmp	r3, #5
 8001ae4:	d10e      	bne.n	8001b04 <HAL_RCC_OscConfig+0xc4>
 8001ae6:	4ba1      	ldr	r3, [pc, #644]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	4ba0      	ldr	r3, [pc, #640]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001aec:	2180      	movs	r1, #128	@ 0x80
 8001aee:	02c9      	lsls	r1, r1, #11
 8001af0:	430a      	orrs	r2, r1
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	4b9d      	ldr	r3, [pc, #628]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b9c      	ldr	r3, [pc, #624]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001afa:	2180      	movs	r1, #128	@ 0x80
 8001afc:	0249      	lsls	r1, r1, #9
 8001afe:	430a      	orrs	r2, r1
 8001b00:	601a      	str	r2, [r3, #0]
 8001b02:	e00b      	b.n	8001b1c <HAL_RCC_OscConfig+0xdc>
 8001b04:	4b99      	ldr	r3, [pc, #612]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b98      	ldr	r3, [pc, #608]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b0a:	4999      	ldr	r1, [pc, #612]	@ (8001d70 <HAL_RCC_OscConfig+0x330>)
 8001b0c:	400a      	ands	r2, r1
 8001b0e:	601a      	str	r2, [r3, #0]
 8001b10:	4b96      	ldr	r3, [pc, #600]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	4b95      	ldr	r3, [pc, #596]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b16:	4997      	ldr	r1, [pc, #604]	@ (8001d74 <HAL_RCC_OscConfig+0x334>)
 8001b18:	400a      	ands	r2, r1
 8001b1a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d014      	beq.n	8001b4e <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7fe fff8 	bl	8000b18 <HAL_GetTick>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b2c:	e008      	b.n	8001b40 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b2e:	f7fe fff3 	bl	8000b18 <HAL_GetTick>
 8001b32:	0002      	movs	r2, r0
 8001b34:	69bb      	ldr	r3, [r7, #24]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	2b64      	cmp	r3, #100	@ 0x64
 8001b3a:	d901      	bls.n	8001b40 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	e28a      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b40:	4b8a      	ldr	r3, [pc, #552]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	2380      	movs	r3, #128	@ 0x80
 8001b46:	029b      	lsls	r3, r3, #10
 8001b48:	4013      	ands	r3, r2
 8001b4a:	d0f0      	beq.n	8001b2e <HAL_RCC_OscConfig+0xee>
 8001b4c:	e015      	b.n	8001b7a <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b4e:	f7fe ffe3 	bl	8000b18 <HAL_GetTick>
 8001b52:	0003      	movs	r3, r0
 8001b54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b56:	e008      	b.n	8001b6a <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b58:	f7fe ffde 	bl	8000b18 <HAL_GetTick>
 8001b5c:	0002      	movs	r2, r0
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	2b64      	cmp	r3, #100	@ 0x64
 8001b64:	d901      	bls.n	8001b6a <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001b66:	2303      	movs	r3, #3
 8001b68:	e275      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b6a:	4b80      	ldr	r3, [pc, #512]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	2380      	movs	r3, #128	@ 0x80
 8001b70:	029b      	lsls	r3, r3, #10
 8001b72:	4013      	ands	r3, r2
 8001b74:	d1f0      	bne.n	8001b58 <HAL_RCC_OscConfig+0x118>
 8001b76:	e000      	b.n	8001b7a <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b78:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2202      	movs	r2, #2
 8001b80:	4013      	ands	r3, r2
 8001b82:	d100      	bne.n	8001b86 <HAL_RCC_OscConfig+0x146>
 8001b84:	e069      	b.n	8001c5a <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b86:	4b79      	ldr	r3, [pc, #484]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b88:	685b      	ldr	r3, [r3, #4]
 8001b8a:	220c      	movs	r2, #12
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d00b      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b90:	4b76      	ldr	r3, [pc, #472]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	220c      	movs	r2, #12
 8001b96:	4013      	ands	r3, r2
 8001b98:	2b08      	cmp	r3, #8
 8001b9a:	d11c      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x196>
 8001b9c:	4b73      	ldr	r3, [pc, #460]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001b9e:	685a      	ldr	r2, [r3, #4]
 8001ba0:	2380      	movs	r3, #128	@ 0x80
 8001ba2:	025b      	lsls	r3, r3, #9
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	d116      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ba8:	4b70      	ldr	r3, [pc, #448]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2202      	movs	r2, #2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	d005      	beq.n	8001bbe <HAL_RCC_OscConfig+0x17e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d001      	beq.n	8001bbe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e24b      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bbe:	4b6b      	ldr	r3, [pc, #428]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	22f8      	movs	r2, #248	@ 0xf8
 8001bc4:	4393      	bics	r3, r2
 8001bc6:	0019      	movs	r1, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	00da      	lsls	r2, r3, #3
 8001bce:	4b67      	ldr	r3, [pc, #412]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001bd0:	430a      	orrs	r2, r1
 8001bd2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bd4:	e041      	b.n	8001c5a <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d024      	beq.n	8001c28 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bde:	4b63      	ldr	r3, [pc, #396]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001be0:	681a      	ldr	r2, [r3, #0]
 8001be2:	4b62      	ldr	r3, [pc, #392]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001be4:	2101      	movs	r1, #1
 8001be6:	430a      	orrs	r2, r1
 8001be8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bea:	f7fe ff95 	bl	8000b18 <HAL_GetTick>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf2:	e008      	b.n	8001c06 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bf4:	f7fe ff90 	bl	8000b18 <HAL_GetTick>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	2b02      	cmp	r3, #2
 8001c00:	d901      	bls.n	8001c06 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001c02:	2303      	movs	r3, #3
 8001c04:	e227      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c06:	4b59      	ldr	r3, [pc, #356]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	d0f1      	beq.n	8001bf4 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c10:	4b56      	ldr	r3, [pc, #344]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	22f8      	movs	r2, #248	@ 0xf8
 8001c16:	4393      	bics	r3, r2
 8001c18:	0019      	movs	r1, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	691b      	ldr	r3, [r3, #16]
 8001c1e:	00da      	lsls	r2, r3, #3
 8001c20:	4b52      	ldr	r3, [pc, #328]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c22:	430a      	orrs	r2, r1
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	e018      	b.n	8001c5a <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c28:	4b50      	ldr	r3, [pc, #320]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c2a:	681a      	ldr	r2, [r3, #0]
 8001c2c:	4b4f      	ldr	r3, [pc, #316]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c2e:	2101      	movs	r1, #1
 8001c30:	438a      	bics	r2, r1
 8001c32:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7fe ff70 	bl	8000b18 <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c3c:	e008      	b.n	8001c50 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c3e:	f7fe ff6b 	bl	8000b18 <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	69bb      	ldr	r3, [r7, #24]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b02      	cmp	r3, #2
 8001c4a:	d901      	bls.n	8001c50 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	e202      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c50:	4b46      	ldr	r3, [pc, #280]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2202      	movs	r2, #2
 8001c56:	4013      	ands	r3, r2
 8001c58:	d1f1      	bne.n	8001c3e <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2208      	movs	r2, #8
 8001c60:	4013      	ands	r3, r2
 8001c62:	d036      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d019      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c6c:	4b3f      	ldr	r3, [pc, #252]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c70:	4b3e      	ldr	r3, [pc, #248]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c72:	2101      	movs	r1, #1
 8001c74:	430a      	orrs	r2, r1
 8001c76:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c78:	f7fe ff4e 	bl	8000b18 <HAL_GetTick>
 8001c7c:	0003      	movs	r3, r0
 8001c7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c80:	e008      	b.n	8001c94 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c82:	f7fe ff49 	bl	8000b18 <HAL_GetTick>
 8001c86:	0002      	movs	r2, r0
 8001c88:	69bb      	ldr	r3, [r7, #24]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e1e0      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c94:	4b35      	ldr	r3, [pc, #212]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001c96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c98:	2202      	movs	r2, #2
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	d0f1      	beq.n	8001c82 <HAL_RCC_OscConfig+0x242>
 8001c9e:	e018      	b.n	8001cd2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ca0:	4b32      	ldr	r3, [pc, #200]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ca2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ca4:	4b31      	ldr	r3, [pc, #196]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ca6:	2101      	movs	r1, #1
 8001ca8:	438a      	bics	r2, r1
 8001caa:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cac:	f7fe ff34 	bl	8000b18 <HAL_GetTick>
 8001cb0:	0003      	movs	r3, r0
 8001cb2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001cb6:	f7fe ff2f 	bl	8000b18 <HAL_GetTick>
 8001cba:	0002      	movs	r2, r0
 8001cbc:	69bb      	ldr	r3, [r7, #24]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e1c6      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cc8:	4b28      	ldr	r3, [pc, #160]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ccc:	2202      	movs	r2, #2
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d1f1      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2204      	movs	r2, #4
 8001cd8:	4013      	ands	r3, r2
 8001cda:	d100      	bne.n	8001cde <HAL_RCC_OscConfig+0x29e>
 8001cdc:	e0b4      	b.n	8001e48 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cde:	201f      	movs	r0, #31
 8001ce0:	183b      	adds	r3, r7, r0
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ce6:	4b21      	ldr	r3, [pc, #132]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	055b      	lsls	r3, r3, #21
 8001cee:	4013      	ands	r3, r2
 8001cf0:	d110      	bne.n	8001d14 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001cf4:	69da      	ldr	r2, [r3, #28]
 8001cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001cf8:	2180      	movs	r1, #128	@ 0x80
 8001cfa:	0549      	lsls	r1, r1, #21
 8001cfc:	430a      	orrs	r2, r1
 8001cfe:	61da      	str	r2, [r3, #28]
 8001d00:	4b1a      	ldr	r3, [pc, #104]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001d02:	69da      	ldr	r2, [r3, #28]
 8001d04:	2380      	movs	r3, #128	@ 0x80
 8001d06:	055b      	lsls	r3, r3, #21
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60fb      	str	r3, [r7, #12]
 8001d0c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d0e:	183b      	adds	r3, r7, r0
 8001d10:	2201      	movs	r2, #1
 8001d12:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d14:	4b18      	ldr	r3, [pc, #96]	@ (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d16:	681a      	ldr	r2, [r3, #0]
 8001d18:	2380      	movs	r3, #128	@ 0x80
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	d11a      	bne.n	8001d56 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d20:	4b15      	ldr	r3, [pc, #84]	@ (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	4b14      	ldr	r3, [pc, #80]	@ (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d26:	2180      	movs	r1, #128	@ 0x80
 8001d28:	0049      	lsls	r1, r1, #1
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d2e:	f7fe fef3 	bl	8000b18 <HAL_GetTick>
 8001d32:	0003      	movs	r3, r0
 8001d34:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d36:	e008      	b.n	8001d4a <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d38:	f7fe feee 	bl	8000b18 <HAL_GetTick>
 8001d3c:	0002      	movs	r2, r0
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	2b64      	cmp	r3, #100	@ 0x64
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e185      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d78 <HAL_RCC_OscConfig+0x338>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	2380      	movs	r3, #128	@ 0x80
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	4013      	ands	r3, r2
 8001d54:	d0f0      	beq.n	8001d38 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d10e      	bne.n	8001d7c <HAL_RCC_OscConfig+0x33c>
 8001d5e:	4b03      	ldr	r3, [pc, #12]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001d60:	6a1a      	ldr	r2, [r3, #32]
 8001d62:	4b02      	ldr	r3, [pc, #8]	@ (8001d6c <HAL_RCC_OscConfig+0x32c>)
 8001d64:	2101      	movs	r1, #1
 8001d66:	430a      	orrs	r2, r1
 8001d68:	621a      	str	r2, [r3, #32]
 8001d6a:	e035      	b.n	8001dd8 <HAL_RCC_OscConfig+0x398>
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	fffeffff 	.word	0xfffeffff
 8001d74:	fffbffff 	.word	0xfffbffff
 8001d78:	40007000 	.word	0x40007000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d10c      	bne.n	8001d9e <HAL_RCC_OscConfig+0x35e>
 8001d84:	4bb6      	ldr	r3, [pc, #728]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d86:	6a1a      	ldr	r2, [r3, #32]
 8001d88:	4bb5      	ldr	r3, [pc, #724]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d8a:	2101      	movs	r1, #1
 8001d8c:	438a      	bics	r2, r1
 8001d8e:	621a      	str	r2, [r3, #32]
 8001d90:	4bb3      	ldr	r3, [pc, #716]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d92:	6a1a      	ldr	r2, [r3, #32]
 8001d94:	4bb2      	ldr	r3, [pc, #712]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001d96:	2104      	movs	r1, #4
 8001d98:	438a      	bics	r2, r1
 8001d9a:	621a      	str	r2, [r3, #32]
 8001d9c:	e01c      	b.n	8001dd8 <HAL_RCC_OscConfig+0x398>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2b05      	cmp	r3, #5
 8001da4:	d10c      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x380>
 8001da6:	4bae      	ldr	r3, [pc, #696]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001da8:	6a1a      	ldr	r2, [r3, #32]
 8001daa:	4bad      	ldr	r3, [pc, #692]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dac:	2104      	movs	r1, #4
 8001dae:	430a      	orrs	r2, r1
 8001db0:	621a      	str	r2, [r3, #32]
 8001db2:	4bab      	ldr	r3, [pc, #684]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001db4:	6a1a      	ldr	r2, [r3, #32]
 8001db6:	4baa      	ldr	r3, [pc, #680]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001db8:	2101      	movs	r1, #1
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	621a      	str	r2, [r3, #32]
 8001dbe:	e00b      	b.n	8001dd8 <HAL_RCC_OscConfig+0x398>
 8001dc0:	4ba7      	ldr	r3, [pc, #668]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dc2:	6a1a      	ldr	r2, [r3, #32]
 8001dc4:	4ba6      	ldr	r3, [pc, #664]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dc6:	2101      	movs	r1, #1
 8001dc8:	438a      	bics	r2, r1
 8001dca:	621a      	str	r2, [r3, #32]
 8001dcc:	4ba4      	ldr	r3, [pc, #656]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dce:	6a1a      	ldr	r2, [r3, #32]
 8001dd0:	4ba3      	ldr	r3, [pc, #652]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001dd2:	2104      	movs	r1, #4
 8001dd4:	438a      	bics	r2, r1
 8001dd6:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d014      	beq.n	8001e0a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001de0:	f7fe fe9a 	bl	8000b18 <HAL_GetTick>
 8001de4:	0003      	movs	r3, r0
 8001de6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001de8:	e009      	b.n	8001dfe <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001dea:	f7fe fe95 	bl	8000b18 <HAL_GetTick>
 8001dee:	0002      	movs	r2, r0
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	4a9b      	ldr	r2, [pc, #620]	@ (8002064 <HAL_RCC_OscConfig+0x624>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e12b      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001dfe:	4b98      	ldr	r3, [pc, #608]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e00:	6a1b      	ldr	r3, [r3, #32]
 8001e02:	2202      	movs	r2, #2
 8001e04:	4013      	ands	r3, r2
 8001e06:	d0f0      	beq.n	8001dea <HAL_RCC_OscConfig+0x3aa>
 8001e08:	e013      	b.n	8001e32 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e0a:	f7fe fe85 	bl	8000b18 <HAL_GetTick>
 8001e0e:	0003      	movs	r3, r0
 8001e10:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e12:	e009      	b.n	8001e28 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001e14:	f7fe fe80 	bl	8000b18 <HAL_GetTick>
 8001e18:	0002      	movs	r2, r0
 8001e1a:	69bb      	ldr	r3, [r7, #24]
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	4a91      	ldr	r2, [pc, #580]	@ (8002064 <HAL_RCC_OscConfig+0x624>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d901      	bls.n	8001e28 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e116      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001e28:	4b8d      	ldr	r3, [pc, #564]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	2202      	movs	r2, #2
 8001e2e:	4013      	ands	r3, r2
 8001e30:	d1f0      	bne.n	8001e14 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001e32:	231f      	movs	r3, #31
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d105      	bne.n	8001e48 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e3c:	4b88      	ldr	r3, [pc, #544]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e3e:	69da      	ldr	r2, [r3, #28]
 8001e40:	4b87      	ldr	r3, [pc, #540]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e42:	4989      	ldr	r1, [pc, #548]	@ (8002068 <HAL_RCC_OscConfig+0x628>)
 8001e44:	400a      	ands	r2, r1
 8001e46:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	2210      	movs	r2, #16
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d063      	beq.n	8001f1a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d12a      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e5a:	4b81      	ldr	r3, [pc, #516]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e5c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e5e:	4b80      	ldr	r3, [pc, #512]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e60:	2104      	movs	r1, #4
 8001e62:	430a      	orrs	r2, r1
 8001e64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001e66:	4b7e      	ldr	r3, [pc, #504]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e6a:	4b7d      	ldr	r3, [pc, #500]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e72:	f7fe fe51 	bl	8000b18 <HAL_GetTick>
 8001e76:	0003      	movs	r3, r0
 8001e78:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e7a:	e008      	b.n	8001e8e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e7c:	f7fe fe4c 	bl	8000b18 <HAL_GetTick>
 8001e80:	0002      	movs	r2, r0
 8001e82:	69bb      	ldr	r3, [r7, #24]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d901      	bls.n	8001e8e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e8a:	2303      	movs	r3, #3
 8001e8c:	e0e3      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e8e:	4b74      	ldr	r3, [pc, #464]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e92:	2202      	movs	r2, #2
 8001e94:	4013      	ands	r3, r2
 8001e96:	d0f1      	beq.n	8001e7c <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e98:	4b71      	ldr	r3, [pc, #452]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001e9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e9c:	22f8      	movs	r2, #248	@ 0xf8
 8001e9e:	4393      	bics	r3, r2
 8001ea0:	0019      	movs	r1, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	699b      	ldr	r3, [r3, #24]
 8001ea6:	00da      	lsls	r2, r3, #3
 8001ea8:	4b6d      	ldr	r3, [pc, #436]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eaa:	430a      	orrs	r2, r1
 8001eac:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eae:	e034      	b.n	8001f1a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	3305      	adds	r3, #5
 8001eb6:	d111      	bne.n	8001edc <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001eb8:	4b69      	ldr	r3, [pc, #420]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eba:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ebc:	4b68      	ldr	r3, [pc, #416]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ebe:	2104      	movs	r1, #4
 8001ec0:	438a      	bics	r2, r1
 8001ec2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001ec4:	4b66      	ldr	r3, [pc, #408]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec8:	22f8      	movs	r2, #248	@ 0xf8
 8001eca:	4393      	bics	r3, r2
 8001ecc:	0019      	movs	r1, r3
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	00da      	lsls	r2, r3, #3
 8001ed4:	4b62      	ldr	r3, [pc, #392]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	635a      	str	r2, [r3, #52]	@ 0x34
 8001eda:	e01e      	b.n	8001f1a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001edc:	4b60      	ldr	r3, [pc, #384]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ede:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001ee0:	4b5f      	ldr	r3, [pc, #380]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ee2:	2104      	movs	r1, #4
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ee8:	4b5d      	ldr	r3, [pc, #372]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001eec:	4b5c      	ldr	r3, [pc, #368]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001eee:	2101      	movs	r1, #1
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7fe fe10 	bl	8000b18 <HAL_GetTick>
 8001ef8:	0003      	movs	r3, r0
 8001efa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001efc:	e008      	b.n	8001f10 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001efe:	f7fe fe0b 	bl	8000b18 <HAL_GetTick>
 8001f02:	0002      	movs	r2, r0
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	2b02      	cmp	r3, #2
 8001f0a:	d901      	bls.n	8001f10 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	e0a2      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001f10:	4b53      	ldr	r3, [pc, #332]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f14:	2202      	movs	r2, #2
 8001f16:	4013      	ands	r3, r2
 8001f18:	d1f1      	bne.n	8001efe <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d100      	bne.n	8001f24 <HAL_RCC_OscConfig+0x4e4>
 8001f22:	e097      	b.n	8002054 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f24:	4b4e      	ldr	r3, [pc, #312]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	220c      	movs	r2, #12
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	2b08      	cmp	r3, #8
 8001f2e:	d100      	bne.n	8001f32 <HAL_RCC_OscConfig+0x4f2>
 8001f30:	e06b      	b.n	800200a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a1b      	ldr	r3, [r3, #32]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d14c      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f3a:	4b49      	ldr	r3, [pc, #292]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b48      	ldr	r3, [pc, #288]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f40:	494a      	ldr	r1, [pc, #296]	@ (800206c <HAL_RCC_OscConfig+0x62c>)
 8001f42:	400a      	ands	r2, r1
 8001f44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f46:	f7fe fde7 	bl	8000b18 <HAL_GetTick>
 8001f4a:	0003      	movs	r3, r0
 8001f4c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f50:	f7fe fde2 	bl	8000b18 <HAL_GetTick>
 8001f54:	0002      	movs	r2, r0
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b02      	cmp	r3, #2
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e079      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f62:	4b3f      	ldr	r3, [pc, #252]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	2380      	movs	r3, #128	@ 0x80
 8001f68:	049b      	lsls	r3, r3, #18
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f72:	220f      	movs	r2, #15
 8001f74:	4393      	bics	r3, r2
 8001f76:	0019      	movs	r1, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f7c:	4b38      	ldr	r3, [pc, #224]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f7e:	430a      	orrs	r2, r1
 8001f80:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001f82:	4b37      	ldr	r3, [pc, #220]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	4a3a      	ldr	r2, [pc, #232]	@ (8002070 <HAL_RCC_OscConfig+0x630>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	0019      	movs	r1, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f94:	431a      	orrs	r2, r3
 8001f96:	4b32      	ldr	r3, [pc, #200]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f9c:	4b30      	ldr	r3, [pc, #192]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b2f      	ldr	r3, [pc, #188]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fa2:	2180      	movs	r1, #128	@ 0x80
 8001fa4:	0449      	lsls	r1, r1, #17
 8001fa6:	430a      	orrs	r2, r1
 8001fa8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001faa:	f7fe fdb5 	bl	8000b18 <HAL_GetTick>
 8001fae:	0003      	movs	r3, r0
 8001fb0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fb2:	e008      	b.n	8001fc6 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fb4:	f7fe fdb0 	bl	8000b18 <HAL_GetTick>
 8001fb8:	0002      	movs	r2, r0
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d901      	bls.n	8001fc6 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001fc2:	2303      	movs	r3, #3
 8001fc4:	e047      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fc6:	4b26      	ldr	r3, [pc, #152]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	2380      	movs	r3, #128	@ 0x80
 8001fcc:	049b      	lsls	r3, r3, #18
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d0f0      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x574>
 8001fd2:	e03f      	b.n	8002054 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fd4:	4b22      	ldr	r3, [pc, #136]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	4b21      	ldr	r3, [pc, #132]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001fda:	4924      	ldr	r1, [pc, #144]	@ (800206c <HAL_RCC_OscConfig+0x62c>)
 8001fdc:	400a      	ands	r2, r1
 8001fde:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fe0:	f7fe fd9a 	bl	8000b18 <HAL_GetTick>
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001fea:	f7fe fd95 	bl	8000b18 <HAL_GetTick>
 8001fee:	0002      	movs	r2, r0
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e02c      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ffc:	4b18      	ldr	r3, [pc, #96]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	2380      	movs	r3, #128	@ 0x80
 8002002:	049b      	lsls	r3, r3, #18
 8002004:	4013      	ands	r3, r2
 8002006:	d1f0      	bne.n	8001fea <HAL_RCC_OscConfig+0x5aa>
 8002008:	e024      	b.n	8002054 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d101      	bne.n	8002016 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e01f      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002016:	4b12      	ldr	r3, [pc, #72]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800201c:	4b10      	ldr	r3, [pc, #64]	@ (8002060 <HAL_RCC_OscConfig+0x620>)
 800201e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002020:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002022:	697a      	ldr	r2, [r7, #20]
 8002024:	2380      	movs	r3, #128	@ 0x80
 8002026:	025b      	lsls	r3, r3, #9
 8002028:	401a      	ands	r2, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800202e:	429a      	cmp	r2, r3
 8002030:	d10e      	bne.n	8002050 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	220f      	movs	r2, #15
 8002036:	401a      	ands	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	23f0      	movs	r3, #240	@ 0xf0
 8002044:	039b      	lsls	r3, r3, #14
 8002046:	401a      	ands	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	0018      	movs	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	b008      	add	sp, #32
 800205c:	bd80      	pop	{r7, pc}
 800205e:	46c0      	nop			@ (mov r8, r8)
 8002060:	40021000 	.word	0x40021000
 8002064:	00001388 	.word	0x00001388
 8002068:	efffffff 	.word	0xefffffff
 800206c:	feffffff 	.word	0xfeffffff
 8002070:	ffc2ffff 	.word	0xffc2ffff

08002074 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d101      	bne.n	8002088 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e0b3      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002088:	4b5b      	ldr	r3, [pc, #364]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2201      	movs	r2, #1
 800208e:	4013      	ands	r3, r2
 8002090:	683a      	ldr	r2, [r7, #0]
 8002092:	429a      	cmp	r2, r3
 8002094:	d911      	bls.n	80020ba <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002096:	4b58      	ldr	r3, [pc, #352]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	2201      	movs	r2, #1
 800209c:	4393      	bics	r3, r2
 800209e:	0019      	movs	r1, r3
 80020a0:	4b55      	ldr	r3, [pc, #340]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80020a8:	4b53      	ldr	r3, [pc, #332]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2201      	movs	r2, #1
 80020ae:	4013      	ands	r3, r2
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d001      	beq.n	80020ba <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e09a      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2202      	movs	r2, #2
 80020c0:	4013      	ands	r3, r2
 80020c2:	d015      	beq.n	80020f0 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2204      	movs	r2, #4
 80020ca:	4013      	ands	r3, r2
 80020cc:	d006      	beq.n	80020dc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020ce:	4b4b      	ldr	r3, [pc, #300]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020d0:	685a      	ldr	r2, [r3, #4]
 80020d2:	4b4a      	ldr	r3, [pc, #296]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020d4:	21e0      	movs	r1, #224	@ 0xe0
 80020d6:	00c9      	lsls	r1, r1, #3
 80020d8:	430a      	orrs	r2, r1
 80020da:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b47      	ldr	r3, [pc, #284]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	22f0      	movs	r2, #240	@ 0xf0
 80020e2:	4393      	bics	r3, r2
 80020e4:	0019      	movs	r1, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	689a      	ldr	r2, [r3, #8]
 80020ea:	4b44      	ldr	r3, [pc, #272]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80020ec:	430a      	orrs	r2, r1
 80020ee:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2201      	movs	r2, #1
 80020f6:	4013      	ands	r3, r2
 80020f8:	d040      	beq.n	800217c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b3e      	ldr	r3, [pc, #248]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	2380      	movs	r3, #128	@ 0x80
 8002108:	029b      	lsls	r3, r3, #10
 800210a:	4013      	ands	r3, r2
 800210c:	d114      	bne.n	8002138 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e06e      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d107      	bne.n	800212a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800211a:	4b38      	ldr	r3, [pc, #224]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	2380      	movs	r3, #128	@ 0x80
 8002120:	049b      	lsls	r3, r3, #18
 8002122:	4013      	ands	r3, r2
 8002124:	d108      	bne.n	8002138 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e062      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800212a:	4b34      	ldr	r3, [pc, #208]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2202      	movs	r2, #2
 8002130:	4013      	ands	r3, r2
 8002132:	d101      	bne.n	8002138 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	e05b      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002138:	4b30      	ldr	r3, [pc, #192]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	2203      	movs	r2, #3
 800213e:	4393      	bics	r3, r2
 8002140:	0019      	movs	r1, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	685a      	ldr	r2, [r3, #4]
 8002146:	4b2d      	ldr	r3, [pc, #180]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 8002148:	430a      	orrs	r2, r1
 800214a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800214c:	f7fe fce4 	bl	8000b18 <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002154:	e009      	b.n	800216a <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002156:	f7fe fcdf 	bl	8000b18 <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	4a27      	ldr	r2, [pc, #156]	@ (8002200 <HAL_RCC_ClockConfig+0x18c>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d901      	bls.n	800216a <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e042      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800216a:	4b24      	ldr	r3, [pc, #144]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	220c      	movs	r2, #12
 8002170:	401a      	ands	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	429a      	cmp	r2, r3
 800217a:	d1ec      	bne.n	8002156 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800217c:	4b1e      	ldr	r3, [pc, #120]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2201      	movs	r2, #1
 8002182:	4013      	ands	r3, r2
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d211      	bcs.n	80021ae <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800218a:	4b1b      	ldr	r3, [pc, #108]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	2201      	movs	r2, #1
 8002190:	4393      	bics	r3, r2
 8002192:	0019      	movs	r1, r3
 8002194:	4b18      	ldr	r3, [pc, #96]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	430a      	orrs	r2, r1
 800219a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800219c:	4b16      	ldr	r3, [pc, #88]	@ (80021f8 <HAL_RCC_ClockConfig+0x184>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	2201      	movs	r2, #1
 80021a2:	4013      	ands	r3, r2
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d001      	beq.n	80021ae <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e020      	b.n	80021f0 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	2204      	movs	r2, #4
 80021b4:	4013      	ands	r3, r2
 80021b6:	d009      	beq.n	80021cc <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80021b8:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	4a11      	ldr	r2, [pc, #68]	@ (8002204 <HAL_RCC_ClockConfig+0x190>)
 80021be:	4013      	ands	r3, r2
 80021c0:	0019      	movs	r1, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68da      	ldr	r2, [r3, #12]
 80021c6:	4b0d      	ldr	r3, [pc, #52]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80021c8:	430a      	orrs	r2, r1
 80021ca:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80021cc:	f000 f820 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 80021d0:	0001      	movs	r1, r0
 80021d2:	4b0a      	ldr	r3, [pc, #40]	@ (80021fc <HAL_RCC_ClockConfig+0x188>)
 80021d4:	685b      	ldr	r3, [r3, #4]
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	220f      	movs	r2, #15
 80021da:	4013      	ands	r3, r2
 80021dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002208 <HAL_RCC_ClockConfig+0x194>)
 80021de:	5cd3      	ldrb	r3, [r2, r3]
 80021e0:	000a      	movs	r2, r1
 80021e2:	40da      	lsrs	r2, r3
 80021e4:	4b09      	ldr	r3, [pc, #36]	@ (800220c <HAL_RCC_ClockConfig+0x198>)
 80021e6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80021e8:	2000      	movs	r0, #0
 80021ea:	f7fe fc4f 	bl	8000a8c <HAL_InitTick>
  
  return HAL_OK;
 80021ee:	2300      	movs	r3, #0
}
 80021f0:	0018      	movs	r0, r3
 80021f2:	46bd      	mov	sp, r7
 80021f4:	b004      	add	sp, #16
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	40022000 	.word	0x40022000
 80021fc:	40021000 	.word	0x40021000
 8002200:	00001388 	.word	0x00001388
 8002204:	fffff8ff 	.word	0xfffff8ff
 8002208:	080041c4 	.word	0x080041c4
 800220c:	20000000 	.word	0x20000000

08002210 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
 800221a:	2300      	movs	r3, #0
 800221c:	60bb      	str	r3, [r7, #8]
 800221e:	2300      	movs	r3, #0
 8002220:	617b      	str	r3, [r7, #20]
 8002222:	2300      	movs	r3, #0
 8002224:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002226:	2300      	movs	r3, #0
 8002228:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800222a:	4b20      	ldr	r3, [pc, #128]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x9c>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	220c      	movs	r2, #12
 8002234:	4013      	ands	r3, r2
 8002236:	2b04      	cmp	r3, #4
 8002238:	d002      	beq.n	8002240 <HAL_RCC_GetSysClockFreq+0x30>
 800223a:	2b08      	cmp	r3, #8
 800223c:	d003      	beq.n	8002246 <HAL_RCC_GetSysClockFreq+0x36>
 800223e:	e02c      	b.n	800229a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002240:	4b1b      	ldr	r3, [pc, #108]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002242:	613b      	str	r3, [r7, #16]
      break;
 8002244:	e02c      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	0c9b      	lsrs	r3, r3, #18
 800224a:	220f      	movs	r2, #15
 800224c:	4013      	ands	r3, r2
 800224e:	4a19      	ldr	r2, [pc, #100]	@ (80022b4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002250:	5cd3      	ldrb	r3, [r2, r3]
 8002252:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002254:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <HAL_RCC_GetSysClockFreq+0x9c>)
 8002256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002258:	220f      	movs	r2, #15
 800225a:	4013      	ands	r3, r2
 800225c:	4a16      	ldr	r2, [pc, #88]	@ (80022b8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800225e:	5cd3      	ldrb	r3, [r2, r3]
 8002260:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002262:	68fa      	ldr	r2, [r7, #12]
 8002264:	2380      	movs	r3, #128	@ 0x80
 8002266:	025b      	lsls	r3, r3, #9
 8002268:	4013      	ands	r3, r2
 800226a:	d009      	beq.n	8002280 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	4810      	ldr	r0, [pc, #64]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002270:	f7fd ff5c 	bl	800012c <__udivsi3>
 8002274:	0003      	movs	r3, r0
 8002276:	001a      	movs	r2, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4353      	muls	r3, r2
 800227c:	617b      	str	r3, [r7, #20]
 800227e:	e009      	b.n	8002294 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002280:	6879      	ldr	r1, [r7, #4]
 8002282:	000a      	movs	r2, r1
 8002284:	0152      	lsls	r2, r2, #5
 8002286:	1a52      	subs	r2, r2, r1
 8002288:	0193      	lsls	r3, r2, #6
 800228a:	1a9b      	subs	r3, r3, r2
 800228c:	00db      	lsls	r3, r3, #3
 800228e:	185b      	adds	r3, r3, r1
 8002290:	021b      	lsls	r3, r3, #8
 8002292:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	613b      	str	r3, [r7, #16]
      break;
 8002298:	e002      	b.n	80022a0 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800229a:	4b05      	ldr	r3, [pc, #20]	@ (80022b0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800229c:	613b      	str	r3, [r7, #16]
      break;
 800229e:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80022a0:	693b      	ldr	r3, [r7, #16]
}
 80022a2:	0018      	movs	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	b006      	add	sp, #24
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	46c0      	nop			@ (mov r8, r8)
 80022ac:	40021000 	.word	0x40021000
 80022b0:	007a1200 	.word	0x007a1200
 80022b4:	080041dc 	.word	0x080041dc
 80022b8:	080041ec 	.word	0x080041ec

080022bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022c0:	4b02      	ldr	r3, [pc, #8]	@ (80022cc <HAL_RCC_GetHCLKFreq+0x10>)
 80022c2:	681b      	ldr	r3, [r3, #0]
}
 80022c4:	0018      	movs	r0, r3
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	46c0      	nop			@ (mov r8, r8)
 80022cc:	20000000 	.word	0x20000000

080022d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80022d4:	f7ff fff2 	bl	80022bc <HAL_RCC_GetHCLKFreq>
 80022d8:	0001      	movs	r1, r0
 80022da:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	0a1b      	lsrs	r3, r3, #8
 80022e0:	2207      	movs	r2, #7
 80022e2:	4013      	ands	r3, r2
 80022e4:	4a04      	ldr	r2, [pc, #16]	@ (80022f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80022e6:	5cd3      	ldrb	r3, [r2, r3]
 80022e8:	40d9      	lsrs	r1, r3
 80022ea:	000b      	movs	r3, r1
}    
 80022ec:	0018      	movs	r0, r3
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	46c0      	nop			@ (mov r8, r8)
 80022f4:	40021000 	.word	0x40021000
 80022f8:	080041d4 	.word	0x080041d4

080022fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b086      	sub	sp, #24
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	2380      	movs	r3, #128	@ 0x80
 8002312:	025b      	lsls	r3, r3, #9
 8002314:	4013      	ands	r3, r2
 8002316:	d100      	bne.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002318:	e08e      	b.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800231a:	2017      	movs	r0, #23
 800231c:	183b      	adds	r3, r7, r0
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002322:	4b5f      	ldr	r3, [pc, #380]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002324:	69da      	ldr	r2, [r3, #28]
 8002326:	2380      	movs	r3, #128	@ 0x80
 8002328:	055b      	lsls	r3, r3, #21
 800232a:	4013      	ands	r3, r2
 800232c:	d110      	bne.n	8002350 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 800232e:	4b5c      	ldr	r3, [pc, #368]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002330:	69da      	ldr	r2, [r3, #28]
 8002332:	4b5b      	ldr	r3, [pc, #364]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002334:	2180      	movs	r1, #128	@ 0x80
 8002336:	0549      	lsls	r1, r1, #21
 8002338:	430a      	orrs	r2, r1
 800233a:	61da      	str	r2, [r3, #28]
 800233c:	4b58      	ldr	r3, [pc, #352]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800233e:	69da      	ldr	r2, [r3, #28]
 8002340:	2380      	movs	r3, #128	@ 0x80
 8002342:	055b      	lsls	r3, r3, #21
 8002344:	4013      	ands	r3, r2
 8002346:	60bb      	str	r3, [r7, #8]
 8002348:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800234a:	183b      	adds	r3, r7, r0
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002350:	4b54      	ldr	r3, [pc, #336]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002352:	681a      	ldr	r2, [r3, #0]
 8002354:	2380      	movs	r3, #128	@ 0x80
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	4013      	ands	r3, r2
 800235a:	d11a      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800235c:	4b51      	ldr	r3, [pc, #324]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	4b50      	ldr	r3, [pc, #320]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002362:	2180      	movs	r1, #128	@ 0x80
 8002364:	0049      	lsls	r1, r1, #1
 8002366:	430a      	orrs	r2, r1
 8002368:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800236a:	f7fe fbd5 	bl	8000b18 <HAL_GetTick>
 800236e:	0003      	movs	r3, r0
 8002370:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002372:	e008      	b.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002374:	f7fe fbd0 	bl	8000b18 <HAL_GetTick>
 8002378:	0002      	movs	r2, r0
 800237a:	693b      	ldr	r3, [r7, #16]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	2b64      	cmp	r3, #100	@ 0x64
 8002380:	d901      	bls.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e087      	b.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002386:	4b47      	ldr	r3, [pc, #284]	@ (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002388:	681a      	ldr	r2, [r3, #0]
 800238a:	2380      	movs	r3, #128	@ 0x80
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	4013      	ands	r3, r2
 8002390:	d0f0      	beq.n	8002374 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002392:	4b43      	ldr	r3, [pc, #268]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002394:	6a1a      	ldr	r2, [r3, #32]
 8002396:	23c0      	movs	r3, #192	@ 0xc0
 8002398:	009b      	lsls	r3, r3, #2
 800239a:	4013      	ands	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d034      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x112>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	23c0      	movs	r3, #192	@ 0xc0
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4013      	ands	r3, r2
 80023ae:	68fa      	ldr	r2, [r7, #12]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d02c      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023b4:	4b3a      	ldr	r3, [pc, #232]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023b6:	6a1b      	ldr	r3, [r3, #32]
 80023b8:	4a3b      	ldr	r2, [pc, #236]	@ (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80023ba:	4013      	ands	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80023be:	4b38      	ldr	r3, [pc, #224]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023c0:	6a1a      	ldr	r2, [r3, #32]
 80023c2:	4b37      	ldr	r3, [pc, #220]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023c4:	2180      	movs	r1, #128	@ 0x80
 80023c6:	0249      	lsls	r1, r1, #9
 80023c8:	430a      	orrs	r2, r1
 80023ca:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80023cc:	4b34      	ldr	r3, [pc, #208]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023ce:	6a1a      	ldr	r2, [r3, #32]
 80023d0:	4b33      	ldr	r3, [pc, #204]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023d2:	4936      	ldr	r1, [pc, #216]	@ (80024ac <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80023d4:	400a      	ands	r2, r1
 80023d6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80023d8:	4b31      	ldr	r3, [pc, #196]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	2201      	movs	r2, #1
 80023e2:	4013      	ands	r3, r2
 80023e4:	d013      	beq.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023e6:	f7fe fb97 	bl	8000b18 <HAL_GetTick>
 80023ea:	0003      	movs	r3, r0
 80023ec:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ee:	e009      	b.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023f0:	f7fe fb92 	bl	8000b18 <HAL_GetTick>
 80023f4:	0002      	movs	r2, r0
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	1ad3      	subs	r3, r2, r3
 80023fa:	4a2d      	ldr	r2, [pc, #180]	@ (80024b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d901      	bls.n	8002404 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002400:	2303      	movs	r3, #3
 8002402:	e048      	b.n	8002496 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002404:	4b26      	ldr	r3, [pc, #152]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	2202      	movs	r2, #2
 800240a:	4013      	ands	r3, r2
 800240c:	d0f0      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800240e:	4b24      	ldr	r3, [pc, #144]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002410:	6a1b      	ldr	r3, [r3, #32]
 8002412:	4a25      	ldr	r2, [pc, #148]	@ (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8002414:	4013      	ands	r3, r2
 8002416:	0019      	movs	r1, r3
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	4b20      	ldr	r3, [pc, #128]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800241e:	430a      	orrs	r2, r1
 8002420:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002422:	2317      	movs	r3, #23
 8002424:	18fb      	adds	r3, r7, r3
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d105      	bne.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800242c:	4b1c      	ldr	r3, [pc, #112]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800242e:	69da      	ldr	r2, [r3, #28]
 8002430:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002432:	4920      	ldr	r1, [pc, #128]	@ (80024b4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002434:	400a      	ands	r2, r1
 8002436:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	2201      	movs	r2, #1
 800243e:	4013      	ands	r3, r2
 8002440:	d009      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002442:	4b17      	ldr	r3, [pc, #92]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	2203      	movs	r2, #3
 8002448:	4393      	bics	r3, r2
 800244a:	0019      	movs	r1, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689a      	ldr	r2, [r3, #8]
 8002450:	4b13      	ldr	r3, [pc, #76]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002452:	430a      	orrs	r2, r1
 8002454:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2220      	movs	r2, #32
 800245c:	4013      	ands	r3, r2
 800245e:	d009      	beq.n	8002474 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002460:	4b0f      	ldr	r3, [pc, #60]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002464:	2210      	movs	r2, #16
 8002466:	4393      	bics	r3, r2
 8002468:	0019      	movs	r1, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68da      	ldr	r2, [r3, #12]
 800246e:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002470:	430a      	orrs	r2, r1
 8002472:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	2380      	movs	r3, #128	@ 0x80
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	4013      	ands	r3, r2
 800247e:	d009      	beq.n	8002494 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002480:	4b07      	ldr	r3, [pc, #28]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002482:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002484:	2240      	movs	r2, #64	@ 0x40
 8002486:	4393      	bics	r3, r2
 8002488:	0019      	movs	r1, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691a      	ldr	r2, [r3, #16]
 800248e:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002490:	430a      	orrs	r2, r1
 8002492:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002494:	2300      	movs	r3, #0
}
 8002496:	0018      	movs	r0, r3
 8002498:	46bd      	mov	sp, r7
 800249a:	b006      	add	sp, #24
 800249c:	bd80      	pop	{r7, pc}
 800249e:	46c0      	nop			@ (mov r8, r8)
 80024a0:	40021000 	.word	0x40021000
 80024a4:	40007000 	.word	0x40007000
 80024a8:	fffffcff 	.word	0xfffffcff
 80024ac:	fffeffff 	.word	0xfffeffff
 80024b0:	00001388 	.word	0x00001388
 80024b4:	efffffff 	.word	0xefffffff

080024b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e044      	b.n	8002554 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d107      	bne.n	80024e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2278      	movs	r2, #120	@ 0x78
 80024d6:	2100      	movs	r1, #0
 80024d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	0018      	movs	r0, r3
 80024de:	f7fe fa49 	bl	8000974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2224      	movs	r2, #36	@ 0x24
 80024e6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	2101      	movs	r1, #1
 80024f4:	438a      	bics	r2, r1
 80024f6:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d003      	beq.n	8002508 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	0018      	movs	r0, r3
 8002504:	f000 f9dc 	bl	80028c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	0018      	movs	r0, r3
 800250c:	f000 f898 	bl	8002640 <UART_SetConfig>
 8002510:	0003      	movs	r3, r0
 8002512:	2b01      	cmp	r3, #1
 8002514:	d101      	bne.n	800251a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e01c      	b.n	8002554 <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	685a      	ldr	r2, [r3, #4]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	490d      	ldr	r1, [pc, #52]	@ (800255c <HAL_UART_Init+0xa4>)
 8002526:	400a      	ands	r2, r1
 8002528:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689a      	ldr	r2, [r3, #8]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	212a      	movs	r1, #42	@ 0x2a
 8002536:	438a      	bics	r2, r1
 8002538:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2101      	movs	r1, #1
 8002546:	430a      	orrs	r2, r1
 8002548:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	0018      	movs	r0, r3
 800254e:	f000 fa6b 	bl	8002a28 <UART_CheckIdleState>
 8002552:	0003      	movs	r3, r0
}
 8002554:	0018      	movs	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	b002      	add	sp, #8
 800255a:	bd80      	pop	{r7, pc}
 800255c:	ffffb7ff 	.word	0xffffb7ff

08002560 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b088      	sub	sp, #32
 8002564:	af00      	add	r7, sp, #0
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	60b9      	str	r1, [r7, #8]
 800256a:	1dbb      	adds	r3, r7, #6
 800256c:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002572:	2b20      	cmp	r3, #32
 8002574:	d15b      	bne.n	800262e <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d003      	beq.n	8002584 <HAL_UART_Transmit_IT+0x24>
 800257c:	1dbb      	adds	r3, r7, #6
 800257e:	881b      	ldrh	r3, [r3, #0]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d101      	bne.n	8002588 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8002584:	2301      	movs	r3, #1
 8002586:	e053      	b.n	8002630 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	2380      	movs	r3, #128	@ 0x80
 800258e:	015b      	lsls	r3, r3, #5
 8002590:	429a      	cmp	r2, r3
 8002592:	d109      	bne.n	80025a8 <HAL_UART_Transmit_IT+0x48>
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d105      	bne.n	80025a8 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	2201      	movs	r2, #1
 80025a0:	4013      	ands	r3, r2
 80025a2:	d001      	beq.n	80025a8 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 80025a4:	2301      	movs	r3, #1
 80025a6:	e043      	b.n	8002630 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	68ba      	ldr	r2, [r7, #8]
 80025ac:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1dba      	adds	r2, r7, #6
 80025b2:	2150      	movs	r1, #80	@ 0x50
 80025b4:	8812      	ldrh	r2, [r2, #0]
 80025b6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	1dba      	adds	r2, r7, #6
 80025bc:	2152      	movs	r1, #82	@ 0x52
 80025be:	8812      	ldrh	r2, [r2, #0]
 80025c0:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	66da      	str	r2, [r3, #108]	@ 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2284      	movs	r2, #132	@ 0x84
 80025cc:	2100      	movs	r1, #0
 80025ce:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2221      	movs	r2, #33	@ 0x21
 80025d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	2380      	movs	r3, #128	@ 0x80
 80025dc:	015b      	lsls	r3, r3, #5
 80025de:	429a      	cmp	r2, r3
 80025e0:	d107      	bne.n	80025f2 <HAL_UART_Transmit_IT+0x92>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	691b      	ldr	r3, [r3, #16]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d103      	bne.n	80025f2 <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4a12      	ldr	r2, [pc, #72]	@ (8002638 <HAL_UART_Transmit_IT+0xd8>)
 80025ee:	66da      	str	r2, [r3, #108]	@ 0x6c
 80025f0:	e002      	b.n	80025f8 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4a11      	ldr	r2, [pc, #68]	@ (800263c <HAL_UART_Transmit_IT+0xdc>)
 80025f6:	66da      	str	r2, [r3, #108]	@ 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025f8:	f3ef 8310 	mrs	r3, PRIMASK
 80025fc:	613b      	str	r3, [r7, #16]
  return(result);
 80025fe:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	2301      	movs	r3, #1
 8002604:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	f383 8810 	msr	PRIMASK, r3
}
 800260c:	46c0      	nop			@ (mov r8, r8)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2180      	movs	r1, #128	@ 0x80
 800261a:	430a      	orrs	r2, r1
 800261c:	601a      	str	r2, [r3, #0]
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002622:	69bb      	ldr	r3, [r7, #24]
 8002624:	f383 8810 	msr	PRIMASK, r3
}
 8002628:	46c0      	nop			@ (mov r8, r8)

    return HAL_OK;
 800262a:	2300      	movs	r3, #0
 800262c:	e000      	b.n	8002630 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800262e:	2302      	movs	r3, #2
  }
}
 8002630:	0018      	movs	r0, r3
 8002632:	46bd      	mov	sp, r7
 8002634:	b008      	add	sp, #32
 8002636:	bd80      	pop	{r7, pc}
 8002638:	08002dd3 	.word	0x08002dd3
 800263c:	08002d21 	.word	0x08002d21

08002640 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b088      	sub	sp, #32
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002648:	231e      	movs	r3, #30
 800264a:	18fb      	adds	r3, r7, r3
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	691b      	ldr	r3, [r3, #16]
 8002658:	431a      	orrs	r2, r3
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	695b      	ldr	r3, [r3, #20]
 800265e:	431a      	orrs	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69db      	ldr	r3, [r3, #28]
 8002664:	4313      	orrs	r3, r2
 8002666:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a8d      	ldr	r2, [pc, #564]	@ (80028a4 <UART_SetConfig+0x264>)
 8002670:	4013      	ands	r3, r2
 8002672:	0019      	movs	r1, r3
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	430a      	orrs	r2, r1
 800267c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	4a88      	ldr	r2, [pc, #544]	@ (80028a8 <UART_SetConfig+0x268>)
 8002686:	4013      	ands	r3, r2
 8002688:	0019      	movs	r1, r3
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	430a      	orrs	r2, r1
 8002694:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	699b      	ldr	r3, [r3, #24]
 800269a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	4313      	orrs	r3, r2
 80026a4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	4a7f      	ldr	r2, [pc, #508]	@ (80028ac <UART_SetConfig+0x26c>)
 80026ae:	4013      	ands	r3, r2
 80026b0:	0019      	movs	r1, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	430a      	orrs	r2, r1
 80026ba:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a7b      	ldr	r2, [pc, #492]	@ (80028b0 <UART_SetConfig+0x270>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d127      	bne.n	8002716 <UART_SetConfig+0xd6>
 80026c6:	4b7b      	ldr	r3, [pc, #492]	@ (80028b4 <UART_SetConfig+0x274>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ca:	2203      	movs	r2, #3
 80026cc:	4013      	ands	r3, r2
 80026ce:	2b03      	cmp	r3, #3
 80026d0:	d00d      	beq.n	80026ee <UART_SetConfig+0xae>
 80026d2:	d81b      	bhi.n	800270c <UART_SetConfig+0xcc>
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d014      	beq.n	8002702 <UART_SetConfig+0xc2>
 80026d8:	d818      	bhi.n	800270c <UART_SetConfig+0xcc>
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d002      	beq.n	80026e4 <UART_SetConfig+0xa4>
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d00a      	beq.n	80026f8 <UART_SetConfig+0xb8>
 80026e2:	e013      	b.n	800270c <UART_SetConfig+0xcc>
 80026e4:	231f      	movs	r3, #31
 80026e6:	18fb      	adds	r3, r7, r3
 80026e8:	2200      	movs	r2, #0
 80026ea:	701a      	strb	r2, [r3, #0]
 80026ec:	e021      	b.n	8002732 <UART_SetConfig+0xf2>
 80026ee:	231f      	movs	r3, #31
 80026f0:	18fb      	adds	r3, r7, r3
 80026f2:	2202      	movs	r2, #2
 80026f4:	701a      	strb	r2, [r3, #0]
 80026f6:	e01c      	b.n	8002732 <UART_SetConfig+0xf2>
 80026f8:	231f      	movs	r3, #31
 80026fa:	18fb      	adds	r3, r7, r3
 80026fc:	2204      	movs	r2, #4
 80026fe:	701a      	strb	r2, [r3, #0]
 8002700:	e017      	b.n	8002732 <UART_SetConfig+0xf2>
 8002702:	231f      	movs	r3, #31
 8002704:	18fb      	adds	r3, r7, r3
 8002706:	2208      	movs	r2, #8
 8002708:	701a      	strb	r2, [r3, #0]
 800270a:	e012      	b.n	8002732 <UART_SetConfig+0xf2>
 800270c:	231f      	movs	r3, #31
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	2210      	movs	r2, #16
 8002712:	701a      	strb	r2, [r3, #0]
 8002714:	e00d      	b.n	8002732 <UART_SetConfig+0xf2>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	4a67      	ldr	r2, [pc, #412]	@ (80028b8 <UART_SetConfig+0x278>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d104      	bne.n	800272a <UART_SetConfig+0xea>
 8002720:	231f      	movs	r3, #31
 8002722:	18fb      	adds	r3, r7, r3
 8002724:	2200      	movs	r2, #0
 8002726:	701a      	strb	r2, [r3, #0]
 8002728:	e003      	b.n	8002732 <UART_SetConfig+0xf2>
 800272a:	231f      	movs	r3, #31
 800272c:	18fb      	adds	r3, r7, r3
 800272e:	2210      	movs	r2, #16
 8002730:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	69da      	ldr	r2, [r3, #28]
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	429a      	cmp	r2, r3
 800273c:	d15c      	bne.n	80027f8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800273e:	231f      	movs	r3, #31
 8002740:	18fb      	adds	r3, r7, r3
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b08      	cmp	r3, #8
 8002746:	d015      	beq.n	8002774 <UART_SetConfig+0x134>
 8002748:	dc18      	bgt.n	800277c <UART_SetConfig+0x13c>
 800274a:	2b04      	cmp	r3, #4
 800274c:	d00d      	beq.n	800276a <UART_SetConfig+0x12a>
 800274e:	dc15      	bgt.n	800277c <UART_SetConfig+0x13c>
 8002750:	2b00      	cmp	r3, #0
 8002752:	d002      	beq.n	800275a <UART_SetConfig+0x11a>
 8002754:	2b02      	cmp	r3, #2
 8002756:	d005      	beq.n	8002764 <UART_SetConfig+0x124>
 8002758:	e010      	b.n	800277c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800275a:	f7ff fdb9 	bl	80022d0 <HAL_RCC_GetPCLK1Freq>
 800275e:	0003      	movs	r3, r0
 8002760:	61bb      	str	r3, [r7, #24]
        break;
 8002762:	e012      	b.n	800278a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002764:	4b55      	ldr	r3, [pc, #340]	@ (80028bc <UART_SetConfig+0x27c>)
 8002766:	61bb      	str	r3, [r7, #24]
        break;
 8002768:	e00f      	b.n	800278a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800276a:	f7ff fd51 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 800276e:	0003      	movs	r3, r0
 8002770:	61bb      	str	r3, [r7, #24]
        break;
 8002772:	e00a      	b.n	800278a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002774:	2380      	movs	r3, #128	@ 0x80
 8002776:	021b      	lsls	r3, r3, #8
 8002778:	61bb      	str	r3, [r7, #24]
        break;
 800277a:	e006      	b.n	800278a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800277c:	2300      	movs	r3, #0
 800277e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002780:	231e      	movs	r3, #30
 8002782:	18fb      	adds	r3, r7, r3
 8002784:	2201      	movs	r2, #1
 8002786:	701a      	strb	r2, [r3, #0]
        break;
 8002788:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800278a:	69bb      	ldr	r3, [r7, #24]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d100      	bne.n	8002792 <UART_SetConfig+0x152>
 8002790:	e07a      	b.n	8002888 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	005a      	lsls	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	085b      	lsrs	r3, r3, #1
 800279c:	18d2      	adds	r2, r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	0019      	movs	r1, r3
 80027a4:	0010      	movs	r0, r2
 80027a6:	f7fd fcc1 	bl	800012c <__udivsi3>
 80027aa:	0003      	movs	r3, r0
 80027ac:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	2b0f      	cmp	r3, #15
 80027b2:	d91c      	bls.n	80027ee <UART_SetConfig+0x1ae>
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	2380      	movs	r3, #128	@ 0x80
 80027b8:	025b      	lsls	r3, r3, #9
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d217      	bcs.n	80027ee <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	b29a      	uxth	r2, r3
 80027c2:	200e      	movs	r0, #14
 80027c4:	183b      	adds	r3, r7, r0
 80027c6:	210f      	movs	r1, #15
 80027c8:	438a      	bics	r2, r1
 80027ca:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	085b      	lsrs	r3, r3, #1
 80027d0:	b29b      	uxth	r3, r3
 80027d2:	2207      	movs	r2, #7
 80027d4:	4013      	ands	r3, r2
 80027d6:	b299      	uxth	r1, r3
 80027d8:	183b      	adds	r3, r7, r0
 80027da:	183a      	adds	r2, r7, r0
 80027dc:	8812      	ldrh	r2, [r2, #0]
 80027de:	430a      	orrs	r2, r1
 80027e0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	183a      	adds	r2, r7, r0
 80027e8:	8812      	ldrh	r2, [r2, #0]
 80027ea:	60da      	str	r2, [r3, #12]
 80027ec:	e04c      	b.n	8002888 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80027ee:	231e      	movs	r3, #30
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	2201      	movs	r2, #1
 80027f4:	701a      	strb	r2, [r3, #0]
 80027f6:	e047      	b.n	8002888 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80027f8:	231f      	movs	r3, #31
 80027fa:	18fb      	adds	r3, r7, r3
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	2b08      	cmp	r3, #8
 8002800:	d015      	beq.n	800282e <UART_SetConfig+0x1ee>
 8002802:	dc18      	bgt.n	8002836 <UART_SetConfig+0x1f6>
 8002804:	2b04      	cmp	r3, #4
 8002806:	d00d      	beq.n	8002824 <UART_SetConfig+0x1e4>
 8002808:	dc15      	bgt.n	8002836 <UART_SetConfig+0x1f6>
 800280a:	2b00      	cmp	r3, #0
 800280c:	d002      	beq.n	8002814 <UART_SetConfig+0x1d4>
 800280e:	2b02      	cmp	r3, #2
 8002810:	d005      	beq.n	800281e <UART_SetConfig+0x1de>
 8002812:	e010      	b.n	8002836 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002814:	f7ff fd5c 	bl	80022d0 <HAL_RCC_GetPCLK1Freq>
 8002818:	0003      	movs	r3, r0
 800281a:	61bb      	str	r3, [r7, #24]
        break;
 800281c:	e012      	b.n	8002844 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800281e:	4b27      	ldr	r3, [pc, #156]	@ (80028bc <UART_SetConfig+0x27c>)
 8002820:	61bb      	str	r3, [r7, #24]
        break;
 8002822:	e00f      	b.n	8002844 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002824:	f7ff fcf4 	bl	8002210 <HAL_RCC_GetSysClockFreq>
 8002828:	0003      	movs	r3, r0
 800282a:	61bb      	str	r3, [r7, #24]
        break;
 800282c:	e00a      	b.n	8002844 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800282e:	2380      	movs	r3, #128	@ 0x80
 8002830:	021b      	lsls	r3, r3, #8
 8002832:	61bb      	str	r3, [r7, #24]
        break;
 8002834:	e006      	b.n	8002844 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002836:	2300      	movs	r3, #0
 8002838:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800283a:	231e      	movs	r3, #30
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	2201      	movs	r2, #1
 8002840:	701a      	strb	r2, [r3, #0]
        break;
 8002842:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002844:	69bb      	ldr	r3, [r7, #24]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d01e      	beq.n	8002888 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	085a      	lsrs	r2, r3, #1
 8002850:	69bb      	ldr	r3, [r7, #24]
 8002852:	18d2      	adds	r2, r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	0019      	movs	r1, r3
 800285a:	0010      	movs	r0, r2
 800285c:	f7fd fc66 	bl	800012c <__udivsi3>
 8002860:	0003      	movs	r3, r0
 8002862:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	2b0f      	cmp	r3, #15
 8002868:	d90a      	bls.n	8002880 <UART_SetConfig+0x240>
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	2380      	movs	r3, #128	@ 0x80
 800286e:	025b      	lsls	r3, r3, #9
 8002870:	429a      	cmp	r2, r3
 8002872:	d205      	bcs.n	8002880 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	b29a      	uxth	r2, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	60da      	str	r2, [r3, #12]
 800287e:	e003      	b.n	8002888 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002880:	231e      	movs	r3, #30
 8002882:	18fb      	adds	r3, r7, r3
 8002884:	2201      	movs	r2, #1
 8002886:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002894:	231e      	movs	r3, #30
 8002896:	18fb      	adds	r3, r7, r3
 8002898:	781b      	ldrb	r3, [r3, #0]
}
 800289a:	0018      	movs	r0, r3
 800289c:	46bd      	mov	sp, r7
 800289e:	b008      	add	sp, #32
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	46c0      	nop			@ (mov r8, r8)
 80028a4:	ffff69f3 	.word	0xffff69f3
 80028a8:	ffffcfff 	.word	0xffffcfff
 80028ac:	fffff4ff 	.word	0xfffff4ff
 80028b0:	40013800 	.word	0x40013800
 80028b4:	40021000 	.word	0x40021000
 80028b8:	40004400 	.word	0x40004400
 80028bc:	007a1200 	.word	0x007a1200

080028c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028cc:	2208      	movs	r2, #8
 80028ce:	4013      	ands	r3, r2
 80028d0:	d00b      	beq.n	80028ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	4a4a      	ldr	r2, [pc, #296]	@ (8002a04 <UART_AdvFeatureConfig+0x144>)
 80028da:	4013      	ands	r3, r2
 80028dc:	0019      	movs	r1, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	430a      	orrs	r2, r1
 80028e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ee:	2201      	movs	r2, #1
 80028f0:	4013      	ands	r3, r2
 80028f2:	d00b      	beq.n	800290c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4a43      	ldr	r2, [pc, #268]	@ (8002a08 <UART_AdvFeatureConfig+0x148>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	0019      	movs	r1, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	430a      	orrs	r2, r1
 800290a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002910:	2202      	movs	r2, #2
 8002912:	4013      	ands	r3, r2
 8002914:	d00b      	beq.n	800292e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a0c <UART_AdvFeatureConfig+0x14c>)
 800291e:	4013      	ands	r3, r2
 8002920:	0019      	movs	r1, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	430a      	orrs	r2, r1
 800292c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002932:	2204      	movs	r2, #4
 8002934:	4013      	ands	r3, r2
 8002936:	d00b      	beq.n	8002950 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4a34      	ldr	r2, [pc, #208]	@ (8002a10 <UART_AdvFeatureConfig+0x150>)
 8002940:	4013      	ands	r3, r2
 8002942:	0019      	movs	r1, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	430a      	orrs	r2, r1
 800294e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002954:	2210      	movs	r2, #16
 8002956:	4013      	ands	r3, r2
 8002958:	d00b      	beq.n	8002972 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	4a2c      	ldr	r2, [pc, #176]	@ (8002a14 <UART_AdvFeatureConfig+0x154>)
 8002962:	4013      	ands	r3, r2
 8002964:	0019      	movs	r1, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002976:	2220      	movs	r2, #32
 8002978:	4013      	ands	r3, r2
 800297a:	d00b      	beq.n	8002994 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	4a25      	ldr	r2, [pc, #148]	@ (8002a18 <UART_AdvFeatureConfig+0x158>)
 8002984:	4013      	ands	r3, r2
 8002986:	0019      	movs	r1, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002998:	2240      	movs	r2, #64	@ 0x40
 800299a:	4013      	ands	r3, r2
 800299c:	d01d      	beq.n	80029da <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a1c <UART_AdvFeatureConfig+0x15c>)
 80029a6:	4013      	ands	r3, r2
 80029a8:	0019      	movs	r1, r3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029ba:	2380      	movs	r3, #128	@ 0x80
 80029bc:	035b      	lsls	r3, r3, #13
 80029be:	429a      	cmp	r2, r3
 80029c0:	d10b      	bne.n	80029da <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	4a15      	ldr	r2, [pc, #84]	@ (8002a20 <UART_AdvFeatureConfig+0x160>)
 80029ca:	4013      	ands	r3, r2
 80029cc:	0019      	movs	r1, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	2280      	movs	r2, #128	@ 0x80
 80029e0:	4013      	ands	r3, r2
 80029e2:	d00b      	beq.n	80029fc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	4a0e      	ldr	r2, [pc, #56]	@ (8002a24 <UART_AdvFeatureConfig+0x164>)
 80029ec:	4013      	ands	r3, r2
 80029ee:	0019      	movs	r1, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	430a      	orrs	r2, r1
 80029fa:	605a      	str	r2, [r3, #4]
  }
}
 80029fc:	46c0      	nop			@ (mov r8, r8)
 80029fe:	46bd      	mov	sp, r7
 8002a00:	b002      	add	sp, #8
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	ffff7fff 	.word	0xffff7fff
 8002a08:	fffdffff 	.word	0xfffdffff
 8002a0c:	fffeffff 	.word	0xfffeffff
 8002a10:	fffbffff 	.word	0xfffbffff
 8002a14:	ffffefff 	.word	0xffffefff
 8002a18:	ffffdfff 	.word	0xffffdfff
 8002a1c:	ffefffff 	.word	0xffefffff
 8002a20:	ff9fffff 	.word	0xff9fffff
 8002a24:	fff7ffff 	.word	0xfff7ffff

08002a28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b092      	sub	sp, #72	@ 0x48
 8002a2c:	af02      	add	r7, sp, #8
 8002a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2284      	movs	r2, #132	@ 0x84
 8002a34:	2100      	movs	r1, #0
 8002a36:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002a38:	f7fe f86e 	bl	8000b18 <HAL_GetTick>
 8002a3c:	0003      	movs	r3, r0
 8002a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	2208      	movs	r2, #8
 8002a48:	4013      	ands	r3, r2
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	d12c      	bne.n	8002aa8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a50:	2280      	movs	r2, #128	@ 0x80
 8002a52:	0391      	lsls	r1, r2, #14
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	4a46      	ldr	r2, [pc, #280]	@ (8002b70 <UART_CheckIdleState+0x148>)
 8002a58:	9200      	str	r2, [sp, #0]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f000 f88c 	bl	8002b78 <UART_WaitOnFlagUntilTimeout>
 8002a60:	1e03      	subs	r3, r0, #0
 8002a62:	d021      	beq.n	8002aa8 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a64:	f3ef 8310 	mrs	r3, PRIMASK
 8002a68:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002a6c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a6e:	2301      	movs	r3, #1
 8002a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a74:	f383 8810 	msr	PRIMASK, r3
}
 8002a78:	46c0      	nop			@ (mov r8, r8)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	681a      	ldr	r2, [r3, #0]
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	2180      	movs	r1, #128	@ 0x80
 8002a86:	438a      	bics	r2, r1
 8002a88:	601a      	str	r2, [r3, #0]
 8002a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a90:	f383 8810 	msr	PRIMASK, r3
}
 8002a94:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2220      	movs	r2, #32
 8002a9a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2278      	movs	r2, #120	@ 0x78
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e05f      	b.n	8002b68 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	2204      	movs	r2, #4
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d146      	bne.n	8002b44 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ab8:	2280      	movs	r2, #128	@ 0x80
 8002aba:	03d1      	lsls	r1, r2, #15
 8002abc:	6878      	ldr	r0, [r7, #4]
 8002abe:	4a2c      	ldr	r2, [pc, #176]	@ (8002b70 <UART_CheckIdleState+0x148>)
 8002ac0:	9200      	str	r2, [sp, #0]
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	f000 f858 	bl	8002b78 <UART_WaitOnFlagUntilTimeout>
 8002ac8:	1e03      	subs	r3, r0, #0
 8002aca:	d03b      	beq.n	8002b44 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002acc:	f3ef 8310 	mrs	r3, PRIMASK
 8002ad0:	60fb      	str	r3, [r7, #12]
  return(result);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	f383 8810 	msr	PRIMASK, r3
}
 8002ae0:	46c0      	nop			@ (mov r8, r8)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4921      	ldr	r1, [pc, #132]	@ (8002b74 <UART_CheckIdleState+0x14c>)
 8002aee:	400a      	ands	r2, r1
 8002af0:	601a      	str	r2, [r3, #0]
 8002af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002af4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	f383 8810 	msr	PRIMASK, r3
}
 8002afc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002afe:	f3ef 8310 	mrs	r3, PRIMASK
 8002b02:	61bb      	str	r3, [r7, #24]
  return(result);
 8002b04:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b06:	633b      	str	r3, [r7, #48]	@ 0x30
 8002b08:	2301      	movs	r3, #1
 8002b0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f383 8810 	msr	PRIMASK, r3
}
 8002b12:	46c0      	nop			@ (mov r8, r8)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	689a      	ldr	r2, [r3, #8]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	2101      	movs	r1, #1
 8002b20:	438a      	bics	r2, r1
 8002b22:	609a      	str	r2, [r3, #8]
 8002b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b26:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b28:	6a3b      	ldr	r3, [r7, #32]
 8002b2a:	f383 8810 	msr	PRIMASK, r3
}
 8002b2e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2280      	movs	r2, #128	@ 0x80
 8002b34:	2120      	movs	r1, #32
 8002b36:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2278      	movs	r2, #120	@ 0x78
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e011      	b.n	8002b68 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2220      	movs	r2, #32
 8002b48:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2280      	movs	r2, #128	@ 0x80
 8002b4e:	2120      	movs	r1, #32
 8002b50:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2278      	movs	r2, #120	@ 0x78
 8002b62:	2100      	movs	r1, #0
 8002b64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b66:	2300      	movs	r3, #0
}
 8002b68:	0018      	movs	r0, r3
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	b010      	add	sp, #64	@ 0x40
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	01ffffff 	.word	0x01ffffff
 8002b74:	fffffedf 	.word	0xfffffedf

08002b78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b084      	sub	sp, #16
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	603b      	str	r3, [r7, #0]
 8002b84:	1dfb      	adds	r3, r7, #7
 8002b86:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b88:	e051      	b.n	8002c2e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	d04e      	beq.n	8002c2e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b90:	f7fd ffc2 	bl	8000b18 <HAL_GetTick>
 8002b94:	0002      	movs	r2, r0
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d302      	bcc.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d101      	bne.n	8002baa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e051      	b.n	8002c4e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	2204      	movs	r2, #4
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	d03b      	beq.n	8002c2e <UART_WaitOnFlagUntilTimeout+0xb6>
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2b80      	cmp	r3, #128	@ 0x80
 8002bba:	d038      	beq.n	8002c2e <UART_WaitOnFlagUntilTimeout+0xb6>
 8002bbc:	68bb      	ldr	r3, [r7, #8]
 8002bbe:	2b40      	cmp	r3, #64	@ 0x40
 8002bc0:	d035      	beq.n	8002c2e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	2208      	movs	r2, #8
 8002bca:	4013      	ands	r3, r2
 8002bcc:	2b08      	cmp	r3, #8
 8002bce:	d111      	bne.n	8002bf4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2208      	movs	r2, #8
 8002bd6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f000 f83c 	bl	8002c58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2284      	movs	r2, #132	@ 0x84
 8002be4:	2108      	movs	r1, #8
 8002be6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2278      	movs	r2, #120	@ 0x78
 8002bec:	2100      	movs	r1, #0
 8002bee:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e02c      	b.n	8002c4e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	69da      	ldr	r2, [r3, #28]
 8002bfa:	2380      	movs	r3, #128	@ 0x80
 8002bfc:	011b      	lsls	r3, r3, #4
 8002bfe:	401a      	ands	r2, r3
 8002c00:	2380      	movs	r3, #128	@ 0x80
 8002c02:	011b      	lsls	r3, r3, #4
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d112      	bne.n	8002c2e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2280      	movs	r2, #128	@ 0x80
 8002c0e:	0112      	lsls	r2, r2, #4
 8002c10:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	0018      	movs	r0, r3
 8002c16:	f000 f81f 	bl	8002c58 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2284      	movs	r2, #132	@ 0x84
 8002c1e:	2120      	movs	r1, #32
 8002c20:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2278      	movs	r2, #120	@ 0x78
 8002c26:	2100      	movs	r1, #0
 8002c28:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e00f      	b.n	8002c4e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	69db      	ldr	r3, [r3, #28]
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	4013      	ands	r3, r2
 8002c38:	68ba      	ldr	r2, [r7, #8]
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	425a      	negs	r2, r3
 8002c3e:	4153      	adcs	r3, r2
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	001a      	movs	r2, r3
 8002c44:	1dfb      	adds	r3, r7, #7
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d09e      	beq.n	8002b8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	0018      	movs	r0, r3
 8002c50:	46bd      	mov	sp, r7
 8002c52:	b004      	add	sp, #16
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08e      	sub	sp, #56	@ 0x38
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c60:	f3ef 8310 	mrs	r3, PRIMASK
 8002c64:	617b      	str	r3, [r7, #20]
  return(result);
 8002c66:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c68:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c6e:	69bb      	ldr	r3, [r7, #24]
 8002c70:	f383 8810 	msr	PRIMASK, r3
}
 8002c74:	46c0      	nop			@ (mov r8, r8)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681a      	ldr	r2, [r3, #0]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4926      	ldr	r1, [pc, #152]	@ (8002d1c <UART_EndRxTransfer+0xc4>)
 8002c82:	400a      	ands	r2, r1
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	f383 8810 	msr	PRIMASK, r3
}
 8002c90:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c92:	f3ef 8310 	mrs	r3, PRIMASK
 8002c96:	623b      	str	r3, [r7, #32]
  return(result);
 8002c98:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca2:	f383 8810 	msr	PRIMASK, r3
}
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689a      	ldr	r2, [r3, #8]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	438a      	bics	r2, r1
 8002cb6:	609a      	str	r2, [r3, #8]
 8002cb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cba:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cbe:	f383 8810 	msr	PRIMASK, r3
}
 8002cc2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d118      	bne.n	8002cfe <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ccc:	f3ef 8310 	mrs	r3, PRIMASK
 8002cd0:	60bb      	str	r3, [r7, #8]
  return(result);
 8002cd2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f383 8810 	msr	PRIMASK, r3
}
 8002ce0:	46c0      	nop			@ (mov r8, r8)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2110      	movs	r1, #16
 8002cee:	438a      	bics	r2, r1
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	f383 8810 	msr	PRIMASK, r3
}
 8002cfc:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2280      	movs	r2, #128	@ 0x80
 8002d02:	2120      	movs	r1, #32
 8002d04:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002d12:	46c0      	nop			@ (mov r8, r8)
 8002d14:	46bd      	mov	sp, r7
 8002d16:	b00e      	add	sp, #56	@ 0x38
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	46c0      	nop			@ (mov r8, r8)
 8002d1c:	fffffedf 	.word	0xfffffedf

08002d20 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08a      	sub	sp, #40	@ 0x28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002d2c:	2b21      	cmp	r3, #33	@ 0x21
 8002d2e:	d14c      	bne.n	8002dca <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2252      	movs	r2, #82	@ 0x52
 8002d34:	5a9b      	ldrh	r3, [r3, r2]
 8002d36:	b29b      	uxth	r3, r3
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d132      	bne.n	8002da2 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d3c:	f3ef 8310 	mrs	r3, PRIMASK
 8002d40:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d42:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d46:	2301      	movs	r3, #1
 8002d48:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f383 8810 	msr	PRIMASK, r3
}
 8002d50:	46c0      	nop			@ (mov r8, r8)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681a      	ldr	r2, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2180      	movs	r1, #128	@ 0x80
 8002d5e:	438a      	bics	r2, r1
 8002d60:	601a      	str	r2, [r3, #0]
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	f383 8810 	msr	PRIMASK, r3
}
 8002d6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d6e:	f3ef 8310 	mrs	r3, PRIMASK
 8002d72:	617b      	str	r3, [r7, #20]
  return(result);
 8002d74:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002d76:	623b      	str	r3, [r7, #32]
 8002d78:	2301      	movs	r3, #1
 8002d7a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	f383 8810 	msr	PRIMASK, r3
}
 8002d82:	46c0      	nop			@ (mov r8, r8)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	2140      	movs	r1, #64	@ 0x40
 8002d90:	430a      	orrs	r2, r1
 8002d92:	601a      	str	r2, [r3, #0]
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	f383 8810 	msr	PRIMASK, r3
}
 8002d9e:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8002da0:	e013      	b.n	8002dca <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da6:	781a      	ldrb	r2, [r3, #0]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db2:	1c5a      	adds	r2, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2252      	movs	r2, #82	@ 0x52
 8002dbc:	5a9b      	ldrh	r3, [r3, r2]
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	3b01      	subs	r3, #1
 8002dc2:	b299      	uxth	r1, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2252      	movs	r2, #82	@ 0x52
 8002dc8:	5299      	strh	r1, [r3, r2]
}
 8002dca:	46c0      	nop			@ (mov r8, r8)
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	b00a      	add	sp, #40	@ 0x28
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b08c      	sub	sp, #48	@ 0x30
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dde:	2b21      	cmp	r3, #33	@ 0x21
 8002de0:	d151      	bne.n	8002e86 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2252      	movs	r2, #82	@ 0x52
 8002de6:	5a9b      	ldrh	r3, [r3, r2]
 8002de8:	b29b      	uxth	r3, r3
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d132      	bne.n	8002e54 <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dee:	f3ef 8310 	mrs	r3, PRIMASK
 8002df2:	60fb      	str	r3, [r7, #12]
  return(result);
 8002df4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8002df6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002df8:	2301      	movs	r3, #1
 8002dfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	f383 8810 	msr	PRIMASK, r3
}
 8002e02:	46c0      	nop			@ (mov r8, r8)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2180      	movs	r1, #128	@ 0x80
 8002e10:	438a      	bics	r2, r1
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e16:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e18:	697b      	ldr	r3, [r7, #20]
 8002e1a:	f383 8810 	msr	PRIMASK, r3
}
 8002e1e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e20:	f3ef 8310 	mrs	r3, PRIMASK
 8002e24:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e26:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002e28:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e2e:	69fb      	ldr	r3, [r7, #28]
 8002e30:	f383 8810 	msr	PRIMASK, r3
}
 8002e34:	46c0      	nop			@ (mov r8, r8)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2140      	movs	r1, #64	@ 0x40
 8002e42:	430a      	orrs	r2, r1
 8002e44:	601a      	str	r2, [r3, #0]
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	f383 8810 	msr	PRIMASK, r3
}
 8002e50:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8002e52:	e018      	b.n	8002e86 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e58:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e5c:	881a      	ldrh	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	05d2      	lsls	r2, r2, #23
 8002e64:	0dd2      	lsrs	r2, r2, #23
 8002e66:	b292      	uxth	r2, r2
 8002e68:	851a      	strh	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6e:	1c9a      	adds	r2, r3, #2
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	64da      	str	r2, [r3, #76]	@ 0x4c
      huart->TxXferCount--;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2252      	movs	r2, #82	@ 0x52
 8002e78:	5a9b      	ldrh	r3, [r3, r2]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	b299      	uxth	r1, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2252      	movs	r2, #82	@ 0x52
 8002e84:	5299      	strh	r1, [r3, r2]
}
 8002e86:	46c0      	nop			@ (mov r8, r8)
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b00c      	add	sp, #48	@ 0x30
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <calloc>:
 8002e90:	b510      	push	{r4, lr}
 8002e92:	4b03      	ldr	r3, [pc, #12]	@ (8002ea0 <calloc+0x10>)
 8002e94:	000a      	movs	r2, r1
 8002e96:	0001      	movs	r1, r0
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	f000 f803 	bl	8002ea4 <_calloc_r>
 8002e9e:	bd10      	pop	{r4, pc}
 8002ea0:	20000018 	.word	0x20000018

08002ea4 <_calloc_r>:
 8002ea4:	b570      	push	{r4, r5, r6, lr}
 8002ea6:	0c0b      	lsrs	r3, r1, #16
 8002ea8:	0c15      	lsrs	r5, r2, #16
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d11e      	bne.n	8002eec <_calloc_r+0x48>
 8002eae:	2d00      	cmp	r5, #0
 8002eb0:	d10c      	bne.n	8002ecc <_calloc_r+0x28>
 8002eb2:	b289      	uxth	r1, r1
 8002eb4:	b294      	uxth	r4, r2
 8002eb6:	434c      	muls	r4, r1
 8002eb8:	0021      	movs	r1, r4
 8002eba:	f000 f843 	bl	8002f44 <_malloc_r>
 8002ebe:	1e05      	subs	r5, r0, #0
 8002ec0:	d01a      	beq.n	8002ef8 <_calloc_r+0x54>
 8002ec2:	0022      	movs	r2, r4
 8002ec4:	2100      	movs	r1, #0
 8002ec6:	f000 fa25 	bl	8003314 <memset>
 8002eca:	e016      	b.n	8002efa <_calloc_r+0x56>
 8002ecc:	1c2b      	adds	r3, r5, #0
 8002ece:	1c0c      	adds	r4, r1, #0
 8002ed0:	b289      	uxth	r1, r1
 8002ed2:	b292      	uxth	r2, r2
 8002ed4:	434a      	muls	r2, r1
 8002ed6:	b29b      	uxth	r3, r3
 8002ed8:	b2a1      	uxth	r1, r4
 8002eda:	4359      	muls	r1, r3
 8002edc:	0c14      	lsrs	r4, r2, #16
 8002ede:	190c      	adds	r4, r1, r4
 8002ee0:	0c23      	lsrs	r3, r4, #16
 8002ee2:	d107      	bne.n	8002ef4 <_calloc_r+0x50>
 8002ee4:	0424      	lsls	r4, r4, #16
 8002ee6:	b292      	uxth	r2, r2
 8002ee8:	4314      	orrs	r4, r2
 8002eea:	e7e5      	b.n	8002eb8 <_calloc_r+0x14>
 8002eec:	2d00      	cmp	r5, #0
 8002eee:	d101      	bne.n	8002ef4 <_calloc_r+0x50>
 8002ef0:	1c14      	adds	r4, r2, #0
 8002ef2:	e7ed      	b.n	8002ed0 <_calloc_r+0x2c>
 8002ef4:	230c      	movs	r3, #12
 8002ef6:	6003      	str	r3, [r0, #0]
 8002ef8:	2500      	movs	r5, #0
 8002efa:	0028      	movs	r0, r5
 8002efc:	bd70      	pop	{r4, r5, r6, pc}
	...

08002f00 <sbrk_aligned>:
 8002f00:	b570      	push	{r4, r5, r6, lr}
 8002f02:	4e0f      	ldr	r6, [pc, #60]	@ (8002f40 <sbrk_aligned+0x40>)
 8002f04:	000d      	movs	r5, r1
 8002f06:	6831      	ldr	r1, [r6, #0]
 8002f08:	0004      	movs	r4, r0
 8002f0a:	2900      	cmp	r1, #0
 8002f0c:	d102      	bne.n	8002f14 <sbrk_aligned+0x14>
 8002f0e:	f000 fa43 	bl	8003398 <_sbrk_r>
 8002f12:	6030      	str	r0, [r6, #0]
 8002f14:	0029      	movs	r1, r5
 8002f16:	0020      	movs	r0, r4
 8002f18:	f000 fa3e 	bl	8003398 <_sbrk_r>
 8002f1c:	1c43      	adds	r3, r0, #1
 8002f1e:	d103      	bne.n	8002f28 <sbrk_aligned+0x28>
 8002f20:	2501      	movs	r5, #1
 8002f22:	426d      	negs	r5, r5
 8002f24:	0028      	movs	r0, r5
 8002f26:	bd70      	pop	{r4, r5, r6, pc}
 8002f28:	2303      	movs	r3, #3
 8002f2a:	1cc5      	adds	r5, r0, #3
 8002f2c:	439d      	bics	r5, r3
 8002f2e:	42a8      	cmp	r0, r5
 8002f30:	d0f8      	beq.n	8002f24 <sbrk_aligned+0x24>
 8002f32:	1a29      	subs	r1, r5, r0
 8002f34:	0020      	movs	r0, r4
 8002f36:	f000 fa2f 	bl	8003398 <_sbrk_r>
 8002f3a:	3001      	adds	r0, #1
 8002f3c:	d1f2      	bne.n	8002f24 <sbrk_aligned+0x24>
 8002f3e:	e7ef      	b.n	8002f20 <sbrk_aligned+0x20>
 8002f40:	2000016c 	.word	0x2000016c

08002f44 <_malloc_r>:
 8002f44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f46:	2203      	movs	r2, #3
 8002f48:	1ccb      	adds	r3, r1, #3
 8002f4a:	4393      	bics	r3, r2
 8002f4c:	3308      	adds	r3, #8
 8002f4e:	0005      	movs	r5, r0
 8002f50:	001f      	movs	r7, r3
 8002f52:	2b0c      	cmp	r3, #12
 8002f54:	d234      	bcs.n	8002fc0 <_malloc_r+0x7c>
 8002f56:	270c      	movs	r7, #12
 8002f58:	42b9      	cmp	r1, r7
 8002f5a:	d833      	bhi.n	8002fc4 <_malloc_r+0x80>
 8002f5c:	0028      	movs	r0, r5
 8002f5e:	f000 f871 	bl	8003044 <__malloc_lock>
 8002f62:	4e37      	ldr	r6, [pc, #220]	@ (8003040 <_malloc_r+0xfc>)
 8002f64:	6833      	ldr	r3, [r6, #0]
 8002f66:	001c      	movs	r4, r3
 8002f68:	2c00      	cmp	r4, #0
 8002f6a:	d12f      	bne.n	8002fcc <_malloc_r+0x88>
 8002f6c:	0039      	movs	r1, r7
 8002f6e:	0028      	movs	r0, r5
 8002f70:	f7ff ffc6 	bl	8002f00 <sbrk_aligned>
 8002f74:	0004      	movs	r4, r0
 8002f76:	1c43      	adds	r3, r0, #1
 8002f78:	d15f      	bne.n	800303a <_malloc_r+0xf6>
 8002f7a:	6834      	ldr	r4, [r6, #0]
 8002f7c:	9400      	str	r4, [sp, #0]
 8002f7e:	9b00      	ldr	r3, [sp, #0]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d14a      	bne.n	800301a <_malloc_r+0xd6>
 8002f84:	2c00      	cmp	r4, #0
 8002f86:	d052      	beq.n	800302e <_malloc_r+0xea>
 8002f88:	6823      	ldr	r3, [r4, #0]
 8002f8a:	0028      	movs	r0, r5
 8002f8c:	18e3      	adds	r3, r4, r3
 8002f8e:	9900      	ldr	r1, [sp, #0]
 8002f90:	9301      	str	r3, [sp, #4]
 8002f92:	f000 fa01 	bl	8003398 <_sbrk_r>
 8002f96:	9b01      	ldr	r3, [sp, #4]
 8002f98:	4283      	cmp	r3, r0
 8002f9a:	d148      	bne.n	800302e <_malloc_r+0xea>
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	0028      	movs	r0, r5
 8002fa0:	1aff      	subs	r7, r7, r3
 8002fa2:	0039      	movs	r1, r7
 8002fa4:	f7ff ffac 	bl	8002f00 <sbrk_aligned>
 8002fa8:	3001      	adds	r0, #1
 8002faa:	d040      	beq.n	800302e <_malloc_r+0xea>
 8002fac:	6823      	ldr	r3, [r4, #0]
 8002fae:	19db      	adds	r3, r3, r7
 8002fb0:	6023      	str	r3, [r4, #0]
 8002fb2:	6833      	ldr	r3, [r6, #0]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	2a00      	cmp	r2, #0
 8002fb8:	d133      	bne.n	8003022 <_malloc_r+0xde>
 8002fba:	9b00      	ldr	r3, [sp, #0]
 8002fbc:	6033      	str	r3, [r6, #0]
 8002fbe:	e019      	b.n	8002ff4 <_malloc_r+0xb0>
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	dac9      	bge.n	8002f58 <_malloc_r+0x14>
 8002fc4:	230c      	movs	r3, #12
 8002fc6:	602b      	str	r3, [r5, #0]
 8002fc8:	2000      	movs	r0, #0
 8002fca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002fcc:	6821      	ldr	r1, [r4, #0]
 8002fce:	1bc9      	subs	r1, r1, r7
 8002fd0:	d420      	bmi.n	8003014 <_malloc_r+0xd0>
 8002fd2:	290b      	cmp	r1, #11
 8002fd4:	d90a      	bls.n	8002fec <_malloc_r+0xa8>
 8002fd6:	19e2      	adds	r2, r4, r7
 8002fd8:	6027      	str	r7, [r4, #0]
 8002fda:	42a3      	cmp	r3, r4
 8002fdc:	d104      	bne.n	8002fe8 <_malloc_r+0xa4>
 8002fde:	6032      	str	r2, [r6, #0]
 8002fe0:	6863      	ldr	r3, [r4, #4]
 8002fe2:	6011      	str	r1, [r2, #0]
 8002fe4:	6053      	str	r3, [r2, #4]
 8002fe6:	e005      	b.n	8002ff4 <_malloc_r+0xb0>
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	e7f9      	b.n	8002fe0 <_malloc_r+0x9c>
 8002fec:	6862      	ldr	r2, [r4, #4]
 8002fee:	42a3      	cmp	r3, r4
 8002ff0:	d10e      	bne.n	8003010 <_malloc_r+0xcc>
 8002ff2:	6032      	str	r2, [r6, #0]
 8002ff4:	0028      	movs	r0, r5
 8002ff6:	f000 f82d 	bl	8003054 <__malloc_unlock>
 8002ffa:	0020      	movs	r0, r4
 8002ffc:	2207      	movs	r2, #7
 8002ffe:	300b      	adds	r0, #11
 8003000:	1d23      	adds	r3, r4, #4
 8003002:	4390      	bics	r0, r2
 8003004:	1ac2      	subs	r2, r0, r3
 8003006:	4298      	cmp	r0, r3
 8003008:	d0df      	beq.n	8002fca <_malloc_r+0x86>
 800300a:	1a1b      	subs	r3, r3, r0
 800300c:	50a3      	str	r3, [r4, r2]
 800300e:	e7dc      	b.n	8002fca <_malloc_r+0x86>
 8003010:	605a      	str	r2, [r3, #4]
 8003012:	e7ef      	b.n	8002ff4 <_malloc_r+0xb0>
 8003014:	0023      	movs	r3, r4
 8003016:	6864      	ldr	r4, [r4, #4]
 8003018:	e7a6      	b.n	8002f68 <_malloc_r+0x24>
 800301a:	9c00      	ldr	r4, [sp, #0]
 800301c:	6863      	ldr	r3, [r4, #4]
 800301e:	9300      	str	r3, [sp, #0]
 8003020:	e7ad      	b.n	8002f7e <_malloc_r+0x3a>
 8003022:	001a      	movs	r2, r3
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	42a3      	cmp	r3, r4
 8003028:	d1fb      	bne.n	8003022 <_malloc_r+0xde>
 800302a:	2300      	movs	r3, #0
 800302c:	e7da      	b.n	8002fe4 <_malloc_r+0xa0>
 800302e:	230c      	movs	r3, #12
 8003030:	0028      	movs	r0, r5
 8003032:	602b      	str	r3, [r5, #0]
 8003034:	f000 f80e 	bl	8003054 <__malloc_unlock>
 8003038:	e7c6      	b.n	8002fc8 <_malloc_r+0x84>
 800303a:	6007      	str	r7, [r0, #0]
 800303c:	e7da      	b.n	8002ff4 <_malloc_r+0xb0>
 800303e:	46c0      	nop			@ (mov r8, r8)
 8003040:	20000170 	.word	0x20000170

08003044 <__malloc_lock>:
 8003044:	b510      	push	{r4, lr}
 8003046:	4802      	ldr	r0, [pc, #8]	@ (8003050 <__malloc_lock+0xc>)
 8003048:	f000 f9f7 	bl	800343a <__retarget_lock_acquire_recursive>
 800304c:	bd10      	pop	{r4, pc}
 800304e:	46c0      	nop			@ (mov r8, r8)
 8003050:	200002b4 	.word	0x200002b4

08003054 <__malloc_unlock>:
 8003054:	b510      	push	{r4, lr}
 8003056:	4802      	ldr	r0, [pc, #8]	@ (8003060 <__malloc_unlock+0xc>)
 8003058:	f000 f9f0 	bl	800343c <__retarget_lock_release_recursive>
 800305c:	bd10      	pop	{r4, pc}
 800305e:	46c0      	nop			@ (mov r8, r8)
 8003060:	200002b4 	.word	0x200002b4

08003064 <std>:
 8003064:	2300      	movs	r3, #0
 8003066:	b510      	push	{r4, lr}
 8003068:	0004      	movs	r4, r0
 800306a:	6003      	str	r3, [r0, #0]
 800306c:	6043      	str	r3, [r0, #4]
 800306e:	6083      	str	r3, [r0, #8]
 8003070:	8181      	strh	r1, [r0, #12]
 8003072:	6643      	str	r3, [r0, #100]	@ 0x64
 8003074:	81c2      	strh	r2, [r0, #14]
 8003076:	6103      	str	r3, [r0, #16]
 8003078:	6143      	str	r3, [r0, #20]
 800307a:	6183      	str	r3, [r0, #24]
 800307c:	0019      	movs	r1, r3
 800307e:	2208      	movs	r2, #8
 8003080:	305c      	adds	r0, #92	@ 0x5c
 8003082:	f000 f947 	bl	8003314 <memset>
 8003086:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <std+0x50>)
 8003088:	6224      	str	r4, [r4, #32]
 800308a:	6263      	str	r3, [r4, #36]	@ 0x24
 800308c:	4b0a      	ldr	r3, [pc, #40]	@ (80030b8 <std+0x54>)
 800308e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003090:	4b0a      	ldr	r3, [pc, #40]	@ (80030bc <std+0x58>)
 8003092:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003094:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <std+0x5c>)
 8003096:	6323      	str	r3, [r4, #48]	@ 0x30
 8003098:	4b0a      	ldr	r3, [pc, #40]	@ (80030c4 <std+0x60>)
 800309a:	429c      	cmp	r4, r3
 800309c:	d005      	beq.n	80030aa <std+0x46>
 800309e:	4b0a      	ldr	r3, [pc, #40]	@ (80030c8 <std+0x64>)
 80030a0:	429c      	cmp	r4, r3
 80030a2:	d002      	beq.n	80030aa <std+0x46>
 80030a4:	4b09      	ldr	r3, [pc, #36]	@ (80030cc <std+0x68>)
 80030a6:	429c      	cmp	r4, r3
 80030a8:	d103      	bne.n	80030b2 <std+0x4e>
 80030aa:	0020      	movs	r0, r4
 80030ac:	3058      	adds	r0, #88	@ 0x58
 80030ae:	f000 f9c3 	bl	8003438 <__retarget_lock_init_recursive>
 80030b2:	bd10      	pop	{r4, pc}
 80030b4:	0800320d 	.word	0x0800320d
 80030b8:	08003235 	.word	0x08003235
 80030bc:	0800326d 	.word	0x0800326d
 80030c0:	08003299 	.word	0x08003299
 80030c4:	20000174 	.word	0x20000174
 80030c8:	200001dc 	.word	0x200001dc
 80030cc:	20000244 	.word	0x20000244

080030d0 <stdio_exit_handler>:
 80030d0:	b510      	push	{r4, lr}
 80030d2:	4a03      	ldr	r2, [pc, #12]	@ (80030e0 <stdio_exit_handler+0x10>)
 80030d4:	4903      	ldr	r1, [pc, #12]	@ (80030e4 <stdio_exit_handler+0x14>)
 80030d6:	4804      	ldr	r0, [pc, #16]	@ (80030e8 <stdio_exit_handler+0x18>)
 80030d8:	f000 f86c 	bl	80031b4 <_fwalk_sglue>
 80030dc:	bd10      	pop	{r4, pc}
 80030de:	46c0      	nop			@ (mov r8, r8)
 80030e0:	2000000c 	.word	0x2000000c
 80030e4:	08003e21 	.word	0x08003e21
 80030e8:	2000001c 	.word	0x2000001c

080030ec <cleanup_stdio>:
 80030ec:	6841      	ldr	r1, [r0, #4]
 80030ee:	4b0b      	ldr	r3, [pc, #44]	@ (800311c <cleanup_stdio+0x30>)
 80030f0:	b510      	push	{r4, lr}
 80030f2:	0004      	movs	r4, r0
 80030f4:	4299      	cmp	r1, r3
 80030f6:	d001      	beq.n	80030fc <cleanup_stdio+0x10>
 80030f8:	f000 fe92 	bl	8003e20 <_fflush_r>
 80030fc:	68a1      	ldr	r1, [r4, #8]
 80030fe:	4b08      	ldr	r3, [pc, #32]	@ (8003120 <cleanup_stdio+0x34>)
 8003100:	4299      	cmp	r1, r3
 8003102:	d002      	beq.n	800310a <cleanup_stdio+0x1e>
 8003104:	0020      	movs	r0, r4
 8003106:	f000 fe8b 	bl	8003e20 <_fflush_r>
 800310a:	68e1      	ldr	r1, [r4, #12]
 800310c:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <cleanup_stdio+0x38>)
 800310e:	4299      	cmp	r1, r3
 8003110:	d002      	beq.n	8003118 <cleanup_stdio+0x2c>
 8003112:	0020      	movs	r0, r4
 8003114:	f000 fe84 	bl	8003e20 <_fflush_r>
 8003118:	bd10      	pop	{r4, pc}
 800311a:	46c0      	nop			@ (mov r8, r8)
 800311c:	20000174 	.word	0x20000174
 8003120:	200001dc 	.word	0x200001dc
 8003124:	20000244 	.word	0x20000244

08003128 <global_stdio_init.part.0>:
 8003128:	b510      	push	{r4, lr}
 800312a:	4b09      	ldr	r3, [pc, #36]	@ (8003150 <global_stdio_init.part.0+0x28>)
 800312c:	4a09      	ldr	r2, [pc, #36]	@ (8003154 <global_stdio_init.part.0+0x2c>)
 800312e:	2104      	movs	r1, #4
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	4809      	ldr	r0, [pc, #36]	@ (8003158 <global_stdio_init.part.0+0x30>)
 8003134:	2200      	movs	r2, #0
 8003136:	f7ff ff95 	bl	8003064 <std>
 800313a:	2201      	movs	r2, #1
 800313c:	2109      	movs	r1, #9
 800313e:	4807      	ldr	r0, [pc, #28]	@ (800315c <global_stdio_init.part.0+0x34>)
 8003140:	f7ff ff90 	bl	8003064 <std>
 8003144:	2202      	movs	r2, #2
 8003146:	2112      	movs	r1, #18
 8003148:	4805      	ldr	r0, [pc, #20]	@ (8003160 <global_stdio_init.part.0+0x38>)
 800314a:	f7ff ff8b 	bl	8003064 <std>
 800314e:	bd10      	pop	{r4, pc}
 8003150:	200002ac 	.word	0x200002ac
 8003154:	080030d1 	.word	0x080030d1
 8003158:	20000174 	.word	0x20000174
 800315c:	200001dc 	.word	0x200001dc
 8003160:	20000244 	.word	0x20000244

08003164 <__sfp_lock_acquire>:
 8003164:	b510      	push	{r4, lr}
 8003166:	4802      	ldr	r0, [pc, #8]	@ (8003170 <__sfp_lock_acquire+0xc>)
 8003168:	f000 f967 	bl	800343a <__retarget_lock_acquire_recursive>
 800316c:	bd10      	pop	{r4, pc}
 800316e:	46c0      	nop			@ (mov r8, r8)
 8003170:	200002b5 	.word	0x200002b5

08003174 <__sfp_lock_release>:
 8003174:	b510      	push	{r4, lr}
 8003176:	4802      	ldr	r0, [pc, #8]	@ (8003180 <__sfp_lock_release+0xc>)
 8003178:	f000 f960 	bl	800343c <__retarget_lock_release_recursive>
 800317c:	bd10      	pop	{r4, pc}
 800317e:	46c0      	nop			@ (mov r8, r8)
 8003180:	200002b5 	.word	0x200002b5

08003184 <__sinit>:
 8003184:	b510      	push	{r4, lr}
 8003186:	0004      	movs	r4, r0
 8003188:	f7ff ffec 	bl	8003164 <__sfp_lock_acquire>
 800318c:	6a23      	ldr	r3, [r4, #32]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d002      	beq.n	8003198 <__sinit+0x14>
 8003192:	f7ff ffef 	bl	8003174 <__sfp_lock_release>
 8003196:	bd10      	pop	{r4, pc}
 8003198:	4b04      	ldr	r3, [pc, #16]	@ (80031ac <__sinit+0x28>)
 800319a:	6223      	str	r3, [r4, #32]
 800319c:	4b04      	ldr	r3, [pc, #16]	@ (80031b0 <__sinit+0x2c>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d1f6      	bne.n	8003192 <__sinit+0xe>
 80031a4:	f7ff ffc0 	bl	8003128 <global_stdio_init.part.0>
 80031a8:	e7f3      	b.n	8003192 <__sinit+0xe>
 80031aa:	46c0      	nop			@ (mov r8, r8)
 80031ac:	080030ed 	.word	0x080030ed
 80031b0:	200002ac 	.word	0x200002ac

080031b4 <_fwalk_sglue>:
 80031b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031b6:	0014      	movs	r4, r2
 80031b8:	2600      	movs	r6, #0
 80031ba:	9000      	str	r0, [sp, #0]
 80031bc:	9101      	str	r1, [sp, #4]
 80031be:	68a5      	ldr	r5, [r4, #8]
 80031c0:	6867      	ldr	r7, [r4, #4]
 80031c2:	3f01      	subs	r7, #1
 80031c4:	d504      	bpl.n	80031d0 <_fwalk_sglue+0x1c>
 80031c6:	6824      	ldr	r4, [r4, #0]
 80031c8:	2c00      	cmp	r4, #0
 80031ca:	d1f8      	bne.n	80031be <_fwalk_sglue+0xa>
 80031cc:	0030      	movs	r0, r6
 80031ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80031d0:	89ab      	ldrh	r3, [r5, #12]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d908      	bls.n	80031e8 <_fwalk_sglue+0x34>
 80031d6:	220e      	movs	r2, #14
 80031d8:	5eab      	ldrsh	r3, [r5, r2]
 80031da:	3301      	adds	r3, #1
 80031dc:	d004      	beq.n	80031e8 <_fwalk_sglue+0x34>
 80031de:	0029      	movs	r1, r5
 80031e0:	9800      	ldr	r0, [sp, #0]
 80031e2:	9b01      	ldr	r3, [sp, #4]
 80031e4:	4798      	blx	r3
 80031e6:	4306      	orrs	r6, r0
 80031e8:	3568      	adds	r5, #104	@ 0x68
 80031ea:	e7ea      	b.n	80031c2 <_fwalk_sglue+0xe>

080031ec <iprintf>:
 80031ec:	b40f      	push	{r0, r1, r2, r3}
 80031ee:	b507      	push	{r0, r1, r2, lr}
 80031f0:	4905      	ldr	r1, [pc, #20]	@ (8003208 <iprintf+0x1c>)
 80031f2:	ab04      	add	r3, sp, #16
 80031f4:	6808      	ldr	r0, [r1, #0]
 80031f6:	cb04      	ldmia	r3!, {r2}
 80031f8:	6881      	ldr	r1, [r0, #8]
 80031fa:	9301      	str	r3, [sp, #4]
 80031fc:	f000 faf0 	bl	80037e0 <_vfiprintf_r>
 8003200:	b003      	add	sp, #12
 8003202:	bc08      	pop	{r3}
 8003204:	b004      	add	sp, #16
 8003206:	4718      	bx	r3
 8003208:	20000018 	.word	0x20000018

0800320c <__sread>:
 800320c:	b570      	push	{r4, r5, r6, lr}
 800320e:	000c      	movs	r4, r1
 8003210:	250e      	movs	r5, #14
 8003212:	5f49      	ldrsh	r1, [r1, r5]
 8003214:	f000 f8ac 	bl	8003370 <_read_r>
 8003218:	2800      	cmp	r0, #0
 800321a:	db03      	blt.n	8003224 <__sread+0x18>
 800321c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800321e:	181b      	adds	r3, r3, r0
 8003220:	6563      	str	r3, [r4, #84]	@ 0x54
 8003222:	bd70      	pop	{r4, r5, r6, pc}
 8003224:	89a3      	ldrh	r3, [r4, #12]
 8003226:	4a02      	ldr	r2, [pc, #8]	@ (8003230 <__sread+0x24>)
 8003228:	4013      	ands	r3, r2
 800322a:	81a3      	strh	r3, [r4, #12]
 800322c:	e7f9      	b.n	8003222 <__sread+0x16>
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	ffffefff 	.word	0xffffefff

08003234 <__swrite>:
 8003234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003236:	001f      	movs	r7, r3
 8003238:	898b      	ldrh	r3, [r1, #12]
 800323a:	0005      	movs	r5, r0
 800323c:	000c      	movs	r4, r1
 800323e:	0016      	movs	r6, r2
 8003240:	05db      	lsls	r3, r3, #23
 8003242:	d505      	bpl.n	8003250 <__swrite+0x1c>
 8003244:	230e      	movs	r3, #14
 8003246:	5ec9      	ldrsh	r1, [r1, r3]
 8003248:	2200      	movs	r2, #0
 800324a:	2302      	movs	r3, #2
 800324c:	f000 f87c 	bl	8003348 <_lseek_r>
 8003250:	89a3      	ldrh	r3, [r4, #12]
 8003252:	4a05      	ldr	r2, [pc, #20]	@ (8003268 <__swrite+0x34>)
 8003254:	0028      	movs	r0, r5
 8003256:	4013      	ands	r3, r2
 8003258:	81a3      	strh	r3, [r4, #12]
 800325a:	0032      	movs	r2, r6
 800325c:	230e      	movs	r3, #14
 800325e:	5ee1      	ldrsh	r1, [r4, r3]
 8003260:	003b      	movs	r3, r7
 8003262:	f000 f8ab 	bl	80033bc <_write_r>
 8003266:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003268:	ffffefff 	.word	0xffffefff

0800326c <__sseek>:
 800326c:	b570      	push	{r4, r5, r6, lr}
 800326e:	000c      	movs	r4, r1
 8003270:	250e      	movs	r5, #14
 8003272:	5f49      	ldrsh	r1, [r1, r5]
 8003274:	f000 f868 	bl	8003348 <_lseek_r>
 8003278:	89a3      	ldrh	r3, [r4, #12]
 800327a:	1c42      	adds	r2, r0, #1
 800327c:	d103      	bne.n	8003286 <__sseek+0x1a>
 800327e:	4a05      	ldr	r2, [pc, #20]	@ (8003294 <__sseek+0x28>)
 8003280:	4013      	ands	r3, r2
 8003282:	81a3      	strh	r3, [r4, #12]
 8003284:	bd70      	pop	{r4, r5, r6, pc}
 8003286:	2280      	movs	r2, #128	@ 0x80
 8003288:	0152      	lsls	r2, r2, #5
 800328a:	4313      	orrs	r3, r2
 800328c:	81a3      	strh	r3, [r4, #12]
 800328e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003290:	e7f8      	b.n	8003284 <__sseek+0x18>
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	ffffefff 	.word	0xffffefff

08003298 <__sclose>:
 8003298:	b510      	push	{r4, lr}
 800329a:	230e      	movs	r3, #14
 800329c:	5ec9      	ldrsh	r1, [r1, r3]
 800329e:	f000 f841 	bl	8003324 <_close_r>
 80032a2:	bd10      	pop	{r4, pc}

080032a4 <_vsniprintf_r>:
 80032a4:	b530      	push	{r4, r5, lr}
 80032a6:	0014      	movs	r4, r2
 80032a8:	0005      	movs	r5, r0
 80032aa:	001a      	movs	r2, r3
 80032ac:	b09b      	sub	sp, #108	@ 0x6c
 80032ae:	2c00      	cmp	r4, #0
 80032b0:	da05      	bge.n	80032be <_vsniprintf_r+0x1a>
 80032b2:	238b      	movs	r3, #139	@ 0x8b
 80032b4:	6003      	str	r3, [r0, #0]
 80032b6:	2001      	movs	r0, #1
 80032b8:	4240      	negs	r0, r0
 80032ba:	b01b      	add	sp, #108	@ 0x6c
 80032bc:	bd30      	pop	{r4, r5, pc}
 80032be:	2382      	movs	r3, #130	@ 0x82
 80032c0:	4668      	mov	r0, sp
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	8183      	strh	r3, [r0, #12]
 80032c6:	2300      	movs	r3, #0
 80032c8:	9100      	str	r1, [sp, #0]
 80032ca:	9104      	str	r1, [sp, #16]
 80032cc:	429c      	cmp	r4, r3
 80032ce:	d000      	beq.n	80032d2 <_vsniprintf_r+0x2e>
 80032d0:	1e63      	subs	r3, r4, #1
 80032d2:	9302      	str	r3, [sp, #8]
 80032d4:	9305      	str	r3, [sp, #20]
 80032d6:	2301      	movs	r3, #1
 80032d8:	4669      	mov	r1, sp
 80032da:	425b      	negs	r3, r3
 80032dc:	81cb      	strh	r3, [r1, #14]
 80032de:	0028      	movs	r0, r5
 80032e0:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80032e2:	f000 f957 	bl	8003594 <_svfiprintf_r>
 80032e6:	1c43      	adds	r3, r0, #1
 80032e8:	da01      	bge.n	80032ee <_vsniprintf_r+0x4a>
 80032ea:	238b      	movs	r3, #139	@ 0x8b
 80032ec:	602b      	str	r3, [r5, #0]
 80032ee:	2c00      	cmp	r4, #0
 80032f0:	d0e3      	beq.n	80032ba <_vsniprintf_r+0x16>
 80032f2:	2200      	movs	r2, #0
 80032f4:	9b00      	ldr	r3, [sp, #0]
 80032f6:	701a      	strb	r2, [r3, #0]
 80032f8:	e7df      	b.n	80032ba <_vsniprintf_r+0x16>
	...

080032fc <vsniprintf>:
 80032fc:	b513      	push	{r0, r1, r4, lr}
 80032fe:	4c04      	ldr	r4, [pc, #16]	@ (8003310 <vsniprintf+0x14>)
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	0013      	movs	r3, r2
 8003304:	000a      	movs	r2, r1
 8003306:	0001      	movs	r1, r0
 8003308:	6820      	ldr	r0, [r4, #0]
 800330a:	f7ff ffcb 	bl	80032a4 <_vsniprintf_r>
 800330e:	bd16      	pop	{r1, r2, r4, pc}
 8003310:	20000018 	.word	0x20000018

08003314 <memset>:
 8003314:	0003      	movs	r3, r0
 8003316:	1882      	adds	r2, r0, r2
 8003318:	4293      	cmp	r3, r2
 800331a:	d100      	bne.n	800331e <memset+0xa>
 800331c:	4770      	bx	lr
 800331e:	7019      	strb	r1, [r3, #0]
 8003320:	3301      	adds	r3, #1
 8003322:	e7f9      	b.n	8003318 <memset+0x4>

08003324 <_close_r>:
 8003324:	2300      	movs	r3, #0
 8003326:	b570      	push	{r4, r5, r6, lr}
 8003328:	4d06      	ldr	r5, [pc, #24]	@ (8003344 <_close_r+0x20>)
 800332a:	0004      	movs	r4, r0
 800332c:	0008      	movs	r0, r1
 800332e:	602b      	str	r3, [r5, #0]
 8003330:	f7fd fa66 	bl	8000800 <_close>
 8003334:	1c43      	adds	r3, r0, #1
 8003336:	d103      	bne.n	8003340 <_close_r+0x1c>
 8003338:	682b      	ldr	r3, [r5, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d000      	beq.n	8003340 <_close_r+0x1c>
 800333e:	6023      	str	r3, [r4, #0]
 8003340:	bd70      	pop	{r4, r5, r6, pc}
 8003342:	46c0      	nop			@ (mov r8, r8)
 8003344:	200002b0 	.word	0x200002b0

08003348 <_lseek_r>:
 8003348:	b570      	push	{r4, r5, r6, lr}
 800334a:	0004      	movs	r4, r0
 800334c:	0008      	movs	r0, r1
 800334e:	0011      	movs	r1, r2
 8003350:	001a      	movs	r2, r3
 8003352:	2300      	movs	r3, #0
 8003354:	4d05      	ldr	r5, [pc, #20]	@ (800336c <_lseek_r+0x24>)
 8003356:	602b      	str	r3, [r5, #0]
 8003358:	f7fd fa73 	bl	8000842 <_lseek>
 800335c:	1c43      	adds	r3, r0, #1
 800335e:	d103      	bne.n	8003368 <_lseek_r+0x20>
 8003360:	682b      	ldr	r3, [r5, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d000      	beq.n	8003368 <_lseek_r+0x20>
 8003366:	6023      	str	r3, [r4, #0]
 8003368:	bd70      	pop	{r4, r5, r6, pc}
 800336a:	46c0      	nop			@ (mov r8, r8)
 800336c:	200002b0 	.word	0x200002b0

08003370 <_read_r>:
 8003370:	b570      	push	{r4, r5, r6, lr}
 8003372:	0004      	movs	r4, r0
 8003374:	0008      	movs	r0, r1
 8003376:	0011      	movs	r1, r2
 8003378:	001a      	movs	r2, r3
 800337a:	2300      	movs	r3, #0
 800337c:	4d05      	ldr	r5, [pc, #20]	@ (8003394 <_read_r+0x24>)
 800337e:	602b      	str	r3, [r5, #0]
 8003380:	f7fd fa05 	bl	800078e <_read>
 8003384:	1c43      	adds	r3, r0, #1
 8003386:	d103      	bne.n	8003390 <_read_r+0x20>
 8003388:	682b      	ldr	r3, [r5, #0]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d000      	beq.n	8003390 <_read_r+0x20>
 800338e:	6023      	str	r3, [r4, #0]
 8003390:	bd70      	pop	{r4, r5, r6, pc}
 8003392:	46c0      	nop			@ (mov r8, r8)
 8003394:	200002b0 	.word	0x200002b0

08003398 <_sbrk_r>:
 8003398:	2300      	movs	r3, #0
 800339a:	b570      	push	{r4, r5, r6, lr}
 800339c:	4d06      	ldr	r5, [pc, #24]	@ (80033b8 <_sbrk_r+0x20>)
 800339e:	0004      	movs	r4, r0
 80033a0:	0008      	movs	r0, r1
 80033a2:	602b      	str	r3, [r5, #0]
 80033a4:	f7fd fa58 	bl	8000858 <_sbrk>
 80033a8:	1c43      	adds	r3, r0, #1
 80033aa:	d103      	bne.n	80033b4 <_sbrk_r+0x1c>
 80033ac:	682b      	ldr	r3, [r5, #0]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d000      	beq.n	80033b4 <_sbrk_r+0x1c>
 80033b2:	6023      	str	r3, [r4, #0]
 80033b4:	bd70      	pop	{r4, r5, r6, pc}
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	200002b0 	.word	0x200002b0

080033bc <_write_r>:
 80033bc:	b570      	push	{r4, r5, r6, lr}
 80033be:	0004      	movs	r4, r0
 80033c0:	0008      	movs	r0, r1
 80033c2:	0011      	movs	r1, r2
 80033c4:	001a      	movs	r2, r3
 80033c6:	2300      	movs	r3, #0
 80033c8:	4d05      	ldr	r5, [pc, #20]	@ (80033e0 <_write_r+0x24>)
 80033ca:	602b      	str	r3, [r5, #0]
 80033cc:	f7fd f9fc 	bl	80007c8 <_write>
 80033d0:	1c43      	adds	r3, r0, #1
 80033d2:	d103      	bne.n	80033dc <_write_r+0x20>
 80033d4:	682b      	ldr	r3, [r5, #0]
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d000      	beq.n	80033dc <_write_r+0x20>
 80033da:	6023      	str	r3, [r4, #0]
 80033dc:	bd70      	pop	{r4, r5, r6, pc}
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	200002b0 	.word	0x200002b0

080033e4 <__errno>:
 80033e4:	4b01      	ldr	r3, [pc, #4]	@ (80033ec <__errno+0x8>)
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	4770      	bx	lr
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	20000018 	.word	0x20000018

080033f0 <__libc_init_array>:
 80033f0:	b570      	push	{r4, r5, r6, lr}
 80033f2:	2600      	movs	r6, #0
 80033f4:	4c0c      	ldr	r4, [pc, #48]	@ (8003428 <__libc_init_array+0x38>)
 80033f6:	4d0d      	ldr	r5, [pc, #52]	@ (800342c <__libc_init_array+0x3c>)
 80033f8:	1b64      	subs	r4, r4, r5
 80033fa:	10a4      	asrs	r4, r4, #2
 80033fc:	42a6      	cmp	r6, r4
 80033fe:	d109      	bne.n	8003414 <__libc_init_array+0x24>
 8003400:	2600      	movs	r6, #0
 8003402:	f000 fec7 	bl	8004194 <_init>
 8003406:	4c0a      	ldr	r4, [pc, #40]	@ (8003430 <__libc_init_array+0x40>)
 8003408:	4d0a      	ldr	r5, [pc, #40]	@ (8003434 <__libc_init_array+0x44>)
 800340a:	1b64      	subs	r4, r4, r5
 800340c:	10a4      	asrs	r4, r4, #2
 800340e:	42a6      	cmp	r6, r4
 8003410:	d105      	bne.n	800341e <__libc_init_array+0x2e>
 8003412:	bd70      	pop	{r4, r5, r6, pc}
 8003414:	00b3      	lsls	r3, r6, #2
 8003416:	58eb      	ldr	r3, [r5, r3]
 8003418:	4798      	blx	r3
 800341a:	3601      	adds	r6, #1
 800341c:	e7ee      	b.n	80033fc <__libc_init_array+0xc>
 800341e:	00b3      	lsls	r3, r6, #2
 8003420:	58eb      	ldr	r3, [r5, r3]
 8003422:	4798      	blx	r3
 8003424:	3601      	adds	r6, #1
 8003426:	e7f2      	b.n	800340e <__libc_init_array+0x1e>
 8003428:	08004230 	.word	0x08004230
 800342c:	08004230 	.word	0x08004230
 8003430:	08004234 	.word	0x08004234
 8003434:	08004230 	.word	0x08004230

08003438 <__retarget_lock_init_recursive>:
 8003438:	4770      	bx	lr

0800343a <__retarget_lock_acquire_recursive>:
 800343a:	4770      	bx	lr

0800343c <__retarget_lock_release_recursive>:
 800343c:	4770      	bx	lr
	...

08003440 <_free_r>:
 8003440:	b570      	push	{r4, r5, r6, lr}
 8003442:	0005      	movs	r5, r0
 8003444:	1e0c      	subs	r4, r1, #0
 8003446:	d010      	beq.n	800346a <_free_r+0x2a>
 8003448:	3c04      	subs	r4, #4
 800344a:	6823      	ldr	r3, [r4, #0]
 800344c:	2b00      	cmp	r3, #0
 800344e:	da00      	bge.n	8003452 <_free_r+0x12>
 8003450:	18e4      	adds	r4, r4, r3
 8003452:	0028      	movs	r0, r5
 8003454:	f7ff fdf6 	bl	8003044 <__malloc_lock>
 8003458:	4a1d      	ldr	r2, [pc, #116]	@ (80034d0 <_free_r+0x90>)
 800345a:	6813      	ldr	r3, [r2, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d105      	bne.n	800346c <_free_r+0x2c>
 8003460:	6063      	str	r3, [r4, #4]
 8003462:	6014      	str	r4, [r2, #0]
 8003464:	0028      	movs	r0, r5
 8003466:	f7ff fdf5 	bl	8003054 <__malloc_unlock>
 800346a:	bd70      	pop	{r4, r5, r6, pc}
 800346c:	42a3      	cmp	r3, r4
 800346e:	d908      	bls.n	8003482 <_free_r+0x42>
 8003470:	6820      	ldr	r0, [r4, #0]
 8003472:	1821      	adds	r1, r4, r0
 8003474:	428b      	cmp	r3, r1
 8003476:	d1f3      	bne.n	8003460 <_free_r+0x20>
 8003478:	6819      	ldr	r1, [r3, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	1809      	adds	r1, r1, r0
 800347e:	6021      	str	r1, [r4, #0]
 8003480:	e7ee      	b.n	8003460 <_free_r+0x20>
 8003482:	001a      	movs	r2, r3
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d001      	beq.n	800348e <_free_r+0x4e>
 800348a:	42a3      	cmp	r3, r4
 800348c:	d9f9      	bls.n	8003482 <_free_r+0x42>
 800348e:	6811      	ldr	r1, [r2, #0]
 8003490:	1850      	adds	r0, r2, r1
 8003492:	42a0      	cmp	r0, r4
 8003494:	d10b      	bne.n	80034ae <_free_r+0x6e>
 8003496:	6820      	ldr	r0, [r4, #0]
 8003498:	1809      	adds	r1, r1, r0
 800349a:	1850      	adds	r0, r2, r1
 800349c:	6011      	str	r1, [r2, #0]
 800349e:	4283      	cmp	r3, r0
 80034a0:	d1e0      	bne.n	8003464 <_free_r+0x24>
 80034a2:	6818      	ldr	r0, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	1841      	adds	r1, r0, r1
 80034a8:	6011      	str	r1, [r2, #0]
 80034aa:	6053      	str	r3, [r2, #4]
 80034ac:	e7da      	b.n	8003464 <_free_r+0x24>
 80034ae:	42a0      	cmp	r0, r4
 80034b0:	d902      	bls.n	80034b8 <_free_r+0x78>
 80034b2:	230c      	movs	r3, #12
 80034b4:	602b      	str	r3, [r5, #0]
 80034b6:	e7d5      	b.n	8003464 <_free_r+0x24>
 80034b8:	6820      	ldr	r0, [r4, #0]
 80034ba:	1821      	adds	r1, r4, r0
 80034bc:	428b      	cmp	r3, r1
 80034be:	d103      	bne.n	80034c8 <_free_r+0x88>
 80034c0:	6819      	ldr	r1, [r3, #0]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	1809      	adds	r1, r1, r0
 80034c6:	6021      	str	r1, [r4, #0]
 80034c8:	6063      	str	r3, [r4, #4]
 80034ca:	6054      	str	r4, [r2, #4]
 80034cc:	e7ca      	b.n	8003464 <_free_r+0x24>
 80034ce:	46c0      	nop			@ (mov r8, r8)
 80034d0:	20000170 	.word	0x20000170

080034d4 <__ssputs_r>:
 80034d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034d6:	688e      	ldr	r6, [r1, #8]
 80034d8:	b085      	sub	sp, #20
 80034da:	001f      	movs	r7, r3
 80034dc:	000c      	movs	r4, r1
 80034de:	680b      	ldr	r3, [r1, #0]
 80034e0:	9002      	str	r0, [sp, #8]
 80034e2:	9203      	str	r2, [sp, #12]
 80034e4:	42be      	cmp	r6, r7
 80034e6:	d830      	bhi.n	800354a <__ssputs_r+0x76>
 80034e8:	210c      	movs	r1, #12
 80034ea:	5e62      	ldrsh	r2, [r4, r1]
 80034ec:	2190      	movs	r1, #144	@ 0x90
 80034ee:	00c9      	lsls	r1, r1, #3
 80034f0:	420a      	tst	r2, r1
 80034f2:	d028      	beq.n	8003546 <__ssputs_r+0x72>
 80034f4:	2003      	movs	r0, #3
 80034f6:	6921      	ldr	r1, [r4, #16]
 80034f8:	1a5b      	subs	r3, r3, r1
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	6963      	ldr	r3, [r4, #20]
 80034fe:	4343      	muls	r3, r0
 8003500:	9801      	ldr	r0, [sp, #4]
 8003502:	0fdd      	lsrs	r5, r3, #31
 8003504:	18ed      	adds	r5, r5, r3
 8003506:	1c7b      	adds	r3, r7, #1
 8003508:	181b      	adds	r3, r3, r0
 800350a:	106d      	asrs	r5, r5, #1
 800350c:	42ab      	cmp	r3, r5
 800350e:	d900      	bls.n	8003512 <__ssputs_r+0x3e>
 8003510:	001d      	movs	r5, r3
 8003512:	0552      	lsls	r2, r2, #21
 8003514:	d528      	bpl.n	8003568 <__ssputs_r+0x94>
 8003516:	0029      	movs	r1, r5
 8003518:	9802      	ldr	r0, [sp, #8]
 800351a:	f7ff fd13 	bl	8002f44 <_malloc_r>
 800351e:	1e06      	subs	r6, r0, #0
 8003520:	d02c      	beq.n	800357c <__ssputs_r+0xa8>
 8003522:	9a01      	ldr	r2, [sp, #4]
 8003524:	6921      	ldr	r1, [r4, #16]
 8003526:	f000 fd65 	bl	8003ff4 <memcpy>
 800352a:	89a2      	ldrh	r2, [r4, #12]
 800352c:	4b18      	ldr	r3, [pc, #96]	@ (8003590 <__ssputs_r+0xbc>)
 800352e:	401a      	ands	r2, r3
 8003530:	2380      	movs	r3, #128	@ 0x80
 8003532:	4313      	orrs	r3, r2
 8003534:	81a3      	strh	r3, [r4, #12]
 8003536:	9b01      	ldr	r3, [sp, #4]
 8003538:	6126      	str	r6, [r4, #16]
 800353a:	18f6      	adds	r6, r6, r3
 800353c:	6026      	str	r6, [r4, #0]
 800353e:	003e      	movs	r6, r7
 8003540:	6165      	str	r5, [r4, #20]
 8003542:	1aed      	subs	r5, r5, r3
 8003544:	60a5      	str	r5, [r4, #8]
 8003546:	42be      	cmp	r6, r7
 8003548:	d900      	bls.n	800354c <__ssputs_r+0x78>
 800354a:	003e      	movs	r6, r7
 800354c:	0032      	movs	r2, r6
 800354e:	9903      	ldr	r1, [sp, #12]
 8003550:	6820      	ldr	r0, [r4, #0]
 8003552:	f000 fd31 	bl	8003fb8 <memmove>
 8003556:	2000      	movs	r0, #0
 8003558:	68a3      	ldr	r3, [r4, #8]
 800355a:	1b9b      	subs	r3, r3, r6
 800355c:	60a3      	str	r3, [r4, #8]
 800355e:	6823      	ldr	r3, [r4, #0]
 8003560:	199b      	adds	r3, r3, r6
 8003562:	6023      	str	r3, [r4, #0]
 8003564:	b005      	add	sp, #20
 8003566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003568:	002a      	movs	r2, r5
 800356a:	9802      	ldr	r0, [sp, #8]
 800356c:	f000 fd4b 	bl	8004006 <_realloc_r>
 8003570:	1e06      	subs	r6, r0, #0
 8003572:	d1e0      	bne.n	8003536 <__ssputs_r+0x62>
 8003574:	6921      	ldr	r1, [r4, #16]
 8003576:	9802      	ldr	r0, [sp, #8]
 8003578:	f7ff ff62 	bl	8003440 <_free_r>
 800357c:	230c      	movs	r3, #12
 800357e:	2001      	movs	r0, #1
 8003580:	9a02      	ldr	r2, [sp, #8]
 8003582:	4240      	negs	r0, r0
 8003584:	6013      	str	r3, [r2, #0]
 8003586:	89a2      	ldrh	r2, [r4, #12]
 8003588:	3334      	adds	r3, #52	@ 0x34
 800358a:	4313      	orrs	r3, r2
 800358c:	81a3      	strh	r3, [r4, #12]
 800358e:	e7e9      	b.n	8003564 <__ssputs_r+0x90>
 8003590:	fffffb7f 	.word	0xfffffb7f

08003594 <_svfiprintf_r>:
 8003594:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003596:	b0a1      	sub	sp, #132	@ 0x84
 8003598:	9003      	str	r0, [sp, #12]
 800359a:	001d      	movs	r5, r3
 800359c:	898b      	ldrh	r3, [r1, #12]
 800359e:	000f      	movs	r7, r1
 80035a0:	0016      	movs	r6, r2
 80035a2:	061b      	lsls	r3, r3, #24
 80035a4:	d511      	bpl.n	80035ca <_svfiprintf_r+0x36>
 80035a6:	690b      	ldr	r3, [r1, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d10e      	bne.n	80035ca <_svfiprintf_r+0x36>
 80035ac:	2140      	movs	r1, #64	@ 0x40
 80035ae:	f7ff fcc9 	bl	8002f44 <_malloc_r>
 80035b2:	6038      	str	r0, [r7, #0]
 80035b4:	6138      	str	r0, [r7, #16]
 80035b6:	2800      	cmp	r0, #0
 80035b8:	d105      	bne.n	80035c6 <_svfiprintf_r+0x32>
 80035ba:	230c      	movs	r3, #12
 80035bc:	9a03      	ldr	r2, [sp, #12]
 80035be:	6013      	str	r3, [r2, #0]
 80035c0:	2001      	movs	r0, #1
 80035c2:	4240      	negs	r0, r0
 80035c4:	e0cf      	b.n	8003766 <_svfiprintf_r+0x1d2>
 80035c6:	2340      	movs	r3, #64	@ 0x40
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	2300      	movs	r3, #0
 80035cc:	ac08      	add	r4, sp, #32
 80035ce:	6163      	str	r3, [r4, #20]
 80035d0:	3320      	adds	r3, #32
 80035d2:	7663      	strb	r3, [r4, #25]
 80035d4:	3310      	adds	r3, #16
 80035d6:	76a3      	strb	r3, [r4, #26]
 80035d8:	9507      	str	r5, [sp, #28]
 80035da:	0035      	movs	r5, r6
 80035dc:	782b      	ldrb	r3, [r5, #0]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d001      	beq.n	80035e6 <_svfiprintf_r+0x52>
 80035e2:	2b25      	cmp	r3, #37	@ 0x25
 80035e4:	d148      	bne.n	8003678 <_svfiprintf_r+0xe4>
 80035e6:	1bab      	subs	r3, r5, r6
 80035e8:	9305      	str	r3, [sp, #20]
 80035ea:	42b5      	cmp	r5, r6
 80035ec:	d00b      	beq.n	8003606 <_svfiprintf_r+0x72>
 80035ee:	0032      	movs	r2, r6
 80035f0:	0039      	movs	r1, r7
 80035f2:	9803      	ldr	r0, [sp, #12]
 80035f4:	f7ff ff6e 	bl	80034d4 <__ssputs_r>
 80035f8:	3001      	adds	r0, #1
 80035fa:	d100      	bne.n	80035fe <_svfiprintf_r+0x6a>
 80035fc:	e0ae      	b.n	800375c <_svfiprintf_r+0x1c8>
 80035fe:	6963      	ldr	r3, [r4, #20]
 8003600:	9a05      	ldr	r2, [sp, #20]
 8003602:	189b      	adds	r3, r3, r2
 8003604:	6163      	str	r3, [r4, #20]
 8003606:	782b      	ldrb	r3, [r5, #0]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d100      	bne.n	800360e <_svfiprintf_r+0x7a>
 800360c:	e0a6      	b.n	800375c <_svfiprintf_r+0x1c8>
 800360e:	2201      	movs	r2, #1
 8003610:	2300      	movs	r3, #0
 8003612:	4252      	negs	r2, r2
 8003614:	6062      	str	r2, [r4, #4]
 8003616:	a904      	add	r1, sp, #16
 8003618:	3254      	adds	r2, #84	@ 0x54
 800361a:	1852      	adds	r2, r2, r1
 800361c:	1c6e      	adds	r6, r5, #1
 800361e:	6023      	str	r3, [r4, #0]
 8003620:	60e3      	str	r3, [r4, #12]
 8003622:	60a3      	str	r3, [r4, #8]
 8003624:	7013      	strb	r3, [r2, #0]
 8003626:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003628:	4b54      	ldr	r3, [pc, #336]	@ (800377c <_svfiprintf_r+0x1e8>)
 800362a:	2205      	movs	r2, #5
 800362c:	0018      	movs	r0, r3
 800362e:	7831      	ldrb	r1, [r6, #0]
 8003630:	9305      	str	r3, [sp, #20]
 8003632:	f000 fcd4 	bl	8003fde <memchr>
 8003636:	1c75      	adds	r5, r6, #1
 8003638:	2800      	cmp	r0, #0
 800363a:	d11f      	bne.n	800367c <_svfiprintf_r+0xe8>
 800363c:	6822      	ldr	r2, [r4, #0]
 800363e:	06d3      	lsls	r3, r2, #27
 8003640:	d504      	bpl.n	800364c <_svfiprintf_r+0xb8>
 8003642:	2353      	movs	r3, #83	@ 0x53
 8003644:	a904      	add	r1, sp, #16
 8003646:	185b      	adds	r3, r3, r1
 8003648:	2120      	movs	r1, #32
 800364a:	7019      	strb	r1, [r3, #0]
 800364c:	0713      	lsls	r3, r2, #28
 800364e:	d504      	bpl.n	800365a <_svfiprintf_r+0xc6>
 8003650:	2353      	movs	r3, #83	@ 0x53
 8003652:	a904      	add	r1, sp, #16
 8003654:	185b      	adds	r3, r3, r1
 8003656:	212b      	movs	r1, #43	@ 0x2b
 8003658:	7019      	strb	r1, [r3, #0]
 800365a:	7833      	ldrb	r3, [r6, #0]
 800365c:	2b2a      	cmp	r3, #42	@ 0x2a
 800365e:	d016      	beq.n	800368e <_svfiprintf_r+0xfa>
 8003660:	0035      	movs	r5, r6
 8003662:	2100      	movs	r1, #0
 8003664:	200a      	movs	r0, #10
 8003666:	68e3      	ldr	r3, [r4, #12]
 8003668:	782a      	ldrb	r2, [r5, #0]
 800366a:	1c6e      	adds	r6, r5, #1
 800366c:	3a30      	subs	r2, #48	@ 0x30
 800366e:	2a09      	cmp	r2, #9
 8003670:	d950      	bls.n	8003714 <_svfiprintf_r+0x180>
 8003672:	2900      	cmp	r1, #0
 8003674:	d111      	bne.n	800369a <_svfiprintf_r+0x106>
 8003676:	e017      	b.n	80036a8 <_svfiprintf_r+0x114>
 8003678:	3501      	adds	r5, #1
 800367a:	e7af      	b.n	80035dc <_svfiprintf_r+0x48>
 800367c:	9b05      	ldr	r3, [sp, #20]
 800367e:	6822      	ldr	r2, [r4, #0]
 8003680:	1ac0      	subs	r0, r0, r3
 8003682:	2301      	movs	r3, #1
 8003684:	4083      	lsls	r3, r0
 8003686:	4313      	orrs	r3, r2
 8003688:	002e      	movs	r6, r5
 800368a:	6023      	str	r3, [r4, #0]
 800368c:	e7cc      	b.n	8003628 <_svfiprintf_r+0x94>
 800368e:	9b07      	ldr	r3, [sp, #28]
 8003690:	1d19      	adds	r1, r3, #4
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	9107      	str	r1, [sp, #28]
 8003696:	2b00      	cmp	r3, #0
 8003698:	db01      	blt.n	800369e <_svfiprintf_r+0x10a>
 800369a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800369c:	e004      	b.n	80036a8 <_svfiprintf_r+0x114>
 800369e:	425b      	negs	r3, r3
 80036a0:	60e3      	str	r3, [r4, #12]
 80036a2:	2302      	movs	r3, #2
 80036a4:	4313      	orrs	r3, r2
 80036a6:	6023      	str	r3, [r4, #0]
 80036a8:	782b      	ldrb	r3, [r5, #0]
 80036aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80036ac:	d10c      	bne.n	80036c8 <_svfiprintf_r+0x134>
 80036ae:	786b      	ldrb	r3, [r5, #1]
 80036b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80036b2:	d134      	bne.n	800371e <_svfiprintf_r+0x18a>
 80036b4:	9b07      	ldr	r3, [sp, #28]
 80036b6:	3502      	adds	r5, #2
 80036b8:	1d1a      	adds	r2, r3, #4
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	9207      	str	r2, [sp, #28]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	da01      	bge.n	80036c6 <_svfiprintf_r+0x132>
 80036c2:	2301      	movs	r3, #1
 80036c4:	425b      	negs	r3, r3
 80036c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80036c8:	4e2d      	ldr	r6, [pc, #180]	@ (8003780 <_svfiprintf_r+0x1ec>)
 80036ca:	2203      	movs	r2, #3
 80036cc:	0030      	movs	r0, r6
 80036ce:	7829      	ldrb	r1, [r5, #0]
 80036d0:	f000 fc85 	bl	8003fde <memchr>
 80036d4:	2800      	cmp	r0, #0
 80036d6:	d006      	beq.n	80036e6 <_svfiprintf_r+0x152>
 80036d8:	2340      	movs	r3, #64	@ 0x40
 80036da:	1b80      	subs	r0, r0, r6
 80036dc:	4083      	lsls	r3, r0
 80036de:	6822      	ldr	r2, [r4, #0]
 80036e0:	3501      	adds	r5, #1
 80036e2:	4313      	orrs	r3, r2
 80036e4:	6023      	str	r3, [r4, #0]
 80036e6:	7829      	ldrb	r1, [r5, #0]
 80036e8:	2206      	movs	r2, #6
 80036ea:	4826      	ldr	r0, [pc, #152]	@ (8003784 <_svfiprintf_r+0x1f0>)
 80036ec:	1c6e      	adds	r6, r5, #1
 80036ee:	7621      	strb	r1, [r4, #24]
 80036f0:	f000 fc75 	bl	8003fde <memchr>
 80036f4:	2800      	cmp	r0, #0
 80036f6:	d038      	beq.n	800376a <_svfiprintf_r+0x1d6>
 80036f8:	4b23      	ldr	r3, [pc, #140]	@ (8003788 <_svfiprintf_r+0x1f4>)
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d122      	bne.n	8003744 <_svfiprintf_r+0x1b0>
 80036fe:	2207      	movs	r2, #7
 8003700:	9b07      	ldr	r3, [sp, #28]
 8003702:	3307      	adds	r3, #7
 8003704:	4393      	bics	r3, r2
 8003706:	3308      	adds	r3, #8
 8003708:	9307      	str	r3, [sp, #28]
 800370a:	6963      	ldr	r3, [r4, #20]
 800370c:	9a04      	ldr	r2, [sp, #16]
 800370e:	189b      	adds	r3, r3, r2
 8003710:	6163      	str	r3, [r4, #20]
 8003712:	e762      	b.n	80035da <_svfiprintf_r+0x46>
 8003714:	4343      	muls	r3, r0
 8003716:	0035      	movs	r5, r6
 8003718:	2101      	movs	r1, #1
 800371a:	189b      	adds	r3, r3, r2
 800371c:	e7a4      	b.n	8003668 <_svfiprintf_r+0xd4>
 800371e:	2300      	movs	r3, #0
 8003720:	200a      	movs	r0, #10
 8003722:	0019      	movs	r1, r3
 8003724:	3501      	adds	r5, #1
 8003726:	6063      	str	r3, [r4, #4]
 8003728:	782a      	ldrb	r2, [r5, #0]
 800372a:	1c6e      	adds	r6, r5, #1
 800372c:	3a30      	subs	r2, #48	@ 0x30
 800372e:	2a09      	cmp	r2, #9
 8003730:	d903      	bls.n	800373a <_svfiprintf_r+0x1a6>
 8003732:	2b00      	cmp	r3, #0
 8003734:	d0c8      	beq.n	80036c8 <_svfiprintf_r+0x134>
 8003736:	9109      	str	r1, [sp, #36]	@ 0x24
 8003738:	e7c6      	b.n	80036c8 <_svfiprintf_r+0x134>
 800373a:	4341      	muls	r1, r0
 800373c:	0035      	movs	r5, r6
 800373e:	2301      	movs	r3, #1
 8003740:	1889      	adds	r1, r1, r2
 8003742:	e7f1      	b.n	8003728 <_svfiprintf_r+0x194>
 8003744:	aa07      	add	r2, sp, #28
 8003746:	9200      	str	r2, [sp, #0]
 8003748:	0021      	movs	r1, r4
 800374a:	003a      	movs	r2, r7
 800374c:	4b0f      	ldr	r3, [pc, #60]	@ (800378c <_svfiprintf_r+0x1f8>)
 800374e:	9803      	ldr	r0, [sp, #12]
 8003750:	e000      	b.n	8003754 <_svfiprintf_r+0x1c0>
 8003752:	bf00      	nop
 8003754:	9004      	str	r0, [sp, #16]
 8003756:	9b04      	ldr	r3, [sp, #16]
 8003758:	3301      	adds	r3, #1
 800375a:	d1d6      	bne.n	800370a <_svfiprintf_r+0x176>
 800375c:	89bb      	ldrh	r3, [r7, #12]
 800375e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003760:	065b      	lsls	r3, r3, #25
 8003762:	d500      	bpl.n	8003766 <_svfiprintf_r+0x1d2>
 8003764:	e72c      	b.n	80035c0 <_svfiprintf_r+0x2c>
 8003766:	b021      	add	sp, #132	@ 0x84
 8003768:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800376a:	aa07      	add	r2, sp, #28
 800376c:	9200      	str	r2, [sp, #0]
 800376e:	0021      	movs	r1, r4
 8003770:	003a      	movs	r2, r7
 8003772:	4b06      	ldr	r3, [pc, #24]	@ (800378c <_svfiprintf_r+0x1f8>)
 8003774:	9803      	ldr	r0, [sp, #12]
 8003776:	f000 f9bf 	bl	8003af8 <_printf_i>
 800377a:	e7eb      	b.n	8003754 <_svfiprintf_r+0x1c0>
 800377c:	080041fc 	.word	0x080041fc
 8003780:	08004202 	.word	0x08004202
 8003784:	08004206 	.word	0x08004206
 8003788:	00000000 	.word	0x00000000
 800378c:	080034d5 	.word	0x080034d5

08003790 <__sfputc_r>:
 8003790:	6893      	ldr	r3, [r2, #8]
 8003792:	b510      	push	{r4, lr}
 8003794:	3b01      	subs	r3, #1
 8003796:	6093      	str	r3, [r2, #8]
 8003798:	2b00      	cmp	r3, #0
 800379a:	da04      	bge.n	80037a6 <__sfputc_r+0x16>
 800379c:	6994      	ldr	r4, [r2, #24]
 800379e:	42a3      	cmp	r3, r4
 80037a0:	db07      	blt.n	80037b2 <__sfputc_r+0x22>
 80037a2:	290a      	cmp	r1, #10
 80037a4:	d005      	beq.n	80037b2 <__sfputc_r+0x22>
 80037a6:	6813      	ldr	r3, [r2, #0]
 80037a8:	1c58      	adds	r0, r3, #1
 80037aa:	6010      	str	r0, [r2, #0]
 80037ac:	7019      	strb	r1, [r3, #0]
 80037ae:	0008      	movs	r0, r1
 80037b0:	bd10      	pop	{r4, pc}
 80037b2:	f000 fb60 	bl	8003e76 <__swbuf_r>
 80037b6:	0001      	movs	r1, r0
 80037b8:	e7f9      	b.n	80037ae <__sfputc_r+0x1e>

080037ba <__sfputs_r>:
 80037ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037bc:	0006      	movs	r6, r0
 80037be:	000f      	movs	r7, r1
 80037c0:	0014      	movs	r4, r2
 80037c2:	18d5      	adds	r5, r2, r3
 80037c4:	42ac      	cmp	r4, r5
 80037c6:	d101      	bne.n	80037cc <__sfputs_r+0x12>
 80037c8:	2000      	movs	r0, #0
 80037ca:	e007      	b.n	80037dc <__sfputs_r+0x22>
 80037cc:	7821      	ldrb	r1, [r4, #0]
 80037ce:	003a      	movs	r2, r7
 80037d0:	0030      	movs	r0, r6
 80037d2:	f7ff ffdd 	bl	8003790 <__sfputc_r>
 80037d6:	3401      	adds	r4, #1
 80037d8:	1c43      	adds	r3, r0, #1
 80037da:	d1f3      	bne.n	80037c4 <__sfputs_r+0xa>
 80037dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080037e0 <_vfiprintf_r>:
 80037e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037e2:	b0a1      	sub	sp, #132	@ 0x84
 80037e4:	000f      	movs	r7, r1
 80037e6:	0015      	movs	r5, r2
 80037e8:	001e      	movs	r6, r3
 80037ea:	9003      	str	r0, [sp, #12]
 80037ec:	2800      	cmp	r0, #0
 80037ee:	d004      	beq.n	80037fa <_vfiprintf_r+0x1a>
 80037f0:	6a03      	ldr	r3, [r0, #32]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <_vfiprintf_r+0x1a>
 80037f6:	f7ff fcc5 	bl	8003184 <__sinit>
 80037fa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80037fc:	07db      	lsls	r3, r3, #31
 80037fe:	d405      	bmi.n	800380c <_vfiprintf_r+0x2c>
 8003800:	89bb      	ldrh	r3, [r7, #12]
 8003802:	059b      	lsls	r3, r3, #22
 8003804:	d402      	bmi.n	800380c <_vfiprintf_r+0x2c>
 8003806:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8003808:	f7ff fe17 	bl	800343a <__retarget_lock_acquire_recursive>
 800380c:	89bb      	ldrh	r3, [r7, #12]
 800380e:	071b      	lsls	r3, r3, #28
 8003810:	d502      	bpl.n	8003818 <_vfiprintf_r+0x38>
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d113      	bne.n	8003840 <_vfiprintf_r+0x60>
 8003818:	0039      	movs	r1, r7
 800381a:	9803      	ldr	r0, [sp, #12]
 800381c:	f000 fb6e 	bl	8003efc <__swsetup_r>
 8003820:	2800      	cmp	r0, #0
 8003822:	d00d      	beq.n	8003840 <_vfiprintf_r+0x60>
 8003824:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003826:	07db      	lsls	r3, r3, #31
 8003828:	d503      	bpl.n	8003832 <_vfiprintf_r+0x52>
 800382a:	2001      	movs	r0, #1
 800382c:	4240      	negs	r0, r0
 800382e:	b021      	add	sp, #132	@ 0x84
 8003830:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003832:	89bb      	ldrh	r3, [r7, #12]
 8003834:	059b      	lsls	r3, r3, #22
 8003836:	d4f8      	bmi.n	800382a <_vfiprintf_r+0x4a>
 8003838:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800383a:	f7ff fdff 	bl	800343c <__retarget_lock_release_recursive>
 800383e:	e7f4      	b.n	800382a <_vfiprintf_r+0x4a>
 8003840:	2300      	movs	r3, #0
 8003842:	ac08      	add	r4, sp, #32
 8003844:	6163      	str	r3, [r4, #20]
 8003846:	3320      	adds	r3, #32
 8003848:	7663      	strb	r3, [r4, #25]
 800384a:	3310      	adds	r3, #16
 800384c:	76a3      	strb	r3, [r4, #26]
 800384e:	9607      	str	r6, [sp, #28]
 8003850:	002e      	movs	r6, r5
 8003852:	7833      	ldrb	r3, [r6, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d001      	beq.n	800385c <_vfiprintf_r+0x7c>
 8003858:	2b25      	cmp	r3, #37	@ 0x25
 800385a:	d148      	bne.n	80038ee <_vfiprintf_r+0x10e>
 800385c:	1b73      	subs	r3, r6, r5
 800385e:	9305      	str	r3, [sp, #20]
 8003860:	42ae      	cmp	r6, r5
 8003862:	d00b      	beq.n	800387c <_vfiprintf_r+0x9c>
 8003864:	002a      	movs	r2, r5
 8003866:	0039      	movs	r1, r7
 8003868:	9803      	ldr	r0, [sp, #12]
 800386a:	f7ff ffa6 	bl	80037ba <__sfputs_r>
 800386e:	3001      	adds	r0, #1
 8003870:	d100      	bne.n	8003874 <_vfiprintf_r+0x94>
 8003872:	e0ae      	b.n	80039d2 <_vfiprintf_r+0x1f2>
 8003874:	6963      	ldr	r3, [r4, #20]
 8003876:	9a05      	ldr	r2, [sp, #20]
 8003878:	189b      	adds	r3, r3, r2
 800387a:	6163      	str	r3, [r4, #20]
 800387c:	7833      	ldrb	r3, [r6, #0]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d100      	bne.n	8003884 <_vfiprintf_r+0xa4>
 8003882:	e0a6      	b.n	80039d2 <_vfiprintf_r+0x1f2>
 8003884:	2201      	movs	r2, #1
 8003886:	2300      	movs	r3, #0
 8003888:	4252      	negs	r2, r2
 800388a:	6062      	str	r2, [r4, #4]
 800388c:	a904      	add	r1, sp, #16
 800388e:	3254      	adds	r2, #84	@ 0x54
 8003890:	1852      	adds	r2, r2, r1
 8003892:	1c75      	adds	r5, r6, #1
 8003894:	6023      	str	r3, [r4, #0]
 8003896:	60e3      	str	r3, [r4, #12]
 8003898:	60a3      	str	r3, [r4, #8]
 800389a:	7013      	strb	r3, [r2, #0]
 800389c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800389e:	4b59      	ldr	r3, [pc, #356]	@ (8003a04 <_vfiprintf_r+0x224>)
 80038a0:	2205      	movs	r2, #5
 80038a2:	0018      	movs	r0, r3
 80038a4:	7829      	ldrb	r1, [r5, #0]
 80038a6:	9305      	str	r3, [sp, #20]
 80038a8:	f000 fb99 	bl	8003fde <memchr>
 80038ac:	1c6e      	adds	r6, r5, #1
 80038ae:	2800      	cmp	r0, #0
 80038b0:	d11f      	bne.n	80038f2 <_vfiprintf_r+0x112>
 80038b2:	6822      	ldr	r2, [r4, #0]
 80038b4:	06d3      	lsls	r3, r2, #27
 80038b6:	d504      	bpl.n	80038c2 <_vfiprintf_r+0xe2>
 80038b8:	2353      	movs	r3, #83	@ 0x53
 80038ba:	a904      	add	r1, sp, #16
 80038bc:	185b      	adds	r3, r3, r1
 80038be:	2120      	movs	r1, #32
 80038c0:	7019      	strb	r1, [r3, #0]
 80038c2:	0713      	lsls	r3, r2, #28
 80038c4:	d504      	bpl.n	80038d0 <_vfiprintf_r+0xf0>
 80038c6:	2353      	movs	r3, #83	@ 0x53
 80038c8:	a904      	add	r1, sp, #16
 80038ca:	185b      	adds	r3, r3, r1
 80038cc:	212b      	movs	r1, #43	@ 0x2b
 80038ce:	7019      	strb	r1, [r3, #0]
 80038d0:	782b      	ldrb	r3, [r5, #0]
 80038d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80038d4:	d016      	beq.n	8003904 <_vfiprintf_r+0x124>
 80038d6:	002e      	movs	r6, r5
 80038d8:	2100      	movs	r1, #0
 80038da:	200a      	movs	r0, #10
 80038dc:	68e3      	ldr	r3, [r4, #12]
 80038de:	7832      	ldrb	r2, [r6, #0]
 80038e0:	1c75      	adds	r5, r6, #1
 80038e2:	3a30      	subs	r2, #48	@ 0x30
 80038e4:	2a09      	cmp	r2, #9
 80038e6:	d950      	bls.n	800398a <_vfiprintf_r+0x1aa>
 80038e8:	2900      	cmp	r1, #0
 80038ea:	d111      	bne.n	8003910 <_vfiprintf_r+0x130>
 80038ec:	e017      	b.n	800391e <_vfiprintf_r+0x13e>
 80038ee:	3601      	adds	r6, #1
 80038f0:	e7af      	b.n	8003852 <_vfiprintf_r+0x72>
 80038f2:	9b05      	ldr	r3, [sp, #20]
 80038f4:	6822      	ldr	r2, [r4, #0]
 80038f6:	1ac0      	subs	r0, r0, r3
 80038f8:	2301      	movs	r3, #1
 80038fa:	4083      	lsls	r3, r0
 80038fc:	4313      	orrs	r3, r2
 80038fe:	0035      	movs	r5, r6
 8003900:	6023      	str	r3, [r4, #0]
 8003902:	e7cc      	b.n	800389e <_vfiprintf_r+0xbe>
 8003904:	9b07      	ldr	r3, [sp, #28]
 8003906:	1d19      	adds	r1, r3, #4
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	9107      	str	r1, [sp, #28]
 800390c:	2b00      	cmp	r3, #0
 800390e:	db01      	blt.n	8003914 <_vfiprintf_r+0x134>
 8003910:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003912:	e004      	b.n	800391e <_vfiprintf_r+0x13e>
 8003914:	425b      	negs	r3, r3
 8003916:	60e3      	str	r3, [r4, #12]
 8003918:	2302      	movs	r3, #2
 800391a:	4313      	orrs	r3, r2
 800391c:	6023      	str	r3, [r4, #0]
 800391e:	7833      	ldrb	r3, [r6, #0]
 8003920:	2b2e      	cmp	r3, #46	@ 0x2e
 8003922:	d10c      	bne.n	800393e <_vfiprintf_r+0x15e>
 8003924:	7873      	ldrb	r3, [r6, #1]
 8003926:	2b2a      	cmp	r3, #42	@ 0x2a
 8003928:	d134      	bne.n	8003994 <_vfiprintf_r+0x1b4>
 800392a:	9b07      	ldr	r3, [sp, #28]
 800392c:	3602      	adds	r6, #2
 800392e:	1d1a      	adds	r2, r3, #4
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	9207      	str	r2, [sp, #28]
 8003934:	2b00      	cmp	r3, #0
 8003936:	da01      	bge.n	800393c <_vfiprintf_r+0x15c>
 8003938:	2301      	movs	r3, #1
 800393a:	425b      	negs	r3, r3
 800393c:	9309      	str	r3, [sp, #36]	@ 0x24
 800393e:	4d32      	ldr	r5, [pc, #200]	@ (8003a08 <_vfiprintf_r+0x228>)
 8003940:	2203      	movs	r2, #3
 8003942:	0028      	movs	r0, r5
 8003944:	7831      	ldrb	r1, [r6, #0]
 8003946:	f000 fb4a 	bl	8003fde <memchr>
 800394a:	2800      	cmp	r0, #0
 800394c:	d006      	beq.n	800395c <_vfiprintf_r+0x17c>
 800394e:	2340      	movs	r3, #64	@ 0x40
 8003950:	1b40      	subs	r0, r0, r5
 8003952:	4083      	lsls	r3, r0
 8003954:	6822      	ldr	r2, [r4, #0]
 8003956:	3601      	adds	r6, #1
 8003958:	4313      	orrs	r3, r2
 800395a:	6023      	str	r3, [r4, #0]
 800395c:	7831      	ldrb	r1, [r6, #0]
 800395e:	2206      	movs	r2, #6
 8003960:	482a      	ldr	r0, [pc, #168]	@ (8003a0c <_vfiprintf_r+0x22c>)
 8003962:	1c75      	adds	r5, r6, #1
 8003964:	7621      	strb	r1, [r4, #24]
 8003966:	f000 fb3a 	bl	8003fde <memchr>
 800396a:	2800      	cmp	r0, #0
 800396c:	d040      	beq.n	80039f0 <_vfiprintf_r+0x210>
 800396e:	4b28      	ldr	r3, [pc, #160]	@ (8003a10 <_vfiprintf_r+0x230>)
 8003970:	2b00      	cmp	r3, #0
 8003972:	d122      	bne.n	80039ba <_vfiprintf_r+0x1da>
 8003974:	2207      	movs	r2, #7
 8003976:	9b07      	ldr	r3, [sp, #28]
 8003978:	3307      	adds	r3, #7
 800397a:	4393      	bics	r3, r2
 800397c:	3308      	adds	r3, #8
 800397e:	9307      	str	r3, [sp, #28]
 8003980:	6963      	ldr	r3, [r4, #20]
 8003982:	9a04      	ldr	r2, [sp, #16]
 8003984:	189b      	adds	r3, r3, r2
 8003986:	6163      	str	r3, [r4, #20]
 8003988:	e762      	b.n	8003850 <_vfiprintf_r+0x70>
 800398a:	4343      	muls	r3, r0
 800398c:	002e      	movs	r6, r5
 800398e:	2101      	movs	r1, #1
 8003990:	189b      	adds	r3, r3, r2
 8003992:	e7a4      	b.n	80038de <_vfiprintf_r+0xfe>
 8003994:	2300      	movs	r3, #0
 8003996:	200a      	movs	r0, #10
 8003998:	0019      	movs	r1, r3
 800399a:	3601      	adds	r6, #1
 800399c:	6063      	str	r3, [r4, #4]
 800399e:	7832      	ldrb	r2, [r6, #0]
 80039a0:	1c75      	adds	r5, r6, #1
 80039a2:	3a30      	subs	r2, #48	@ 0x30
 80039a4:	2a09      	cmp	r2, #9
 80039a6:	d903      	bls.n	80039b0 <_vfiprintf_r+0x1d0>
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d0c8      	beq.n	800393e <_vfiprintf_r+0x15e>
 80039ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80039ae:	e7c6      	b.n	800393e <_vfiprintf_r+0x15e>
 80039b0:	4341      	muls	r1, r0
 80039b2:	002e      	movs	r6, r5
 80039b4:	2301      	movs	r3, #1
 80039b6:	1889      	adds	r1, r1, r2
 80039b8:	e7f1      	b.n	800399e <_vfiprintf_r+0x1be>
 80039ba:	aa07      	add	r2, sp, #28
 80039bc:	9200      	str	r2, [sp, #0]
 80039be:	0021      	movs	r1, r4
 80039c0:	003a      	movs	r2, r7
 80039c2:	4b14      	ldr	r3, [pc, #80]	@ (8003a14 <_vfiprintf_r+0x234>)
 80039c4:	9803      	ldr	r0, [sp, #12]
 80039c6:	e000      	b.n	80039ca <_vfiprintf_r+0x1ea>
 80039c8:	bf00      	nop
 80039ca:	9004      	str	r0, [sp, #16]
 80039cc:	9b04      	ldr	r3, [sp, #16]
 80039ce:	3301      	adds	r3, #1
 80039d0:	d1d6      	bne.n	8003980 <_vfiprintf_r+0x1a0>
 80039d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80039d4:	07db      	lsls	r3, r3, #31
 80039d6:	d405      	bmi.n	80039e4 <_vfiprintf_r+0x204>
 80039d8:	89bb      	ldrh	r3, [r7, #12]
 80039da:	059b      	lsls	r3, r3, #22
 80039dc:	d402      	bmi.n	80039e4 <_vfiprintf_r+0x204>
 80039de:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80039e0:	f7ff fd2c 	bl	800343c <__retarget_lock_release_recursive>
 80039e4:	89bb      	ldrh	r3, [r7, #12]
 80039e6:	065b      	lsls	r3, r3, #25
 80039e8:	d500      	bpl.n	80039ec <_vfiprintf_r+0x20c>
 80039ea:	e71e      	b.n	800382a <_vfiprintf_r+0x4a>
 80039ec:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80039ee:	e71e      	b.n	800382e <_vfiprintf_r+0x4e>
 80039f0:	aa07      	add	r2, sp, #28
 80039f2:	9200      	str	r2, [sp, #0]
 80039f4:	0021      	movs	r1, r4
 80039f6:	003a      	movs	r2, r7
 80039f8:	4b06      	ldr	r3, [pc, #24]	@ (8003a14 <_vfiprintf_r+0x234>)
 80039fa:	9803      	ldr	r0, [sp, #12]
 80039fc:	f000 f87c 	bl	8003af8 <_printf_i>
 8003a00:	e7e3      	b.n	80039ca <_vfiprintf_r+0x1ea>
 8003a02:	46c0      	nop			@ (mov r8, r8)
 8003a04:	080041fc 	.word	0x080041fc
 8003a08:	08004202 	.word	0x08004202
 8003a0c:	08004206 	.word	0x08004206
 8003a10:	00000000 	.word	0x00000000
 8003a14:	080037bb 	.word	0x080037bb

08003a18 <_printf_common>:
 8003a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a1a:	0016      	movs	r6, r2
 8003a1c:	9301      	str	r3, [sp, #4]
 8003a1e:	688a      	ldr	r2, [r1, #8]
 8003a20:	690b      	ldr	r3, [r1, #16]
 8003a22:	000c      	movs	r4, r1
 8003a24:	9000      	str	r0, [sp, #0]
 8003a26:	4293      	cmp	r3, r2
 8003a28:	da00      	bge.n	8003a2c <_printf_common+0x14>
 8003a2a:	0013      	movs	r3, r2
 8003a2c:	0022      	movs	r2, r4
 8003a2e:	6033      	str	r3, [r6, #0]
 8003a30:	3243      	adds	r2, #67	@ 0x43
 8003a32:	7812      	ldrb	r2, [r2, #0]
 8003a34:	2a00      	cmp	r2, #0
 8003a36:	d001      	beq.n	8003a3c <_printf_common+0x24>
 8003a38:	3301      	adds	r3, #1
 8003a3a:	6033      	str	r3, [r6, #0]
 8003a3c:	6823      	ldr	r3, [r4, #0]
 8003a3e:	069b      	lsls	r3, r3, #26
 8003a40:	d502      	bpl.n	8003a48 <_printf_common+0x30>
 8003a42:	6833      	ldr	r3, [r6, #0]
 8003a44:	3302      	adds	r3, #2
 8003a46:	6033      	str	r3, [r6, #0]
 8003a48:	6822      	ldr	r2, [r4, #0]
 8003a4a:	2306      	movs	r3, #6
 8003a4c:	0015      	movs	r5, r2
 8003a4e:	401d      	ands	r5, r3
 8003a50:	421a      	tst	r2, r3
 8003a52:	d027      	beq.n	8003aa4 <_printf_common+0x8c>
 8003a54:	0023      	movs	r3, r4
 8003a56:	3343      	adds	r3, #67	@ 0x43
 8003a58:	781b      	ldrb	r3, [r3, #0]
 8003a5a:	1e5a      	subs	r2, r3, #1
 8003a5c:	4193      	sbcs	r3, r2
 8003a5e:	6822      	ldr	r2, [r4, #0]
 8003a60:	0692      	lsls	r2, r2, #26
 8003a62:	d430      	bmi.n	8003ac6 <_printf_common+0xae>
 8003a64:	0022      	movs	r2, r4
 8003a66:	9901      	ldr	r1, [sp, #4]
 8003a68:	9800      	ldr	r0, [sp, #0]
 8003a6a:	9d08      	ldr	r5, [sp, #32]
 8003a6c:	3243      	adds	r2, #67	@ 0x43
 8003a6e:	47a8      	blx	r5
 8003a70:	3001      	adds	r0, #1
 8003a72:	d025      	beq.n	8003ac0 <_printf_common+0xa8>
 8003a74:	2206      	movs	r2, #6
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	2500      	movs	r5, #0
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	2b04      	cmp	r3, #4
 8003a7e:	d105      	bne.n	8003a8c <_printf_common+0x74>
 8003a80:	6833      	ldr	r3, [r6, #0]
 8003a82:	68e5      	ldr	r5, [r4, #12]
 8003a84:	1aed      	subs	r5, r5, r3
 8003a86:	43eb      	mvns	r3, r5
 8003a88:	17db      	asrs	r3, r3, #31
 8003a8a:	401d      	ands	r5, r3
 8003a8c:	68a3      	ldr	r3, [r4, #8]
 8003a8e:	6922      	ldr	r2, [r4, #16]
 8003a90:	4293      	cmp	r3, r2
 8003a92:	dd01      	ble.n	8003a98 <_printf_common+0x80>
 8003a94:	1a9b      	subs	r3, r3, r2
 8003a96:	18ed      	adds	r5, r5, r3
 8003a98:	2600      	movs	r6, #0
 8003a9a:	42b5      	cmp	r5, r6
 8003a9c:	d120      	bne.n	8003ae0 <_printf_common+0xc8>
 8003a9e:	2000      	movs	r0, #0
 8003aa0:	e010      	b.n	8003ac4 <_printf_common+0xac>
 8003aa2:	3501      	adds	r5, #1
 8003aa4:	68e3      	ldr	r3, [r4, #12]
 8003aa6:	6832      	ldr	r2, [r6, #0]
 8003aa8:	1a9b      	subs	r3, r3, r2
 8003aaa:	42ab      	cmp	r3, r5
 8003aac:	ddd2      	ble.n	8003a54 <_printf_common+0x3c>
 8003aae:	0022      	movs	r2, r4
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	9901      	ldr	r1, [sp, #4]
 8003ab4:	9800      	ldr	r0, [sp, #0]
 8003ab6:	9f08      	ldr	r7, [sp, #32]
 8003ab8:	3219      	adds	r2, #25
 8003aba:	47b8      	blx	r7
 8003abc:	3001      	adds	r0, #1
 8003abe:	d1f0      	bne.n	8003aa2 <_printf_common+0x8a>
 8003ac0:	2001      	movs	r0, #1
 8003ac2:	4240      	negs	r0, r0
 8003ac4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ac6:	2030      	movs	r0, #48	@ 0x30
 8003ac8:	18e1      	adds	r1, r4, r3
 8003aca:	3143      	adds	r1, #67	@ 0x43
 8003acc:	7008      	strb	r0, [r1, #0]
 8003ace:	0021      	movs	r1, r4
 8003ad0:	1c5a      	adds	r2, r3, #1
 8003ad2:	3145      	adds	r1, #69	@ 0x45
 8003ad4:	7809      	ldrb	r1, [r1, #0]
 8003ad6:	18a2      	adds	r2, r4, r2
 8003ad8:	3243      	adds	r2, #67	@ 0x43
 8003ada:	3302      	adds	r3, #2
 8003adc:	7011      	strb	r1, [r2, #0]
 8003ade:	e7c1      	b.n	8003a64 <_printf_common+0x4c>
 8003ae0:	0022      	movs	r2, r4
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	9901      	ldr	r1, [sp, #4]
 8003ae6:	9800      	ldr	r0, [sp, #0]
 8003ae8:	9f08      	ldr	r7, [sp, #32]
 8003aea:	321a      	adds	r2, #26
 8003aec:	47b8      	blx	r7
 8003aee:	3001      	adds	r0, #1
 8003af0:	d0e6      	beq.n	8003ac0 <_printf_common+0xa8>
 8003af2:	3601      	adds	r6, #1
 8003af4:	e7d1      	b.n	8003a9a <_printf_common+0x82>
	...

08003af8 <_printf_i>:
 8003af8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003afa:	b08b      	sub	sp, #44	@ 0x2c
 8003afc:	9206      	str	r2, [sp, #24]
 8003afe:	000a      	movs	r2, r1
 8003b00:	3243      	adds	r2, #67	@ 0x43
 8003b02:	9307      	str	r3, [sp, #28]
 8003b04:	9005      	str	r0, [sp, #20]
 8003b06:	9203      	str	r2, [sp, #12]
 8003b08:	7e0a      	ldrb	r2, [r1, #24]
 8003b0a:	000c      	movs	r4, r1
 8003b0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003b0e:	2a78      	cmp	r2, #120	@ 0x78
 8003b10:	d809      	bhi.n	8003b26 <_printf_i+0x2e>
 8003b12:	2a62      	cmp	r2, #98	@ 0x62
 8003b14:	d80b      	bhi.n	8003b2e <_printf_i+0x36>
 8003b16:	2a00      	cmp	r2, #0
 8003b18:	d100      	bne.n	8003b1c <_printf_i+0x24>
 8003b1a:	e0bc      	b.n	8003c96 <_printf_i+0x19e>
 8003b1c:	497b      	ldr	r1, [pc, #492]	@ (8003d0c <_printf_i+0x214>)
 8003b1e:	9104      	str	r1, [sp, #16]
 8003b20:	2a58      	cmp	r2, #88	@ 0x58
 8003b22:	d100      	bne.n	8003b26 <_printf_i+0x2e>
 8003b24:	e090      	b.n	8003c48 <_printf_i+0x150>
 8003b26:	0025      	movs	r5, r4
 8003b28:	3542      	adds	r5, #66	@ 0x42
 8003b2a:	702a      	strb	r2, [r5, #0]
 8003b2c:	e022      	b.n	8003b74 <_printf_i+0x7c>
 8003b2e:	0010      	movs	r0, r2
 8003b30:	3863      	subs	r0, #99	@ 0x63
 8003b32:	2815      	cmp	r0, #21
 8003b34:	d8f7      	bhi.n	8003b26 <_printf_i+0x2e>
 8003b36:	f7fc faef 	bl	8000118 <__gnu_thumb1_case_shi>
 8003b3a:	0016      	.short	0x0016
 8003b3c:	fff6001f 	.word	0xfff6001f
 8003b40:	fff6fff6 	.word	0xfff6fff6
 8003b44:	001ffff6 	.word	0x001ffff6
 8003b48:	fff6fff6 	.word	0xfff6fff6
 8003b4c:	fff6fff6 	.word	0xfff6fff6
 8003b50:	003600a1 	.word	0x003600a1
 8003b54:	fff60080 	.word	0xfff60080
 8003b58:	00b2fff6 	.word	0x00b2fff6
 8003b5c:	0036fff6 	.word	0x0036fff6
 8003b60:	fff6fff6 	.word	0xfff6fff6
 8003b64:	0084      	.short	0x0084
 8003b66:	0025      	movs	r5, r4
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	3542      	adds	r5, #66	@ 0x42
 8003b6c:	1d11      	adds	r1, r2, #4
 8003b6e:	6019      	str	r1, [r3, #0]
 8003b70:	6813      	ldr	r3, [r2, #0]
 8003b72:	702b      	strb	r3, [r5, #0]
 8003b74:	2301      	movs	r3, #1
 8003b76:	e0a0      	b.n	8003cba <_printf_i+0x1c2>
 8003b78:	6818      	ldr	r0, [r3, #0]
 8003b7a:	6809      	ldr	r1, [r1, #0]
 8003b7c:	1d02      	adds	r2, r0, #4
 8003b7e:	060d      	lsls	r5, r1, #24
 8003b80:	d50b      	bpl.n	8003b9a <_printf_i+0xa2>
 8003b82:	6806      	ldr	r6, [r0, #0]
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	2e00      	cmp	r6, #0
 8003b88:	da03      	bge.n	8003b92 <_printf_i+0x9a>
 8003b8a:	232d      	movs	r3, #45	@ 0x2d
 8003b8c:	9a03      	ldr	r2, [sp, #12]
 8003b8e:	4276      	negs	r6, r6
 8003b90:	7013      	strb	r3, [r2, #0]
 8003b92:	4b5e      	ldr	r3, [pc, #376]	@ (8003d0c <_printf_i+0x214>)
 8003b94:	270a      	movs	r7, #10
 8003b96:	9304      	str	r3, [sp, #16]
 8003b98:	e018      	b.n	8003bcc <_printf_i+0xd4>
 8003b9a:	6806      	ldr	r6, [r0, #0]
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	0649      	lsls	r1, r1, #25
 8003ba0:	d5f1      	bpl.n	8003b86 <_printf_i+0x8e>
 8003ba2:	b236      	sxth	r6, r6
 8003ba4:	e7ef      	b.n	8003b86 <_printf_i+0x8e>
 8003ba6:	6808      	ldr	r0, [r1, #0]
 8003ba8:	6819      	ldr	r1, [r3, #0]
 8003baa:	c940      	ldmia	r1!, {r6}
 8003bac:	0605      	lsls	r5, r0, #24
 8003bae:	d402      	bmi.n	8003bb6 <_printf_i+0xbe>
 8003bb0:	0640      	lsls	r0, r0, #25
 8003bb2:	d500      	bpl.n	8003bb6 <_printf_i+0xbe>
 8003bb4:	b2b6      	uxth	r6, r6
 8003bb6:	6019      	str	r1, [r3, #0]
 8003bb8:	4b54      	ldr	r3, [pc, #336]	@ (8003d0c <_printf_i+0x214>)
 8003bba:	270a      	movs	r7, #10
 8003bbc:	9304      	str	r3, [sp, #16]
 8003bbe:	2a6f      	cmp	r2, #111	@ 0x6f
 8003bc0:	d100      	bne.n	8003bc4 <_printf_i+0xcc>
 8003bc2:	3f02      	subs	r7, #2
 8003bc4:	0023      	movs	r3, r4
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	3343      	adds	r3, #67	@ 0x43
 8003bca:	701a      	strb	r2, [r3, #0]
 8003bcc:	6863      	ldr	r3, [r4, #4]
 8003bce:	60a3      	str	r3, [r4, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	db03      	blt.n	8003bdc <_printf_i+0xe4>
 8003bd4:	2104      	movs	r1, #4
 8003bd6:	6822      	ldr	r2, [r4, #0]
 8003bd8:	438a      	bics	r2, r1
 8003bda:	6022      	str	r2, [r4, #0]
 8003bdc:	2e00      	cmp	r6, #0
 8003bde:	d102      	bne.n	8003be6 <_printf_i+0xee>
 8003be0:	9d03      	ldr	r5, [sp, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00c      	beq.n	8003c00 <_printf_i+0x108>
 8003be6:	9d03      	ldr	r5, [sp, #12]
 8003be8:	0030      	movs	r0, r6
 8003bea:	0039      	movs	r1, r7
 8003bec:	f7fc fb24 	bl	8000238 <__aeabi_uidivmod>
 8003bf0:	9b04      	ldr	r3, [sp, #16]
 8003bf2:	3d01      	subs	r5, #1
 8003bf4:	5c5b      	ldrb	r3, [r3, r1]
 8003bf6:	702b      	strb	r3, [r5, #0]
 8003bf8:	0033      	movs	r3, r6
 8003bfa:	0006      	movs	r6, r0
 8003bfc:	429f      	cmp	r7, r3
 8003bfe:	d9f3      	bls.n	8003be8 <_printf_i+0xf0>
 8003c00:	2f08      	cmp	r7, #8
 8003c02:	d109      	bne.n	8003c18 <_printf_i+0x120>
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	07db      	lsls	r3, r3, #31
 8003c08:	d506      	bpl.n	8003c18 <_printf_i+0x120>
 8003c0a:	6862      	ldr	r2, [r4, #4]
 8003c0c:	6923      	ldr	r3, [r4, #16]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	dc02      	bgt.n	8003c18 <_printf_i+0x120>
 8003c12:	2330      	movs	r3, #48	@ 0x30
 8003c14:	3d01      	subs	r5, #1
 8003c16:	702b      	strb	r3, [r5, #0]
 8003c18:	9b03      	ldr	r3, [sp, #12]
 8003c1a:	1b5b      	subs	r3, r3, r5
 8003c1c:	6123      	str	r3, [r4, #16]
 8003c1e:	9b07      	ldr	r3, [sp, #28]
 8003c20:	0021      	movs	r1, r4
 8003c22:	9300      	str	r3, [sp, #0]
 8003c24:	9805      	ldr	r0, [sp, #20]
 8003c26:	9b06      	ldr	r3, [sp, #24]
 8003c28:	aa09      	add	r2, sp, #36	@ 0x24
 8003c2a:	f7ff fef5 	bl	8003a18 <_printf_common>
 8003c2e:	3001      	adds	r0, #1
 8003c30:	d148      	bne.n	8003cc4 <_printf_i+0x1cc>
 8003c32:	2001      	movs	r0, #1
 8003c34:	4240      	negs	r0, r0
 8003c36:	b00b      	add	sp, #44	@ 0x2c
 8003c38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	6809      	ldr	r1, [r1, #0]
 8003c3e:	430a      	orrs	r2, r1
 8003c40:	6022      	str	r2, [r4, #0]
 8003c42:	2278      	movs	r2, #120	@ 0x78
 8003c44:	4932      	ldr	r1, [pc, #200]	@ (8003d10 <_printf_i+0x218>)
 8003c46:	9104      	str	r1, [sp, #16]
 8003c48:	0021      	movs	r1, r4
 8003c4a:	3145      	adds	r1, #69	@ 0x45
 8003c4c:	700a      	strb	r2, [r1, #0]
 8003c4e:	6819      	ldr	r1, [r3, #0]
 8003c50:	6822      	ldr	r2, [r4, #0]
 8003c52:	c940      	ldmia	r1!, {r6}
 8003c54:	0610      	lsls	r0, r2, #24
 8003c56:	d402      	bmi.n	8003c5e <_printf_i+0x166>
 8003c58:	0650      	lsls	r0, r2, #25
 8003c5a:	d500      	bpl.n	8003c5e <_printf_i+0x166>
 8003c5c:	b2b6      	uxth	r6, r6
 8003c5e:	6019      	str	r1, [r3, #0]
 8003c60:	07d3      	lsls	r3, r2, #31
 8003c62:	d502      	bpl.n	8003c6a <_printf_i+0x172>
 8003c64:	2320      	movs	r3, #32
 8003c66:	4313      	orrs	r3, r2
 8003c68:	6023      	str	r3, [r4, #0]
 8003c6a:	2e00      	cmp	r6, #0
 8003c6c:	d001      	beq.n	8003c72 <_printf_i+0x17a>
 8003c6e:	2710      	movs	r7, #16
 8003c70:	e7a8      	b.n	8003bc4 <_printf_i+0xcc>
 8003c72:	2220      	movs	r2, #32
 8003c74:	6823      	ldr	r3, [r4, #0]
 8003c76:	4393      	bics	r3, r2
 8003c78:	6023      	str	r3, [r4, #0]
 8003c7a:	e7f8      	b.n	8003c6e <_printf_i+0x176>
 8003c7c:	681a      	ldr	r2, [r3, #0]
 8003c7e:	680d      	ldr	r5, [r1, #0]
 8003c80:	1d10      	adds	r0, r2, #4
 8003c82:	6949      	ldr	r1, [r1, #20]
 8003c84:	6018      	str	r0, [r3, #0]
 8003c86:	6813      	ldr	r3, [r2, #0]
 8003c88:	062e      	lsls	r6, r5, #24
 8003c8a:	d501      	bpl.n	8003c90 <_printf_i+0x198>
 8003c8c:	6019      	str	r1, [r3, #0]
 8003c8e:	e002      	b.n	8003c96 <_printf_i+0x19e>
 8003c90:	066d      	lsls	r5, r5, #25
 8003c92:	d5fb      	bpl.n	8003c8c <_printf_i+0x194>
 8003c94:	8019      	strh	r1, [r3, #0]
 8003c96:	2300      	movs	r3, #0
 8003c98:	9d03      	ldr	r5, [sp, #12]
 8003c9a:	6123      	str	r3, [r4, #16]
 8003c9c:	e7bf      	b.n	8003c1e <_printf_i+0x126>
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	1d11      	adds	r1, r2, #4
 8003ca2:	6019      	str	r1, [r3, #0]
 8003ca4:	6815      	ldr	r5, [r2, #0]
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	0028      	movs	r0, r5
 8003caa:	6862      	ldr	r2, [r4, #4]
 8003cac:	f000 f997 	bl	8003fde <memchr>
 8003cb0:	2800      	cmp	r0, #0
 8003cb2:	d001      	beq.n	8003cb8 <_printf_i+0x1c0>
 8003cb4:	1b40      	subs	r0, r0, r5
 8003cb6:	6060      	str	r0, [r4, #4]
 8003cb8:	6863      	ldr	r3, [r4, #4]
 8003cba:	6123      	str	r3, [r4, #16]
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	9a03      	ldr	r2, [sp, #12]
 8003cc0:	7013      	strb	r3, [r2, #0]
 8003cc2:	e7ac      	b.n	8003c1e <_printf_i+0x126>
 8003cc4:	002a      	movs	r2, r5
 8003cc6:	6923      	ldr	r3, [r4, #16]
 8003cc8:	9906      	ldr	r1, [sp, #24]
 8003cca:	9805      	ldr	r0, [sp, #20]
 8003ccc:	9d07      	ldr	r5, [sp, #28]
 8003cce:	47a8      	blx	r5
 8003cd0:	3001      	adds	r0, #1
 8003cd2:	d0ae      	beq.n	8003c32 <_printf_i+0x13a>
 8003cd4:	6823      	ldr	r3, [r4, #0]
 8003cd6:	079b      	lsls	r3, r3, #30
 8003cd8:	d415      	bmi.n	8003d06 <_printf_i+0x20e>
 8003cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cdc:	68e0      	ldr	r0, [r4, #12]
 8003cde:	4298      	cmp	r0, r3
 8003ce0:	daa9      	bge.n	8003c36 <_printf_i+0x13e>
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	e7a7      	b.n	8003c36 <_printf_i+0x13e>
 8003ce6:	0022      	movs	r2, r4
 8003ce8:	2301      	movs	r3, #1
 8003cea:	9906      	ldr	r1, [sp, #24]
 8003cec:	9805      	ldr	r0, [sp, #20]
 8003cee:	9e07      	ldr	r6, [sp, #28]
 8003cf0:	3219      	adds	r2, #25
 8003cf2:	47b0      	blx	r6
 8003cf4:	3001      	adds	r0, #1
 8003cf6:	d09c      	beq.n	8003c32 <_printf_i+0x13a>
 8003cf8:	3501      	adds	r5, #1
 8003cfa:	68e3      	ldr	r3, [r4, #12]
 8003cfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	42ab      	cmp	r3, r5
 8003d02:	dcf0      	bgt.n	8003ce6 <_printf_i+0x1ee>
 8003d04:	e7e9      	b.n	8003cda <_printf_i+0x1e2>
 8003d06:	2500      	movs	r5, #0
 8003d08:	e7f7      	b.n	8003cfa <_printf_i+0x202>
 8003d0a:	46c0      	nop			@ (mov r8, r8)
 8003d0c:	0800420d 	.word	0x0800420d
 8003d10:	0800421e 	.word	0x0800421e

08003d14 <__sflush_r>:
 8003d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d16:	220c      	movs	r2, #12
 8003d18:	5e8b      	ldrsh	r3, [r1, r2]
 8003d1a:	0005      	movs	r5, r0
 8003d1c:	000c      	movs	r4, r1
 8003d1e:	071a      	lsls	r2, r3, #28
 8003d20:	d456      	bmi.n	8003dd0 <__sflush_r+0xbc>
 8003d22:	684a      	ldr	r2, [r1, #4]
 8003d24:	2a00      	cmp	r2, #0
 8003d26:	dc02      	bgt.n	8003d2e <__sflush_r+0x1a>
 8003d28:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8003d2a:	2a00      	cmp	r2, #0
 8003d2c:	dd4e      	ble.n	8003dcc <__sflush_r+0xb8>
 8003d2e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003d30:	2f00      	cmp	r7, #0
 8003d32:	d04b      	beq.n	8003dcc <__sflush_r+0xb8>
 8003d34:	2200      	movs	r2, #0
 8003d36:	2080      	movs	r0, #128	@ 0x80
 8003d38:	682e      	ldr	r6, [r5, #0]
 8003d3a:	602a      	str	r2, [r5, #0]
 8003d3c:	001a      	movs	r2, r3
 8003d3e:	0140      	lsls	r0, r0, #5
 8003d40:	6a21      	ldr	r1, [r4, #32]
 8003d42:	4002      	ands	r2, r0
 8003d44:	4203      	tst	r3, r0
 8003d46:	d033      	beq.n	8003db0 <__sflush_r+0x9c>
 8003d48:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003d4a:	89a3      	ldrh	r3, [r4, #12]
 8003d4c:	075b      	lsls	r3, r3, #29
 8003d4e:	d506      	bpl.n	8003d5e <__sflush_r+0x4a>
 8003d50:	6863      	ldr	r3, [r4, #4]
 8003d52:	1ad2      	subs	r2, r2, r3
 8003d54:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d001      	beq.n	8003d5e <__sflush_r+0x4a>
 8003d5a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003d5c:	1ad2      	subs	r2, r2, r3
 8003d5e:	2300      	movs	r3, #0
 8003d60:	0028      	movs	r0, r5
 8003d62:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003d64:	6a21      	ldr	r1, [r4, #32]
 8003d66:	47b8      	blx	r7
 8003d68:	89a2      	ldrh	r2, [r4, #12]
 8003d6a:	1c43      	adds	r3, r0, #1
 8003d6c:	d106      	bne.n	8003d7c <__sflush_r+0x68>
 8003d6e:	6829      	ldr	r1, [r5, #0]
 8003d70:	291d      	cmp	r1, #29
 8003d72:	d846      	bhi.n	8003e02 <__sflush_r+0xee>
 8003d74:	4b29      	ldr	r3, [pc, #164]	@ (8003e1c <__sflush_r+0x108>)
 8003d76:	410b      	asrs	r3, r1
 8003d78:	07db      	lsls	r3, r3, #31
 8003d7a:	d442      	bmi.n	8003e02 <__sflush_r+0xee>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	6063      	str	r3, [r4, #4]
 8003d80:	6923      	ldr	r3, [r4, #16]
 8003d82:	6023      	str	r3, [r4, #0]
 8003d84:	04d2      	lsls	r2, r2, #19
 8003d86:	d505      	bpl.n	8003d94 <__sflush_r+0x80>
 8003d88:	1c43      	adds	r3, r0, #1
 8003d8a:	d102      	bne.n	8003d92 <__sflush_r+0x7e>
 8003d8c:	682b      	ldr	r3, [r5, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d100      	bne.n	8003d94 <__sflush_r+0x80>
 8003d92:	6560      	str	r0, [r4, #84]	@ 0x54
 8003d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d96:	602e      	str	r6, [r5, #0]
 8003d98:	2900      	cmp	r1, #0
 8003d9a:	d017      	beq.n	8003dcc <__sflush_r+0xb8>
 8003d9c:	0023      	movs	r3, r4
 8003d9e:	3344      	adds	r3, #68	@ 0x44
 8003da0:	4299      	cmp	r1, r3
 8003da2:	d002      	beq.n	8003daa <__sflush_r+0x96>
 8003da4:	0028      	movs	r0, r5
 8003da6:	f7ff fb4b 	bl	8003440 <_free_r>
 8003daa:	2300      	movs	r3, #0
 8003dac:	6363      	str	r3, [r4, #52]	@ 0x34
 8003dae:	e00d      	b.n	8003dcc <__sflush_r+0xb8>
 8003db0:	2301      	movs	r3, #1
 8003db2:	0028      	movs	r0, r5
 8003db4:	47b8      	blx	r7
 8003db6:	0002      	movs	r2, r0
 8003db8:	1c43      	adds	r3, r0, #1
 8003dba:	d1c6      	bne.n	8003d4a <__sflush_r+0x36>
 8003dbc:	682b      	ldr	r3, [r5, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d0c3      	beq.n	8003d4a <__sflush_r+0x36>
 8003dc2:	2b1d      	cmp	r3, #29
 8003dc4:	d001      	beq.n	8003dca <__sflush_r+0xb6>
 8003dc6:	2b16      	cmp	r3, #22
 8003dc8:	d11a      	bne.n	8003e00 <__sflush_r+0xec>
 8003dca:	602e      	str	r6, [r5, #0]
 8003dcc:	2000      	movs	r0, #0
 8003dce:	e01e      	b.n	8003e0e <__sflush_r+0xfa>
 8003dd0:	690e      	ldr	r6, [r1, #16]
 8003dd2:	2e00      	cmp	r6, #0
 8003dd4:	d0fa      	beq.n	8003dcc <__sflush_r+0xb8>
 8003dd6:	680f      	ldr	r7, [r1, #0]
 8003dd8:	600e      	str	r6, [r1, #0]
 8003dda:	1bba      	subs	r2, r7, r6
 8003ddc:	9201      	str	r2, [sp, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	079b      	lsls	r3, r3, #30
 8003de2:	d100      	bne.n	8003de6 <__sflush_r+0xd2>
 8003de4:	694a      	ldr	r2, [r1, #20]
 8003de6:	60a2      	str	r2, [r4, #8]
 8003de8:	9b01      	ldr	r3, [sp, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	ddee      	ble.n	8003dcc <__sflush_r+0xb8>
 8003dee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003df0:	0032      	movs	r2, r6
 8003df2:	001f      	movs	r7, r3
 8003df4:	0028      	movs	r0, r5
 8003df6:	9b01      	ldr	r3, [sp, #4]
 8003df8:	6a21      	ldr	r1, [r4, #32]
 8003dfa:	47b8      	blx	r7
 8003dfc:	2800      	cmp	r0, #0
 8003dfe:	dc07      	bgt.n	8003e10 <__sflush_r+0xfc>
 8003e00:	89a2      	ldrh	r2, [r4, #12]
 8003e02:	2340      	movs	r3, #64	@ 0x40
 8003e04:	2001      	movs	r0, #1
 8003e06:	4313      	orrs	r3, r2
 8003e08:	b21b      	sxth	r3, r3
 8003e0a:	81a3      	strh	r3, [r4, #12]
 8003e0c:	4240      	negs	r0, r0
 8003e0e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003e10:	9b01      	ldr	r3, [sp, #4]
 8003e12:	1836      	adds	r6, r6, r0
 8003e14:	1a1b      	subs	r3, r3, r0
 8003e16:	9301      	str	r3, [sp, #4]
 8003e18:	e7e6      	b.n	8003de8 <__sflush_r+0xd4>
 8003e1a:	46c0      	nop			@ (mov r8, r8)
 8003e1c:	dfbffffe 	.word	0xdfbffffe

08003e20 <_fflush_r>:
 8003e20:	690b      	ldr	r3, [r1, #16]
 8003e22:	b570      	push	{r4, r5, r6, lr}
 8003e24:	0005      	movs	r5, r0
 8003e26:	000c      	movs	r4, r1
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <_fflush_r+0x12>
 8003e2c:	2500      	movs	r5, #0
 8003e2e:	0028      	movs	r0, r5
 8003e30:	bd70      	pop	{r4, r5, r6, pc}
 8003e32:	2800      	cmp	r0, #0
 8003e34:	d004      	beq.n	8003e40 <_fflush_r+0x20>
 8003e36:	6a03      	ldr	r3, [r0, #32]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <_fflush_r+0x20>
 8003e3c:	f7ff f9a2 	bl	8003184 <__sinit>
 8003e40:	220c      	movs	r2, #12
 8003e42:	5ea3      	ldrsh	r3, [r4, r2]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d0f1      	beq.n	8003e2c <_fflush_r+0xc>
 8003e48:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003e4a:	07d2      	lsls	r2, r2, #31
 8003e4c:	d404      	bmi.n	8003e58 <_fflush_r+0x38>
 8003e4e:	059b      	lsls	r3, r3, #22
 8003e50:	d402      	bmi.n	8003e58 <_fflush_r+0x38>
 8003e52:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e54:	f7ff faf1 	bl	800343a <__retarget_lock_acquire_recursive>
 8003e58:	0028      	movs	r0, r5
 8003e5a:	0021      	movs	r1, r4
 8003e5c:	f7ff ff5a 	bl	8003d14 <__sflush_r>
 8003e60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003e62:	0005      	movs	r5, r0
 8003e64:	07db      	lsls	r3, r3, #31
 8003e66:	d4e2      	bmi.n	8003e2e <_fflush_r+0xe>
 8003e68:	89a3      	ldrh	r3, [r4, #12]
 8003e6a:	059b      	lsls	r3, r3, #22
 8003e6c:	d4df      	bmi.n	8003e2e <_fflush_r+0xe>
 8003e6e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003e70:	f7ff fae4 	bl	800343c <__retarget_lock_release_recursive>
 8003e74:	e7db      	b.n	8003e2e <_fflush_r+0xe>

08003e76 <__swbuf_r>:
 8003e76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e78:	0006      	movs	r6, r0
 8003e7a:	000d      	movs	r5, r1
 8003e7c:	0014      	movs	r4, r2
 8003e7e:	2800      	cmp	r0, #0
 8003e80:	d004      	beq.n	8003e8c <__swbuf_r+0x16>
 8003e82:	6a03      	ldr	r3, [r0, #32]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d101      	bne.n	8003e8c <__swbuf_r+0x16>
 8003e88:	f7ff f97c 	bl	8003184 <__sinit>
 8003e8c:	69a3      	ldr	r3, [r4, #24]
 8003e8e:	60a3      	str	r3, [r4, #8]
 8003e90:	89a3      	ldrh	r3, [r4, #12]
 8003e92:	071b      	lsls	r3, r3, #28
 8003e94:	d502      	bpl.n	8003e9c <__swbuf_r+0x26>
 8003e96:	6923      	ldr	r3, [r4, #16]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d109      	bne.n	8003eb0 <__swbuf_r+0x3a>
 8003e9c:	0021      	movs	r1, r4
 8003e9e:	0030      	movs	r0, r6
 8003ea0:	f000 f82c 	bl	8003efc <__swsetup_r>
 8003ea4:	2800      	cmp	r0, #0
 8003ea6:	d003      	beq.n	8003eb0 <__swbuf_r+0x3a>
 8003ea8:	2501      	movs	r5, #1
 8003eaa:	426d      	negs	r5, r5
 8003eac:	0028      	movs	r0, r5
 8003eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003eb0:	6923      	ldr	r3, [r4, #16]
 8003eb2:	6820      	ldr	r0, [r4, #0]
 8003eb4:	b2ef      	uxtb	r7, r5
 8003eb6:	1ac0      	subs	r0, r0, r3
 8003eb8:	6963      	ldr	r3, [r4, #20]
 8003eba:	b2ed      	uxtb	r5, r5
 8003ebc:	4283      	cmp	r3, r0
 8003ebe:	dc05      	bgt.n	8003ecc <__swbuf_r+0x56>
 8003ec0:	0021      	movs	r1, r4
 8003ec2:	0030      	movs	r0, r6
 8003ec4:	f7ff ffac 	bl	8003e20 <_fflush_r>
 8003ec8:	2800      	cmp	r0, #0
 8003eca:	d1ed      	bne.n	8003ea8 <__swbuf_r+0x32>
 8003ecc:	68a3      	ldr	r3, [r4, #8]
 8003ece:	3001      	adds	r0, #1
 8003ed0:	3b01      	subs	r3, #1
 8003ed2:	60a3      	str	r3, [r4, #8]
 8003ed4:	6823      	ldr	r3, [r4, #0]
 8003ed6:	1c5a      	adds	r2, r3, #1
 8003ed8:	6022      	str	r2, [r4, #0]
 8003eda:	701f      	strb	r7, [r3, #0]
 8003edc:	6963      	ldr	r3, [r4, #20]
 8003ede:	4283      	cmp	r3, r0
 8003ee0:	d004      	beq.n	8003eec <__swbuf_r+0x76>
 8003ee2:	89a3      	ldrh	r3, [r4, #12]
 8003ee4:	07db      	lsls	r3, r3, #31
 8003ee6:	d5e1      	bpl.n	8003eac <__swbuf_r+0x36>
 8003ee8:	2d0a      	cmp	r5, #10
 8003eea:	d1df      	bne.n	8003eac <__swbuf_r+0x36>
 8003eec:	0021      	movs	r1, r4
 8003eee:	0030      	movs	r0, r6
 8003ef0:	f7ff ff96 	bl	8003e20 <_fflush_r>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	d0d9      	beq.n	8003eac <__swbuf_r+0x36>
 8003ef8:	e7d6      	b.n	8003ea8 <__swbuf_r+0x32>
	...

08003efc <__swsetup_r>:
 8003efc:	4b2d      	ldr	r3, [pc, #180]	@ (8003fb4 <__swsetup_r+0xb8>)
 8003efe:	b570      	push	{r4, r5, r6, lr}
 8003f00:	0005      	movs	r5, r0
 8003f02:	6818      	ldr	r0, [r3, #0]
 8003f04:	000c      	movs	r4, r1
 8003f06:	2800      	cmp	r0, #0
 8003f08:	d004      	beq.n	8003f14 <__swsetup_r+0x18>
 8003f0a:	6a03      	ldr	r3, [r0, #32]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <__swsetup_r+0x18>
 8003f10:	f7ff f938 	bl	8003184 <__sinit>
 8003f14:	230c      	movs	r3, #12
 8003f16:	5ee2      	ldrsh	r2, [r4, r3]
 8003f18:	0713      	lsls	r3, r2, #28
 8003f1a:	d423      	bmi.n	8003f64 <__swsetup_r+0x68>
 8003f1c:	06d3      	lsls	r3, r2, #27
 8003f1e:	d407      	bmi.n	8003f30 <__swsetup_r+0x34>
 8003f20:	2309      	movs	r3, #9
 8003f22:	602b      	str	r3, [r5, #0]
 8003f24:	2340      	movs	r3, #64	@ 0x40
 8003f26:	2001      	movs	r0, #1
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	81a3      	strh	r3, [r4, #12]
 8003f2c:	4240      	negs	r0, r0
 8003f2e:	e03a      	b.n	8003fa6 <__swsetup_r+0xaa>
 8003f30:	0752      	lsls	r2, r2, #29
 8003f32:	d513      	bpl.n	8003f5c <__swsetup_r+0x60>
 8003f34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003f36:	2900      	cmp	r1, #0
 8003f38:	d008      	beq.n	8003f4c <__swsetup_r+0x50>
 8003f3a:	0023      	movs	r3, r4
 8003f3c:	3344      	adds	r3, #68	@ 0x44
 8003f3e:	4299      	cmp	r1, r3
 8003f40:	d002      	beq.n	8003f48 <__swsetup_r+0x4c>
 8003f42:	0028      	movs	r0, r5
 8003f44:	f7ff fa7c 	bl	8003440 <_free_r>
 8003f48:	2300      	movs	r3, #0
 8003f4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8003f4c:	2224      	movs	r2, #36	@ 0x24
 8003f4e:	89a3      	ldrh	r3, [r4, #12]
 8003f50:	4393      	bics	r3, r2
 8003f52:	81a3      	strh	r3, [r4, #12]
 8003f54:	2300      	movs	r3, #0
 8003f56:	6063      	str	r3, [r4, #4]
 8003f58:	6923      	ldr	r3, [r4, #16]
 8003f5a:	6023      	str	r3, [r4, #0]
 8003f5c:	2308      	movs	r3, #8
 8003f5e:	89a2      	ldrh	r2, [r4, #12]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	81a3      	strh	r3, [r4, #12]
 8003f64:	6923      	ldr	r3, [r4, #16]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d10b      	bne.n	8003f82 <__swsetup_r+0x86>
 8003f6a:	21a0      	movs	r1, #160	@ 0xa0
 8003f6c:	2280      	movs	r2, #128	@ 0x80
 8003f6e:	89a3      	ldrh	r3, [r4, #12]
 8003f70:	0089      	lsls	r1, r1, #2
 8003f72:	0092      	lsls	r2, r2, #2
 8003f74:	400b      	ands	r3, r1
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d003      	beq.n	8003f82 <__swsetup_r+0x86>
 8003f7a:	0021      	movs	r1, r4
 8003f7c:	0028      	movs	r0, r5
 8003f7e:	f000 f89b 	bl	80040b8 <__smakebuf_r>
 8003f82:	230c      	movs	r3, #12
 8003f84:	5ee2      	ldrsh	r2, [r4, r3]
 8003f86:	2101      	movs	r1, #1
 8003f88:	0013      	movs	r3, r2
 8003f8a:	400b      	ands	r3, r1
 8003f8c:	420a      	tst	r2, r1
 8003f8e:	d00b      	beq.n	8003fa8 <__swsetup_r+0xac>
 8003f90:	2300      	movs	r3, #0
 8003f92:	60a3      	str	r3, [r4, #8]
 8003f94:	6963      	ldr	r3, [r4, #20]
 8003f96:	425b      	negs	r3, r3
 8003f98:	61a3      	str	r3, [r4, #24]
 8003f9a:	2000      	movs	r0, #0
 8003f9c:	6923      	ldr	r3, [r4, #16]
 8003f9e:	4283      	cmp	r3, r0
 8003fa0:	d101      	bne.n	8003fa6 <__swsetup_r+0xaa>
 8003fa2:	0613      	lsls	r3, r2, #24
 8003fa4:	d4be      	bmi.n	8003f24 <__swsetup_r+0x28>
 8003fa6:	bd70      	pop	{r4, r5, r6, pc}
 8003fa8:	0791      	lsls	r1, r2, #30
 8003faa:	d400      	bmi.n	8003fae <__swsetup_r+0xb2>
 8003fac:	6963      	ldr	r3, [r4, #20]
 8003fae:	60a3      	str	r3, [r4, #8]
 8003fb0:	e7f3      	b.n	8003f9a <__swsetup_r+0x9e>
 8003fb2:	46c0      	nop			@ (mov r8, r8)
 8003fb4:	20000018 	.word	0x20000018

08003fb8 <memmove>:
 8003fb8:	b510      	push	{r4, lr}
 8003fba:	4288      	cmp	r0, r1
 8003fbc:	d806      	bhi.n	8003fcc <memmove+0x14>
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d008      	beq.n	8003fd6 <memmove+0x1e>
 8003fc4:	5ccc      	ldrb	r4, [r1, r3]
 8003fc6:	54c4      	strb	r4, [r0, r3]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	e7f9      	b.n	8003fc0 <memmove+0x8>
 8003fcc:	188b      	adds	r3, r1, r2
 8003fce:	4298      	cmp	r0, r3
 8003fd0:	d2f5      	bcs.n	8003fbe <memmove+0x6>
 8003fd2:	3a01      	subs	r2, #1
 8003fd4:	d200      	bcs.n	8003fd8 <memmove+0x20>
 8003fd6:	bd10      	pop	{r4, pc}
 8003fd8:	5c8b      	ldrb	r3, [r1, r2]
 8003fda:	5483      	strb	r3, [r0, r2]
 8003fdc:	e7f9      	b.n	8003fd2 <memmove+0x1a>

08003fde <memchr>:
 8003fde:	b2c9      	uxtb	r1, r1
 8003fe0:	1882      	adds	r2, r0, r2
 8003fe2:	4290      	cmp	r0, r2
 8003fe4:	d101      	bne.n	8003fea <memchr+0xc>
 8003fe6:	2000      	movs	r0, #0
 8003fe8:	4770      	bx	lr
 8003fea:	7803      	ldrb	r3, [r0, #0]
 8003fec:	428b      	cmp	r3, r1
 8003fee:	d0fb      	beq.n	8003fe8 <memchr+0xa>
 8003ff0:	3001      	adds	r0, #1
 8003ff2:	e7f6      	b.n	8003fe2 <memchr+0x4>

08003ff4 <memcpy>:
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	b510      	push	{r4, lr}
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d100      	bne.n	8003ffe <memcpy+0xa>
 8003ffc:	bd10      	pop	{r4, pc}
 8003ffe:	5ccc      	ldrb	r4, [r1, r3]
 8004000:	54c4      	strb	r4, [r0, r3]
 8004002:	3301      	adds	r3, #1
 8004004:	e7f8      	b.n	8003ff8 <memcpy+0x4>

08004006 <_realloc_r>:
 8004006:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004008:	0006      	movs	r6, r0
 800400a:	000c      	movs	r4, r1
 800400c:	0015      	movs	r5, r2
 800400e:	2900      	cmp	r1, #0
 8004010:	d105      	bne.n	800401e <_realloc_r+0x18>
 8004012:	0011      	movs	r1, r2
 8004014:	f7fe ff96 	bl	8002f44 <_malloc_r>
 8004018:	0004      	movs	r4, r0
 800401a:	0020      	movs	r0, r4
 800401c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800401e:	2a00      	cmp	r2, #0
 8004020:	d103      	bne.n	800402a <_realloc_r+0x24>
 8004022:	f7ff fa0d 	bl	8003440 <_free_r>
 8004026:	2400      	movs	r4, #0
 8004028:	e7f7      	b.n	800401a <_realloc_r+0x14>
 800402a:	f000 f8ab 	bl	8004184 <_malloc_usable_size_r>
 800402e:	0007      	movs	r7, r0
 8004030:	4285      	cmp	r5, r0
 8004032:	d802      	bhi.n	800403a <_realloc_r+0x34>
 8004034:	0843      	lsrs	r3, r0, #1
 8004036:	42ab      	cmp	r3, r5
 8004038:	d3ef      	bcc.n	800401a <_realloc_r+0x14>
 800403a:	0029      	movs	r1, r5
 800403c:	0030      	movs	r0, r6
 800403e:	f7fe ff81 	bl	8002f44 <_malloc_r>
 8004042:	9001      	str	r0, [sp, #4]
 8004044:	2800      	cmp	r0, #0
 8004046:	d0ee      	beq.n	8004026 <_realloc_r+0x20>
 8004048:	002a      	movs	r2, r5
 800404a:	42bd      	cmp	r5, r7
 800404c:	d900      	bls.n	8004050 <_realloc_r+0x4a>
 800404e:	003a      	movs	r2, r7
 8004050:	0021      	movs	r1, r4
 8004052:	9801      	ldr	r0, [sp, #4]
 8004054:	f7ff ffce 	bl	8003ff4 <memcpy>
 8004058:	0021      	movs	r1, r4
 800405a:	0030      	movs	r0, r6
 800405c:	f7ff f9f0 	bl	8003440 <_free_r>
 8004060:	9c01      	ldr	r4, [sp, #4]
 8004062:	e7da      	b.n	800401a <_realloc_r+0x14>

08004064 <__swhatbuf_r>:
 8004064:	b570      	push	{r4, r5, r6, lr}
 8004066:	000e      	movs	r6, r1
 8004068:	001d      	movs	r5, r3
 800406a:	230e      	movs	r3, #14
 800406c:	5ec9      	ldrsh	r1, [r1, r3]
 800406e:	0014      	movs	r4, r2
 8004070:	b096      	sub	sp, #88	@ 0x58
 8004072:	2900      	cmp	r1, #0
 8004074:	da0c      	bge.n	8004090 <__swhatbuf_r+0x2c>
 8004076:	89b2      	ldrh	r2, [r6, #12]
 8004078:	2380      	movs	r3, #128	@ 0x80
 800407a:	0011      	movs	r1, r2
 800407c:	4019      	ands	r1, r3
 800407e:	421a      	tst	r2, r3
 8004080:	d114      	bne.n	80040ac <__swhatbuf_r+0x48>
 8004082:	2380      	movs	r3, #128	@ 0x80
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	2000      	movs	r0, #0
 8004088:	6029      	str	r1, [r5, #0]
 800408a:	6023      	str	r3, [r4, #0]
 800408c:	b016      	add	sp, #88	@ 0x58
 800408e:	bd70      	pop	{r4, r5, r6, pc}
 8004090:	466a      	mov	r2, sp
 8004092:	f000 f853 	bl	800413c <_fstat_r>
 8004096:	2800      	cmp	r0, #0
 8004098:	dbed      	blt.n	8004076 <__swhatbuf_r+0x12>
 800409a:	23f0      	movs	r3, #240	@ 0xf0
 800409c:	9901      	ldr	r1, [sp, #4]
 800409e:	021b      	lsls	r3, r3, #8
 80040a0:	4019      	ands	r1, r3
 80040a2:	4b04      	ldr	r3, [pc, #16]	@ (80040b4 <__swhatbuf_r+0x50>)
 80040a4:	18c9      	adds	r1, r1, r3
 80040a6:	424b      	negs	r3, r1
 80040a8:	4159      	adcs	r1, r3
 80040aa:	e7ea      	b.n	8004082 <__swhatbuf_r+0x1e>
 80040ac:	2100      	movs	r1, #0
 80040ae:	2340      	movs	r3, #64	@ 0x40
 80040b0:	e7e9      	b.n	8004086 <__swhatbuf_r+0x22>
 80040b2:	46c0      	nop			@ (mov r8, r8)
 80040b4:	ffffe000 	.word	0xffffe000

080040b8 <__smakebuf_r>:
 80040b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040ba:	2602      	movs	r6, #2
 80040bc:	898b      	ldrh	r3, [r1, #12]
 80040be:	0005      	movs	r5, r0
 80040c0:	000c      	movs	r4, r1
 80040c2:	b085      	sub	sp, #20
 80040c4:	4233      	tst	r3, r6
 80040c6:	d007      	beq.n	80040d8 <__smakebuf_r+0x20>
 80040c8:	0023      	movs	r3, r4
 80040ca:	3347      	adds	r3, #71	@ 0x47
 80040cc:	6023      	str	r3, [r4, #0]
 80040ce:	6123      	str	r3, [r4, #16]
 80040d0:	2301      	movs	r3, #1
 80040d2:	6163      	str	r3, [r4, #20]
 80040d4:	b005      	add	sp, #20
 80040d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80040d8:	ab03      	add	r3, sp, #12
 80040da:	aa02      	add	r2, sp, #8
 80040dc:	f7ff ffc2 	bl	8004064 <__swhatbuf_r>
 80040e0:	9f02      	ldr	r7, [sp, #8]
 80040e2:	9001      	str	r0, [sp, #4]
 80040e4:	0039      	movs	r1, r7
 80040e6:	0028      	movs	r0, r5
 80040e8:	f7fe ff2c 	bl	8002f44 <_malloc_r>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	d108      	bne.n	8004102 <__smakebuf_r+0x4a>
 80040f0:	220c      	movs	r2, #12
 80040f2:	5ea3      	ldrsh	r3, [r4, r2]
 80040f4:	059a      	lsls	r2, r3, #22
 80040f6:	d4ed      	bmi.n	80040d4 <__smakebuf_r+0x1c>
 80040f8:	2203      	movs	r2, #3
 80040fa:	4393      	bics	r3, r2
 80040fc:	431e      	orrs	r6, r3
 80040fe:	81a6      	strh	r6, [r4, #12]
 8004100:	e7e2      	b.n	80040c8 <__smakebuf_r+0x10>
 8004102:	2380      	movs	r3, #128	@ 0x80
 8004104:	89a2      	ldrh	r2, [r4, #12]
 8004106:	6020      	str	r0, [r4, #0]
 8004108:	4313      	orrs	r3, r2
 800410a:	81a3      	strh	r3, [r4, #12]
 800410c:	9b03      	ldr	r3, [sp, #12]
 800410e:	6120      	str	r0, [r4, #16]
 8004110:	6167      	str	r7, [r4, #20]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00c      	beq.n	8004130 <__smakebuf_r+0x78>
 8004116:	0028      	movs	r0, r5
 8004118:	230e      	movs	r3, #14
 800411a:	5ee1      	ldrsh	r1, [r4, r3]
 800411c:	f000 f820 	bl	8004160 <_isatty_r>
 8004120:	2800      	cmp	r0, #0
 8004122:	d005      	beq.n	8004130 <__smakebuf_r+0x78>
 8004124:	2303      	movs	r3, #3
 8004126:	89a2      	ldrh	r2, [r4, #12]
 8004128:	439a      	bics	r2, r3
 800412a:	3b02      	subs	r3, #2
 800412c:	4313      	orrs	r3, r2
 800412e:	81a3      	strh	r3, [r4, #12]
 8004130:	89a3      	ldrh	r3, [r4, #12]
 8004132:	9a01      	ldr	r2, [sp, #4]
 8004134:	4313      	orrs	r3, r2
 8004136:	81a3      	strh	r3, [r4, #12]
 8004138:	e7cc      	b.n	80040d4 <__smakebuf_r+0x1c>
	...

0800413c <_fstat_r>:
 800413c:	2300      	movs	r3, #0
 800413e:	b570      	push	{r4, r5, r6, lr}
 8004140:	4d06      	ldr	r5, [pc, #24]	@ (800415c <_fstat_r+0x20>)
 8004142:	0004      	movs	r4, r0
 8004144:	0008      	movs	r0, r1
 8004146:	0011      	movs	r1, r2
 8004148:	602b      	str	r3, [r5, #0]
 800414a:	f7fc fb63 	bl	8000814 <_fstat>
 800414e:	1c43      	adds	r3, r0, #1
 8004150:	d103      	bne.n	800415a <_fstat_r+0x1e>
 8004152:	682b      	ldr	r3, [r5, #0]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d000      	beq.n	800415a <_fstat_r+0x1e>
 8004158:	6023      	str	r3, [r4, #0]
 800415a:	bd70      	pop	{r4, r5, r6, pc}
 800415c:	200002b0 	.word	0x200002b0

08004160 <_isatty_r>:
 8004160:	2300      	movs	r3, #0
 8004162:	b570      	push	{r4, r5, r6, lr}
 8004164:	4d06      	ldr	r5, [pc, #24]	@ (8004180 <_isatty_r+0x20>)
 8004166:	0004      	movs	r4, r0
 8004168:	0008      	movs	r0, r1
 800416a:	602b      	str	r3, [r5, #0]
 800416c:	f7fc fb60 	bl	8000830 <_isatty>
 8004170:	1c43      	adds	r3, r0, #1
 8004172:	d103      	bne.n	800417c <_isatty_r+0x1c>
 8004174:	682b      	ldr	r3, [r5, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d000      	beq.n	800417c <_isatty_r+0x1c>
 800417a:	6023      	str	r3, [r4, #0]
 800417c:	bd70      	pop	{r4, r5, r6, pc}
 800417e:	46c0      	nop			@ (mov r8, r8)
 8004180:	200002b0 	.word	0x200002b0

08004184 <_malloc_usable_size_r>:
 8004184:	1f0b      	subs	r3, r1, #4
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	1f18      	subs	r0, r3, #4
 800418a:	2b00      	cmp	r3, #0
 800418c:	da01      	bge.n	8004192 <_malloc_usable_size_r+0xe>
 800418e:	580b      	ldr	r3, [r1, r0]
 8004190:	18c0      	adds	r0, r0, r3
 8004192:	4770      	bx	lr

08004194 <_init>:
 8004194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004196:	46c0      	nop			@ (mov r8, r8)
 8004198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800419a:	bc08      	pop	{r3}
 800419c:	469e      	mov	lr, r3
 800419e:	4770      	bx	lr

080041a0 <_fini>:
 80041a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a2:	46c0      	nop			@ (mov r8, r8)
 80041a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041a6:	bc08      	pop	{r3}
 80041a8:	469e      	mov	lr, r3
 80041aa:	4770      	bx	lr
