
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.055113                       # Number of seconds simulated
sim_ticks                                 55113050000                       # Number of ticks simulated
final_tick                                55113050000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 283005                       # Simulator instruction rate (inst/s)
host_op_rate                                   322621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82959372                       # Simulator tick rate (ticks/s)
host_mem_usage                                 688388                       # Number of bytes of host memory used
host_seconds                                   664.34                       # Real time elapsed on the host
sim_insts                                   188011130                       # Number of instructions simulated
sim_ops                                     214329308                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           88128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       125440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             272448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        88128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         88128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4257                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1599041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            1068350                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher       2276049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4943439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1599041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1599041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1599041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           1068350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher      2276049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4943439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        4258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 272512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  272512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   55113041000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4258                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    211.445576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.249484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.402052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          522     40.88%     40.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          473     37.04%     77.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89      6.97%     84.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      2.74%     87.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      2.58%     90.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      2.98%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.94%     94.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      1.02%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           62      4.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1277                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    402718354                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               482555854                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   21290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     94579.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               113329.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         4.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2968                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   12943410.29                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5155080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2721015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                15643740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         464053200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            110117160                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             27806400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1079348010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       664727520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      12280368720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            14649940845                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            265.816188                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          54799111521                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     55699000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     197518000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  50701105500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   1731028175                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      60721479                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2366977846                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4055520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2125200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                14751240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         552561360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            122506110                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             34875360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1182792750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       823877760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      12148651020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            14886196320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            270.102931                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          54753504251                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     71754000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     235318000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  50014214500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2145502542                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      52410999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2593849959                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                29863232                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5425904                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            392737                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             16774135                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                16357273                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.514852                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                11633570                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 43                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            8319                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               7728                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              591                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          112                       # Number of mispredicted indirect branches.
system.cpu.branchPred.atLeastOneCorrectExpert       480969                       # Number of mispredicts where there was at least one correct not-selected scheme.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    81                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        110226101                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             444594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      203129052                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    29863232                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           27998571                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     109234259                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  826104                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1764                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles         1448                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  68998910                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   850                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          110095117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.099462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.967211                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2536289      2.30%      2.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 38957434     35.39%     37.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13621145     12.37%     50.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 54980249     49.94%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            110095117                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.270927                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.842840                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  5805573                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10746700                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  87156471                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6045059                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 341314                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             16162834                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 74860                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              225688124                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               1891300                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 341314                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 10262477                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3755531                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1350502                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  88204540                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               6180753                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              224455310                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                485618                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3110403                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      9                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  52683                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  36810                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               14                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           181482355                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             271404568                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        254424429                       # Number of integer rename lookups
system.cpu.rename.vec_rename_lookups            33950                       # Number of vector rename lookups
system.cpu.rename.CommittedMaps             176286667                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5195688                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              67452                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          53087                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12488679                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             51055094                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            46057286                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          19580784                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4482352                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  220476075                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               53083                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 218908268                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            263664                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         6199849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3397697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           2248                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     110095117                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.988356                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.002783                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9036561      8.21%      8.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            23521662     21.36%     29.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            42589926     38.68%     68.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            29586704     26.87%     95.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5354678      4.86%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                5586      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       110095117                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18132134     34.67%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     57      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               15482845     29.60%     64.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              18685365     35.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             122734425     56.07%     56.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20149      0.01%     56.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    18      0.00%     56.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                8139      0.00%     56.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               16276      0.01%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               8143      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               8137      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   15      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   16      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  13      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             50736901     23.18%     79.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            45376011     20.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              218908268                       # Type of FU issued
system.cpu.iq.rate                           1.985993                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    52300406                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.238915                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          600394077                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         226707072                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    217601582                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              271167835                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         23239007                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1140947                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        29036                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        21655                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1568414                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       163675                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           474                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 341314                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  514816                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                    98                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           223866066                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              51055094                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             46057286                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              53075                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    94                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          21655                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         157930                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       163648                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               321578                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             217901068                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              50539693                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1007200                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       3336908                       # number of nop insts executed
system.cpu.iew.exec_refs                     95650966                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 28767677                       # Number of branches executed
system.cpu.iew.exec_stores                   45111273                       # Number of stores executed
system.cpu.iew.exec_rate                     1.976855                       # Inst execution rate
system.cpu.iew.wb_sent                      217660480                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     217642386                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 124644821                       # num instructions producing a value
system.cpu.iew.wb_consumers                 185751619                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.974509                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.671030                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5374563                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           50835                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            320999                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    109239317                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.992447                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.587702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46664562     42.72%     42.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     21728061     19.89%     62.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6314610      5.78%     68.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10545597      9.65%     78.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5245762      4.80%     82.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3772363      3.45%     86.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      3011324      2.76%     89.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1909648      1.75%     90.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10047390      9.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    109239317                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            191335357                       # Number of instructions committed
system.cpu.commit.committedOps              217653535                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       94403019                       # Number of memory references committed
system.cpu.commit.loads                      49914147                       # Number of loads committed
system.cpu.commit.membars                       50753                       # Number of memory barriers committed
system.cpu.commit.branches                   28378890                       # Number of branches committed
system.cpu.commit.vec_insts                     40798                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 208799892                       # Number of committed integer instructions.
system.cpu.commit.function_calls             11292698                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        123189598     56.60%     56.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           20147      0.01%     56.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               13      0.00%     56.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     56.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           8139      0.00%     56.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          16275      0.01%     56.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          8143      0.00%     56.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          8137      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              15      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              16      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             13      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        49914147     22.93%     79.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       44488872     20.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         217653535                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10047390                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    322218972                       # The number of ROB reads
system.cpu.rob.rob_writes                   446914457                       # The number of ROB writes
system.cpu.timesIdled                            1137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          130984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   188011130                       # Number of Instructions Simulated
system.cpu.committedOps                     214329308                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.586274                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.586274                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.705686                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.705686                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250422369                       # number of integer regfile reads
system.cpu.int_regfile_writes               162434014                       # number of integer regfile writes
system.cpu.vec_regfile_reads                    32697                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   24498                       # number of vector regfile writes
system.cpu.cc_regfile_reads                  16661514                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 16550172                       # number of cc regfile writes
system.cpu.misc_regfile_reads               231489225                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 134045                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2999                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1019.504461                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            71757395                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4023                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          17836.787223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        8263016500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1019.504461                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.995610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143529801                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143529801                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     27219662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27219662                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     44434012                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       44434012                       # number of WriteReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data            2                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            2                       # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        52973                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        52973                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        50746                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        50746                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      71653676                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71653676                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     71653676                       # number of overall hits
system.cpu.dcache.overall_hits::total        71653676                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1288                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4194                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4194                       # number of WriteReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data            4                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            4                       # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            8                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         5486                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5486                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         5486                       # number of overall misses
system.cpu.dcache.overall_misses::total          5486                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     35048500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     35048500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    199420408                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    199420408                       # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data        95000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total        95000                       # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       704500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       704500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    234563908                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    234563908                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    234563908                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    234563908                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27220950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27220950                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     44438206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     44438206                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data            6                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            6                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        52981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        52981                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        50746                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        50746                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     71659162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     71659162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     71659162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     71659162                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000094                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data     0.666667                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.666667                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000151                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000151                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27211.568323                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27211.568323                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47548.976633                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47548.976633                       # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data        23750                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total        23750                       # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 88062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 88062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42756.818812                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42756.818812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42756.818812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42756.818812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         4511                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        10245                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             105                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.591667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.571429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         2999                       # number of writebacks
system.cpu.dcache.writebacks::total              2999                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          145                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1320                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1320                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1465                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1143                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1143                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4021                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     27643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     27643000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    126055909                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126055909                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data        91000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        91000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       436000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    153789909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    153789909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    153789909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    153789909                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data     0.666667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.000038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000056                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000056                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24184.601925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24184.601925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 43860.789492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43860.789492                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data        22750                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        22750                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data       218000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       218000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38246.682169                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38246.682169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38246.682169                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38246.682169                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1270                       # number of replacements
system.cpu.icache.tags.tagsinuse           508.654305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            68996754                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1780                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          38762.221348                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   508.654305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.993465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         137999566                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        137999566                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     68996754                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        68996754                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      68996754                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         68996754                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     68996754                       # number of overall hits
system.cpu.icache.overall_hits::total        68996754                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2139                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2139                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2139                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2139                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2139                       # number of overall misses
system.cpu.icache.overall_misses::total          2139                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    140079973                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140079973                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    140079973                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140079973                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    140079973                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140079973                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     68998893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     68998893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     68998893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     68998893                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     68998893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     68998893                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000031                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000031                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65488.533427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65488.533427                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 65488.533427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65488.533427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 65488.533427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65488.533427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        42381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               421                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   100.667458                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1270                       # number of writebacks
system.cpu.icache.writebacks::total              1270                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          358                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          358                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          358                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          358                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          358                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          358                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1781                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1781                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1781                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1781                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1781                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1781                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117081978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117081978                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117081978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117081978                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117081978                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117081978                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65739.459854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65739.459854                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65739.459854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65739.459854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65739.459854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65739.459854                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            12023                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               12147                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  110                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4749                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1648.548819                       # Cycle average of tags in use
system.l2.tags.total_refs                        2174                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2715                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.800737                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1600.595200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    47.953619                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.048846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001463                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050310                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2676                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1642                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001190                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.081665                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     86678                       # Number of tag accesses
system.l2.tags.data_accesses                    86678                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         2827                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2827                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1427                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               2132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2132                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             403                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                403                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               900                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   403                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3032                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3435                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  403                       # number of overall hits
system.l2.overall_hits::cpu.data                 3032                       # number of overall hits
system.l2.overall_hits::total                    3435                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 742                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1378                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1378                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          245                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             245                       # number of ReadSharedReq misses
system.l2.InvalidateReq_misses::cpu.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               4                       # number of InvalidateReq misses
system.l2.demand_misses::cpu.inst                1378                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 987                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2365                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1378                       # number of overall misses
system.l2.overall_misses::cpu.data                987                       # number of overall misses
system.l2.overall_misses::total                  2365                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    107772000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     107772000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    112597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    112597000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     20474000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20474000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     112597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     128246000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        240843000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    112597000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    128246000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       240843000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         2827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2827                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1427                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           2874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1781                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5800                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1781                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5800                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.258177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.258177                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.773723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.773723                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.213974                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.213974                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_miss_rate::cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.demand_miss_rate::cpu.inst         0.773723                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.245583                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.407759                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.773723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.245583                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.407759                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 145245.283019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145245.283019                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 81710.449927                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81710.449927                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 83567.346939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83567.346939                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 81710.449927                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 129935.157042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101836.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 81710.449927                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 129935.157042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101836.363636                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                282                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        18                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.666667                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            64                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               64                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  67                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 67                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         2194                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           2194                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          678                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            678                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1378                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1378                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          242                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          242                       # number of ReadSharedReq MSHR misses
system.l2.InvalidateReq_mshr_misses::cpu.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            4                       # number of InvalidateReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         2194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4492                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    405096994                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    405096994                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    101083000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101083000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    104335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104335000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     18827500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18827500                       # number of ReadSharedReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::cpu.data        61000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        61000                       # number of InvalidateReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    104335000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    119910500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    224245500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    104335000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    119910500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    405096994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    629342494                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.235908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.235908                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.773723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.773723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.211354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.211354                       # mshr miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.773723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.228913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.396207                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.773723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.228913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.774483                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 184638.556974                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 184638.556974                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 149089.970501                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 149089.970501                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75714.804064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75714.804064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77799.586777                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77799.586777                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::cpu.data        15250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        15250                       # average InvalidateReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75714.804064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 130337.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97582.898172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75714.804064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 130337.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 184638.556974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 140102.959484                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          4262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3579                       # Transaction distribution
system.membus.trans_dist::ReadExReq               678                       # Transaction distribution
system.membus.trans_dist::ReadExResp              678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3580                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         8519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       272448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  272448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4262                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4262    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4262                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5899022                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           22481086                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        10073                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4277                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            234                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          234                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  55113050000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2925                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1442                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             2624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2874                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1145                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       449152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 644352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2624                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             8428                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.030494                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.171951                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   8171     96.95%     96.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    257      3.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               8428                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            9305500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2670000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6031997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
