<?xml version="1.0" encoding="utf-8" ?>


<UnitOfWork xmlns="xsdUnitOfWork" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="xsdUnitOfWork UnitOfWork.xsd">

  <OriginatingOs>Win32NT</OriginatingOs>

  <UserVisibleString>rioAdder_lv/FPGA Target/FPGA VI</UserVisibleString>

  <GlobalParameterList>
    <Parameter>
      <Key>NITarget</Key>
      <Value>roboRIO</Value>
    </Parameter>
    <Parameter>
      <Key>projectName</Key>
      <Value>toplevel_gen</Value>
    </Parameter>
    <Parameter>
      <Key>family</Key>
      <Value>zynq</Value>
    </Parameter>
    <Parameter>
      <Key>device</Key>
      <Value>xc7z020</Value>
    </Parameter>
    <Parameter>
      <Key>speed</Key>
      <Value>-1</Value>
    </Parameter>
    <Parameter>
      <Key>package</Key>
      <Value>clg400</Value>
    </Parameter>
    <Parameter>
      <Key>top</Key>
      <Value>toplevel_gen</Value>
    </Parameter>
    <Parameter>
      <Key>topEntityArchitecture</Key>
      <Value>vhdl_modgen</Value>
    </Parameter>
  </GlobalParameterList>

  <UowStepList>
    <UowStep>
      <ExecutionOrderNumber>1</ExecutionOrderNumber>
      <StepExecutionName>CoreGenerator</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList/>
      <CommandArguments/>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>2</ExecutionOrderNumber>
      <StepExecutionName>Synthesize - Vivado</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList>
        <Parameter>
          <Key>(param)synth.elaboration.rodinMoreOptions</Key>
          <Value>rt::set_parameter max_loop_limit 1000000;</Value>
        </Parameter>
      </ParameterList>
      <CommandArguments>
        <Command name="synth_design">
          <Option>
            <Name>flatten_hierarchy</Name>
            <Value>full</Value>
          </Option>
          <Flag>keep_equivalent_registers</Flag>
        </Command>
      </CommandArguments>
      <FilesToParseList>
        <UowParseFile>
          <Name>Synthesize - Vivado_Xrpt</Name>
          <Type>Xrpt</Type>
          <RelativePath>toplevel_gen_xst.xrpt</RelativePath>
          <ParameterList>
            <Parameter>
              <Key>family</Key>
              <Value>zynq</Value>
            </Parameter>
          </ParameterList>
        </UowParseFile>
      </FilesToParseList>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>3</ExecutionOrderNumber>
      <StepExecutionName>Optimize Logic</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList/>
      <CommandArguments>
        <Command name="opt_design">
          <Option>
            <Name>directive</Name>
            <Value>Default</Value>
          </Option>
        </Command>
      </CommandArguments>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>4</ExecutionOrderNumber>
      <StepExecutionName>Place</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList>
        <Parameter>
          <Key>place_design:general.maxThreads</Key>
          <Value>4</Value>
        </Parameter>
      </ParameterList>
      <CommandArguments>
        <Command name="place_design">
          <Option>
            <Name>directive</Name>
            <Value>Default</Value>
          </Option>
        </Command>
      </CommandArguments>
      <FilesToParseList>
        <UowParseFile>
          <Name>Place_Twx</Name>
          <Type>Twx</Type>
          <RelativePath>toplevel_gen_preroute.twx</RelativePath>
        </UowParseFile>
        <UowParseFile>
          <Name>Place_Xrpt</Name>
          <Type>Xrpt</Type>
          <RelativePath>toplevel_gen_map.xrpt</RelativePath>
          <ParameterList>
            <Parameter>
              <Key>family</Key>
              <Value>zynq</Value>
            </Parameter>
          </ParameterList>
        </UowParseFile>
      </FilesToParseList>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>5</ExecutionOrderNumber>
      <StepExecutionName>Optimize Timing</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList/>
      <CommandArguments>
        <Command name="phys_opt_design">
          <Option>
            <Name>directive</Name>
            <Value>Default</Value>
          </Option>
        </Command>
      </CommandArguments>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>6</ExecutionOrderNumber>
      <StepExecutionName>Route</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList>
        <Parameter>
          <Key>route_design:general.maxThreads</Key>
          <Value>4</Value>
        </Parameter>
      </ParameterList>
      <CommandArguments>
        <Command name="route_design">
          <Option>
            <Name>directive</Name>
            <Value>Default</Value>
          </Option>
        </Command>
      </CommandArguments>
      <FilesToParseList>
        <UowParseFile>
          <Name>Route_CriticalPathHighlighting</Name>
          <Type>CriticalPathHighlighting</Type>
          <RelativePath>toplevel_gen.xtwr</RelativePath>
          <ParameterList>
            <Parameter>
              <Key>DiagramObjectMapFile</Key>
              <Value>timingViolationViToVhdlMap.xml</Value>
            </Parameter>
            <Parameter>
              <Key>DiagramInstanceName</Key>
              <Value>theVI</Value>
            </Parameter>
            <Parameter>
              <Key>SourceFileExtension</Key>
              <Value>.vi</Value>
            </Parameter>
          </ParameterList>
        </UowParseFile>
        <UowParseFile>
          <Name>Route_PulseWidth</Name>
          <Type>PulseWidth</Type>
          <RelativePath>toplevel_gen.pwrpt</RelativePath>
          <ParameterList>
            <Parameter>
              <Key>Format</Key>
              <Value>Text</Value>
            </Parameter>
          </ParameterList>
        </UowParseFile>
        <UowParseFile>
          <Name>Route_Twx</Name>
          <Type>Twx</Type>
          <RelativePath>toplevel_gen.twx</RelativePath>
        </UowParseFile>
      </FilesToParseList>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>7</ExecutionOrderNumber>
      <StepExecutionName>Generate Programming File</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList>
        <Parameter>
          <Key>BITSTREAM.STARTUP.DONE_CYCLE</Key>
          <Value>6</Value>
        </Parameter>
        <Parameter>
          <Key>BITSTREAM.STARTUP.GWE_CYCLE</Key>
          <Value>4</Value>
        </Parameter>
        <Parameter>
          <Key>BITSTREAM.CONFIG.UNUSEDPIN</Key>
          <Value>Pullnone</Value>
        </Parameter>
      </ParameterList>
      <CommandArguments/>
    </UowStep>
    <UowStep>
      <ExecutionOrderNumber>8</ExecutionOrderNumber>
      <StepExecutionName>Bootgen</StepExecutionName>
      <OnError>Quit</OnError>
      <ParameterList/>
      <CommandArguments/>
    </UowStep>
  </UowStepList>

  <FilesToZip>
    <RelativePath>lvXilinxLog.txt</RelativePath>
    <RelativePath>lvParsedReports.xml</RelativePath>
    <RelativePath>lvErrorList.xml</RelativePath>
    <RelativePath>timingViolationTreeInfo.txt</RelativePath>
    <RelativePath>_xmsgs/bitgen.xmsgs</RelativePath>
    <RelativePath>_xmsgs/map.xmsgs</RelativePath>
    <RelativePath>_xmsgs/ngdbuild.xmsgs</RelativePath>
    <RelativePath>_xmsgs/par.xmsgs</RelativePath>
    <RelativePath>_xmsgs/trce.xmsgs</RelativePath>
    <RelativePath>_xmsgs/xst.xmsgs</RelativePath>
    <RelativePath>_xmsgs/pn_parser.xmsgs</RelativePath>
    <RelativePath>toplevel_gen_xst.xrpt</RelativePath>
    <RelativePath>toplevel_gen_preroute.twr</RelativePath>
    <RelativePath>toplevel_gen_preroute.twx</RelativePath>
    <RelativePath>toplevel_gen_map.xrpt</RelativePath>
    <RelativePath>toplevel_gen_map.mrp</RelativePath>
    <RelativePath>unapplied_constraints.xdc</RelativePath>
    <RelativePath>toplevel_gen.twr</RelativePath>
    <RelativePath>toplevel_gen.pad</RelativePath>
    <RelativePath>toplevel_gen.twx</RelativePath>
    <RelativePath>toplevel_gen.pwrpt</RelativePath>
    <RelativePath>toplevel_gen.bit.bin</RelativePath>
  </FilesToZip>

</UnitOfWork>