<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_gpio_ex.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_gpio_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__gpio__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_hal_gpio_ex.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of GPIO HAL Extension module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_HAL_GPIO_EX_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_HAL_GPIO_EX_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx_hal_def.h&quot;</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_HAL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">/** @defgroup GPIOEx GPIOEx</span>
<a name="l00036"></a>00036 <span class="comment">  * @{</span>
<a name="l00037"></a>00037 <span class="comment">  */</span>
<a name="l00038"></a>00038 <span class="comment">/* Exported types ------------------------------------------------------------*/</span>
<a name="l00039"></a>00039 <span class="comment">/* Exported constants --------------------------------------------------------*/</span>
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants</span>
<a name="l00042"></a>00042 <span class="comment">  * @{</span>
<a name="l00043"></a>00043 <span class="comment">  */</span>
<a name="l00044"></a>00044 <span class="comment"></span>
<a name="l00045"></a>00045 <span class="comment">/** @defgroup GPIOEx_EVENTOUT EVENTOUT Cortex Configuration</span>
<a name="l00046"></a>00046 <span class="comment">  * @brief This section propose definition to use the Cortex EVENTOUT signal.</span>
<a name="l00047"></a>00047 <span class="comment">  * @{</span>
<a name="l00048"></a>00048 <span class="comment">  */</span>
<a name="l00049"></a>00049 <span class="comment"></span>
<a name="l00050"></a>00050 <span class="comment">/** @defgroup GPIOEx_EVENTOUT_PIN EVENTOUT Pin</span>
<a name="l00051"></a>00051 <span class="comment">  * @{</span>
<a name="l00052"></a>00052 <span class="comment">  */</span>
<a name="l00053"></a>00053 
<a name="l00054"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga1caf81a3226da92f477e6fd15cfef16b">00054</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_0  AFIO_EVCR_PIN_PX0 </span><span class="comment">/*!&lt; EVENTOUT on pin 0 */</span>
<a name="l00055"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gae2d151889f9f4b65ce6547aa80dca582">00055</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_1  AFIO_EVCR_PIN_PX1 </span><span class="comment">/*!&lt; EVENTOUT on pin 1 */</span>
<a name="l00056"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga20d5efc2e37b380ba6acab899fac25ec">00056</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_2  AFIO_EVCR_PIN_PX2 </span><span class="comment">/*!&lt; EVENTOUT on pin 2 */</span>
<a name="l00057"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gac6eb85f0eff1513ba213dc9d1c0af35b">00057</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_3  AFIO_EVCR_PIN_PX3 </span><span class="comment">/*!&lt; EVENTOUT on pin 3 */</span>
<a name="l00058"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gaa2a1db689ed0a7b46f5ed773a2e54d54">00058</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_4  AFIO_EVCR_PIN_PX4 </span><span class="comment">/*!&lt; EVENTOUT on pin 4 */</span>
<a name="l00059"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gaa96afd6502080bd3d6cd68e6e06e7bfa">00059</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_5  AFIO_EVCR_PIN_PX5 </span><span class="comment">/*!&lt; EVENTOUT on pin 5 */</span>
<a name="l00060"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gae9b4ddb2c1bd1c343d396983148f1522">00060</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_6  AFIO_EVCR_PIN_PX6 </span><span class="comment">/*!&lt; EVENTOUT on pin 6 */</span>
<a name="l00061"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga999cd9c3ce9821b73e7610f11da7258f">00061</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_7  AFIO_EVCR_PIN_PX7 </span><span class="comment">/*!&lt; EVENTOUT on pin 7 */</span>
<a name="l00062"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gaed7094c896c9284edbb2267a74e148a6">00062</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_8  AFIO_EVCR_PIN_PX8 </span><span class="comment">/*!&lt; EVENTOUT on pin 8 */</span>
<a name="l00063"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gacb2d76e8d7197ff9f65634034cb47ca1">00063</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_9  AFIO_EVCR_PIN_PX9 </span><span class="comment">/*!&lt; EVENTOUT on pin 9 */</span>
<a name="l00064"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga2890d890882a1d2c32fc2a4d47117bfb">00064</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_10 AFIO_EVCR_PIN_PX10 </span><span class="comment">/*!&lt; EVENTOUT on pin 10 */</span>
<a name="l00065"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gaf36cec461fe61b6060137724f6ad3148">00065</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_11 AFIO_EVCR_PIN_PX11 </span><span class="comment">/*!&lt; EVENTOUT on pin 11 */</span>
<a name="l00066"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga736b25c4c65a79dc259a6b7592c46d2a">00066</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_12 AFIO_EVCR_PIN_PX12 </span><span class="comment">/*!&lt; EVENTOUT on pin 12 */</span>
<a name="l00067"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga990d0bda08e8837940fe244359e04da9">00067</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_13 AFIO_EVCR_PIN_PX13 </span><span class="comment">/*!&lt; EVENTOUT on pin 13 */</span>
<a name="l00068"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga32432319feb5904520558d1ed5c74c81">00068</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_14 AFIO_EVCR_PIN_PX14 </span><span class="comment">/*!&lt; EVENTOUT on pin 14 */</span>
<a name="l00069"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#ga09637caad04c7fb41cf804489e5d6037">00069</a> <span class="preprocessor">#define AFIO_EVENTOUT_PIN_15 AFIO_EVCR_PIN_PX15 </span><span class="comment">/*!&lt; EVENTOUT on pin 15 */</span>
<a name="l00070"></a>00070 
<a name="l00071"></a><a class="code" href="group__GPIOEx__EVENTOUT__PIN.html#gaeb2811674e9647b67a4abd1fe4a117fe">00071</a> <span class="preprocessor">#define IS_AFIO_EVENTOUT_PIN(__PIN__) (((__PIN__) == AFIO_EVENTOUT_PIN_0) || \</span>
<a name="l00072"></a>00072 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_1) || \</span>
<a name="l00073"></a>00073 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_2) || \</span>
<a name="l00074"></a>00074 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_3) || \</span>
<a name="l00075"></a>00075 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_4) || \</span>
<a name="l00076"></a>00076 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_5) || \</span>
<a name="l00077"></a>00077 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_6) || \</span>
<a name="l00078"></a>00078 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_7) || \</span>
<a name="l00079"></a>00079 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_8) || \</span>
<a name="l00080"></a>00080 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_9) || \</span>
<a name="l00081"></a>00081 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_10) || \</span>
<a name="l00082"></a>00082 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_11) || \</span>
<a name="l00083"></a>00083 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_12) || \</span>
<a name="l00084"></a>00084 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_13) || \</span>
<a name="l00085"></a>00085 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_14) || \</span>
<a name="l00086"></a>00086 <span class="preprocessor">                                       ((__PIN__) == AFIO_EVENTOUT_PIN_15))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00088"></a>00088 <span class="comment">  * @}</span>
<a name="l00089"></a>00089 <span class="comment">  */</span>
<a name="l00090"></a>00090 <span class="comment"></span>
<a name="l00091"></a>00091 <span class="comment">/** @defgroup GPIOEx_EVENTOUT_PORT EVENTOUT Port</span>
<a name="l00092"></a>00092 <span class="comment">  * @{</span>
<a name="l00093"></a>00093 <span class="comment">  */</span>
<a name="l00094"></a>00094 
<a name="l00095"></a><a class="code" href="group__GPIOEx__EVENTOUT__PORT.html#ga923160935b624e039735fb52e0e3f848">00095</a> <span class="preprocessor">#define AFIO_EVENTOUT_PORT_A AFIO_EVCR_PORT_PA </span><span class="comment">/*!&lt; EVENTOUT on port A */</span>
<a name="l00096"></a><a class="code" href="group__GPIOEx__EVENTOUT__PORT.html#ga6fcb0bbd79fa6194d268c8eda55637b8">00096</a> <span class="preprocessor">#define AFIO_EVENTOUT_PORT_B AFIO_EVCR_PORT_PB </span><span class="comment">/*!&lt; EVENTOUT on port B */</span>
<a name="l00097"></a><a class="code" href="group__GPIOEx__EVENTOUT__PORT.html#gafed308a7c2b954b28e89b11e4087a6ea">00097</a> <span class="preprocessor">#define AFIO_EVENTOUT_PORT_C AFIO_EVCR_PORT_PC </span><span class="comment">/*!&lt; EVENTOUT on port C */</span>
<a name="l00098"></a><a class="code" href="group__GPIOEx__EVENTOUT__PORT.html#gac7639a5273dd5f7be582b41b5d5e71b6">00098</a> <span class="preprocessor">#define AFIO_EVENTOUT_PORT_D AFIO_EVCR_PORT_PD </span><span class="comment">/*!&lt; EVENTOUT on port D */</span>
<a name="l00099"></a><a class="code" href="group__GPIOEx__EVENTOUT__PORT.html#ga0aeff714f7ceb462a26915788adddefb">00099</a> <span class="preprocessor">#define AFIO_EVENTOUT_PORT_E AFIO_EVCR_PORT_PE </span><span class="comment">/*!&lt; EVENTOUT on port E */</span>
<a name="l00100"></a>00100 
<a name="l00101"></a><a class="code" href="group__GPIOEx__EVENTOUT__PORT.html#ga9e6c9f1f73af1b6f579f050bd00cc43b">00101</a> <span class="preprocessor">#define IS_AFIO_EVENTOUT_PORT(__PORT__) (((__PORT__) == AFIO_EVENTOUT_PORT_A) || \</span>
<a name="l00102"></a>00102 <span class="preprocessor">                                         ((__PORT__) == AFIO_EVENTOUT_PORT_B) || \</span>
<a name="l00103"></a>00103 <span class="preprocessor">                                         ((__PORT__) == AFIO_EVENTOUT_PORT_C) || \</span>
<a name="l00104"></a>00104 <span class="preprocessor">                                         ((__PORT__) == AFIO_EVENTOUT_PORT_D) || \</span>
<a name="l00105"></a>00105 <span class="preprocessor">                                         ((__PORT__) == AFIO_EVENTOUT_PORT_E))</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00107"></a>00107 <span class="comment">  * @}</span>
<a name="l00108"></a>00108 <span class="comment">  */</span>
<a name="l00109"></a>00109 <span class="comment"></span>
<a name="l00110"></a>00110 <span class="comment">/**</span>
<a name="l00111"></a>00111 <span class="comment">  * @}</span>
<a name="l00112"></a>00112 <span class="comment">  */</span>
<a name="l00113"></a>00113 <span class="comment"></span>
<a name="l00114"></a>00114 <span class="comment">/** @defgroup GPIOEx_AFIO_AF_REMAPPING Alternate Function Remapping</span>
<a name="l00115"></a>00115 <span class="comment">  * @brief This section propose definition to remap the alternate function to some other port/pins.</span>
<a name="l00116"></a>00116 <span class="comment">  * @{</span>
<a name="l00117"></a>00117 <span class="comment">  */</span>
<a name="l00118"></a>00118 <span class="comment"></span>
<a name="l00119"></a>00119 <span class="comment">/**</span>
<a name="l00120"></a>00120 <span class="comment">  * @brief Enable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI.</span>
<a name="l00121"></a>00121 <span class="comment">  * @note  ENABLE: Remap     (NSS/PA15, SCK/PB3, MISO/PB4, MOSI/PB5)</span>
<a name="l00122"></a>00122 <span class="comment">  * @retval None</span>
<a name="l00123"></a>00123 <span class="comment">  */</span>
<a name="l00124"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gab8c66251f12d7d4b574b1257c73b5c70">00124</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_SPI1_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_SPI1_REMAP)</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00126"></a>00126 <span class="comment">/**</span>
<a name="l00127"></a>00127 <span class="comment">  * @brief Disable the remapping of SPI1 alternate function NSS, SCK, MISO and MOSI.</span>
<a name="l00128"></a>00128 <span class="comment">  * @note  DISABLE: No remap (NSS/PA4,  SCK/PA5, MISO/PA6, MOSI/PA7)</span>
<a name="l00129"></a>00129 <span class="comment">  * @retval None</span>
<a name="l00130"></a>00130 <span class="comment">  */</span>
<a name="l00131"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga8fceca9b4e97561de6d1a9b6deb28550">00131</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_SPI1_DISABLE()  AFIO_REMAP_DISABLE(AFIO_MAPR_SPI1_REMAP)</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00133"></a>00133 <span class="comment">/**</span>
<a name="l00134"></a>00134 <span class="comment">  * @brief Enable the remapping of I2C1 alternate function SCL and SDA.</span>
<a name="l00135"></a>00135 <span class="comment">  * @note  ENABLE: Remap     (SCL/PB8, SDA/PB9)</span>
<a name="l00136"></a>00136 <span class="comment">  * @retval None</span>
<a name="l00137"></a>00137 <span class="comment">  */</span>
<a name="l00138"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaa792242eacda833df7db47017594e3ea">00138</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_I2C1_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_I2C1_REMAP)</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00140"></a>00140 <span class="comment">/**</span>
<a name="l00141"></a>00141 <span class="comment">  * @brief Disable the remapping of I2C1 alternate function SCL and SDA.</span>
<a name="l00142"></a>00142 <span class="comment">  * @note  DISABLE: No remap (SCL/PB6, SDA/PB7)</span>
<a name="l00143"></a>00143 <span class="comment">  * @retval None</span>
<a name="l00144"></a>00144 <span class="comment">  */</span>
<a name="l00145"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaec219c2e592b079df38e12bb793de5e5">00145</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_I2C1_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_I2C1_REMAP)</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00147"></a>00147 <span class="comment">/**</span>
<a name="l00148"></a>00148 <span class="comment">  * @brief Enable the remapping of USART1 alternate function TX and RX.</span>
<a name="l00149"></a>00149 <span class="comment">  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)</span>
<a name="l00150"></a>00150 <span class="comment">  * @retval None</span>
<a name="l00151"></a>00151 <span class="comment">  */</span>
<a name="l00152"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga19df3a1377356ba59a8abc04bcf2b859">00152</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART1_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_USART1_REMAP)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00154"></a>00154 <span class="comment">/**</span>
<a name="l00155"></a>00155 <span class="comment">  * @brief Disable the remapping of USART1 alternate function TX and RX.</span>
<a name="l00156"></a>00156 <span class="comment">  * @note  DISABLE: No remap (TX/PA9, RX/PA10)</span>
<a name="l00157"></a>00157 <span class="comment">  * @retval None</span>
<a name="l00158"></a>00158 <span class="comment">  */</span>
<a name="l00159"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga5fd5cd3f1f121c8c310f6b1a390b7b51">00159</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART1_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_USART1_REMAP)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00161"></a>00161 <span class="comment">/**</span>
<a name="l00162"></a>00162 <span class="comment">  * @brief Enable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX.</span>
<a name="l00163"></a>00163 <span class="comment">  * @note  ENABLE: Remap     (CTS/PD3, RTS/PD4, TX/PD5, RX/PD6, CK/PD7)</span>
<a name="l00164"></a>00164 <span class="comment">  * @retval None</span>
<a name="l00165"></a>00165 <span class="comment">  */</span>
<a name="l00166"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaed981d1451f0a7514a57d9d7a90fba04">00166</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART2_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_USART2_REMAP)</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00168"></a>00168 <span class="comment">/**</span>
<a name="l00169"></a>00169 <span class="comment">  * @brief Disable the remapping of USART2 alternate function CTS, RTS, CK, TX and RX.</span>
<a name="l00170"></a>00170 <span class="comment">  * @note  DISABLE: No remap (CTS/PA0, RTS/PA1, TX/PA2, RX/PA3, CK/PA4)</span>
<a name="l00171"></a>00171 <span class="comment">  * @retval None</span>
<a name="l00172"></a>00172 <span class="comment">  */</span>
<a name="l00173"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaf72cbf8c2a79923d868d1203b8c133f4">00173</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART2_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_USART2_REMAP)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00175"></a>00175 <span class="comment">/**</span>
<a name="l00176"></a>00176 <span class="comment">  * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.</span>
<a name="l00177"></a>00177 <span class="comment">  * @note  ENABLE: Full remap     (TX/PD8,  RX/PD9,  CK/PD10, CTS/PD11, RTS/PD12)</span>
<a name="l00178"></a>00178 <span class="comment">  * @retval None</span>
<a name="l00179"></a>00179 <span class="comment">  */</span>
<a name="l00180"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaed50d157afc9236c3f6cab368e6fa29b">00180</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART3_ENABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_USART3_REMAP_FULLREMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00182"></a>00182 <span class="comment">/**</span>
<a name="l00183"></a>00183 <span class="comment">  * @brief Enable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.</span>
<a name="l00184"></a>00184 <span class="comment">  * @note  PARTIAL: Partial remap (TX/PC10, RX/PC11, CK/PC12, CTS/PB13, RTS/PB14)</span>
<a name="l00185"></a>00185 <span class="comment">  * @retval None</span>
<a name="l00186"></a>00186 <span class="comment">  */</span>
<a name="l00187"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga176ae8487c80d60664759a295961de31">00187</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART3_PARTIAL()  AFIO_REMAP_PARTIAL(AFIO_MAPR_USART3_REMAP_PARTIALREMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00189"></a>00189 <span class="comment">/**</span>
<a name="l00190"></a>00190 <span class="comment">  * @brief Disable the remapping of USART3 alternate function CTS, RTS, CK, TX and RX.</span>
<a name="l00191"></a>00191 <span class="comment">  * @note  DISABLE: No remap      (TX/PB10, RX/PB11, CK/PB12, CTS/PB13, RTS/PB14)</span>
<a name="l00192"></a>00192 <span class="comment">  * @retval None</span>
<a name="l00193"></a>00193 <span class="comment">  */</span>
<a name="l00194"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga4c86c7456cb7eda460d258245bb2e446">00194</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_USART3_DISABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_USART3_REMAP_NOREMAP, AFIO_MAPR_USART3_REMAP_FULLREMAP)</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00196"></a>00196 <span class="comment">/**</span>
<a name="l00197"></a>00197 <span class="comment">  * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)</span>
<a name="l00198"></a>00198 <span class="comment">  * @note  ENABLE: Full remap     (ETR/PE7,  CH1/PE9, CH2/PE11, CH3/PE13, CH4/PE14, BKIN/PE15, CH1N/PE8,  CH2N/PE10, CH3N/PE12)</span>
<a name="l00199"></a>00199 <span class="comment">  * @retval None</span>
<a name="l00200"></a>00200 <span class="comment">  */</span>
<a name="l00201"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaef7a1246d22973634c293094a2418200">00201</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM1_ENABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM1_REMAP_FULLREMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00203"></a>00203 <span class="comment">/**</span>
<a name="l00204"></a>00204 <span class="comment">  * @brief Enable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)</span>
<a name="l00205"></a>00205 <span class="comment">  * @note  PARTIAL: Partial remap (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PA6,  CH1N/PA7,  CH2N/PB0,  CH3N/PB1)</span>
<a name="l00206"></a>00206 <span class="comment">  * @retval None</span>
<a name="l00207"></a>00207 <span class="comment">  */</span>
<a name="l00208"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga4e4fec9496a03c10c94f0f4e8d940b08">00208</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM1_PARTIAL()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM1_REMAP_PARTIALREMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00210"></a>00210 <span class="comment">/**</span>
<a name="l00211"></a>00211 <span class="comment">  * @brief Disable the remapping of TIM1 alternate function channels 1 to 4, 1N to 3N, external trigger (ETR) and Break input (BKIN)</span>
<a name="l00212"></a>00212 <span class="comment">  * @note  DISABLE: No remap      (ETR/PA12, CH1/PA8, CH2/PA9,  CH3/PA10, CH4/PA11, BKIN/PB12, CH1N/PB13, CH2N/PB14, CH3N/PB15)</span>
<a name="l00213"></a>00213 <span class="comment">  * @retval None</span>
<a name="l00214"></a>00214 <span class="comment">  */</span>
<a name="l00215"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga0d5d38cb3fbb600d76fdd4625e3d700c">00215</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM1_DISABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM1_REMAP_NOREMAP, AFIO_MAPR_TIM1_REMAP_FULLREMAP)</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00217"></a>00217 <span class="comment">/**</span>
<a name="l00218"></a>00218 <span class="comment">  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)</span>
<a name="l00219"></a>00219 <span class="comment">  * @note  ENABLE: Full remap       (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)</span>
<a name="l00220"></a>00220 <span class="comment">  * @retval None</span>
<a name="l00221"></a>00221 <span class="comment">  */</span>
<a name="l00222"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gad5ea791926cf2e879de0fd08cb129775">00222</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM2_ENABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_FULLREMAP, AFIO_MAPR_TIM2_REMAP_FULLREMAP)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00224"></a>00224 <span class="comment">/**</span>
<a name="l00225"></a>00225 <span class="comment">  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)</span>
<a name="l00226"></a>00226 <span class="comment">  * @note  PARTIAL_2: Partial remap (CH1/ETR/PA0,  CH2/PA1, CH3/PB10, CH4/PB11)</span>
<a name="l00227"></a>00227 <span class="comment">  * @retval None</span>
<a name="l00228"></a>00228 <span class="comment">  */</span>
<a name="l00229"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gade6fd88cc370467cff853b404978190a">00229</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM2_PARTIAL_2()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2, AFIO_MAPR_TIM2_REMAP_FULLREMAP)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00231"></a>00231 <span class="comment">/**</span>
<a name="l00232"></a>00232 <span class="comment">  * @brief Enable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)</span>
<a name="l00233"></a>00233 <span class="comment">  * @note  PARTIAL_1: Partial remap (CH1/ETR/PA15, CH2/PB3, CH3/PA2,  CH4/PA3)</span>
<a name="l00234"></a>00234 <span class="comment">  * @retval None</span>
<a name="l00235"></a>00235 <span class="comment">  */</span>
<a name="l00236"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga3ffee1bceaa141be048b7f60c11c0943">00236</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM2_PARTIAL_1()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1, AFIO_MAPR_TIM2_REMAP_FULLREMAP)</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00238"></a>00238 <span class="comment">/**</span>
<a name="l00239"></a>00239 <span class="comment">  * @brief Disable the remapping of TIM2 alternate function channels 1 to 4 and external trigger (ETR)</span>
<a name="l00240"></a>00240 <span class="comment">  * @note  DISABLE: No remap        (CH1/ETR/PA0,  CH2/PA1, CH3/PA2,  CH4/PA3)</span>
<a name="l00241"></a>00241 <span class="comment">  * @retval None</span>
<a name="l00242"></a>00242 <span class="comment">  */</span>
<a name="l00243"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga8bf8cf84fc099076c3ec6d7d31dd8abc">00243</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM2_DISABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM2_REMAP_NOREMAP, AFIO_MAPR_TIM2_REMAP_FULLREMAP)</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00245"></a>00245 <span class="comment">/**</span>
<a name="l00246"></a>00246 <span class="comment">  * @brief Enable the remapping of TIM3 alternate function channels 1 to 4</span>
<a name="l00247"></a>00247 <span class="comment">  * @note  ENABLE: Full remap     (CH1/PC6, CH2/PC7, CH3/PC8, CH4/PC9)</span>
<a name="l00248"></a>00248 <span class="comment">  * @note  TIM3_ETR on PE0 is not re-mapped.</span>
<a name="l00249"></a>00249 <span class="comment">  * @retval None</span>
<a name="l00250"></a>00250 <span class="comment">  */</span>
<a name="l00251"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga276fb7e4041131b65c5bf293180dd052">00251</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM3_ENABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM3_REMAP_FULLREMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00253"></a>00253 <span class="comment">/**</span>
<a name="l00254"></a>00254 <span class="comment">  * @brief Enable the remapping of TIM3 alternate function channels 1 to 4</span>
<a name="l00255"></a>00255 <span class="comment">  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)</span>
<a name="l00256"></a>00256 <span class="comment">  * @note  TIM3_ETR on PE0 is not re-mapped.</span>
<a name="l00257"></a>00257 <span class="comment">  * @retval None</span>
<a name="l00258"></a>00258 <span class="comment">  */</span>
<a name="l00259"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga207839eb8e1b063b22c2e579faec4183">00259</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM3_PARTIAL()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM3_REMAP_PARTIALREMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00261"></a>00261 <span class="comment">/**</span>
<a name="l00262"></a>00262 <span class="comment">  * @brief Disable the remapping of TIM3 alternate function channels 1 to 4</span>
<a name="l00263"></a>00263 <span class="comment">  * @note  DISABLE: No remap      (CH1/PA6, CH2/PA7, CH3/PB0, CH4/PB1)</span>
<a name="l00264"></a>00264 <span class="comment">  * @note  TIM3_ETR on PE0 is not re-mapped.</span>
<a name="l00265"></a>00265 <span class="comment">  * @retval None</span>
<a name="l00266"></a>00266 <span class="comment">  */</span>
<a name="l00267"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gade7c509d371e710403340173b3fbfecd">00267</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM3_DISABLE()  AFIO_REMAP_PARTIAL(AFIO_MAPR_TIM3_REMAP_NOREMAP, AFIO_MAPR_TIM3_REMAP_FULLREMAP)</span>
<a name="l00268"></a>00268 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00269"></a>00269 <span class="comment">/**</span>
<a name="l00270"></a>00270 <span class="comment">  * @brief Enable the remapping of TIM4 alternate function channels 1 to 4.</span>
<a name="l00271"></a>00271 <span class="comment">  * @note  ENABLE: Full remap (TIM4_CH1/PD12, TIM4_CH2/PD13, TIM4_CH3/PD14, TIM4_CH4/PD15)</span>
<a name="l00272"></a>00272 <span class="comment">  * @note  TIM4_ETR on PE0 is not re-mapped.</span>
<a name="l00273"></a>00273 <span class="comment">  * @retval None</span>
<a name="l00274"></a>00274 <span class="comment">  */</span>
<a name="l00275"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga9e9a7e0d5132518d81e0316895d4f410">00275</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM4_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_TIM4_REMAP)</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00277"></a>00277 <span class="comment">/**</span>
<a name="l00278"></a>00278 <span class="comment">  * @brief Disable the remapping of TIM4 alternate function channels 1 to 4.</span>
<a name="l00279"></a>00279 <span class="comment">  * @note  DISABLE: No remap  (TIM4_CH1/PB6,  TIM4_CH2/PB7,  TIM4_CH3/PB8,  TIM4_CH4/PB9)</span>
<a name="l00280"></a>00280 <span class="comment">  * @note  TIM4_ETR on PE0 is not re-mapped.</span>
<a name="l00281"></a>00281 <span class="comment">  * @retval None</span>
<a name="l00282"></a>00282 <span class="comment">  */</span>
<a name="l00283"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gae59894a1c15940479146c77596176dbe">00283</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM4_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_TIM4_REMAP)</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 <span class="preprocessor">#if defined(AFIO_MAPR_CAN_REMAP_REMAP1)</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00287"></a>00287 <span class="comment">/**</span>
<a name="l00288"></a>00288 <span class="comment">  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.</span>
<a name="l00289"></a>00289 <span class="comment">  * @note  CASE 1: CAN_RX mapped to PA11, CAN_TX mapped to PA12</span>
<a name="l00290"></a>00290 <span class="comment">  * @retval None</span>
<a name="l00291"></a>00291 <span class="comment">  */</span>
<a name="l00292"></a>00292 <span class="preprocessor">#define __HAL_AFIO_REMAP_CAN1_1()  AFIO_REMAP_PARTIAL(AFIO_MAPR_CAN_REMAP_REMAP1, AFIO_MAPR_CAN_REMAP)</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00294"></a>00294 <span class="comment">/**</span>
<a name="l00295"></a>00295 <span class="comment">  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.</span>
<a name="l00296"></a>00296 <span class="comment">  * @note  CASE 2: CAN_RX mapped to PB8,  CAN_TX mapped to PB9 (not available on 36-pin package)</span>
<a name="l00297"></a>00297 <span class="comment">  * @retval None</span>
<a name="l00298"></a>00298 <span class="comment">  */</span>
<a name="l00299"></a>00299 <span class="preprocessor">#define __HAL_AFIO_REMAP_CAN1_2()  AFIO_REMAP_PARTIAL(AFIO_MAPR_CAN_REMAP_REMAP2, AFIO_MAPR_CAN_REMAP)</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00301"></a>00301 <span class="comment">/**</span>
<a name="l00302"></a>00302 <span class="comment">  * @brief Enable or disable the remapping of CAN alternate function CAN_RX and CAN_TX in devices with a single CAN interface.</span>
<a name="l00303"></a>00303 <span class="comment">  * @note  CASE 3: CAN_RX mapped to PD0,  CAN_TX mapped to PD1</span>
<a name="l00304"></a>00304 <span class="comment">  * @retval None</span>
<a name="l00305"></a>00305 <span class="comment">  */</span>
<a name="l00306"></a>00306 <span class="preprocessor">#define __HAL_AFIO_REMAP_CAN1_3()  AFIO_REMAP_PARTIAL(AFIO_MAPR_CAN_REMAP_REMAP3, AFIO_MAPR_CAN_REMAP)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span>
<a name="l00308"></a>00308 <span class="preprocessor">#endif</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00310"></a>00310 <span class="comment">/**</span>
<a name="l00311"></a>00311 <span class="comment">  * @brief Enable the remapping of PD0 and PD1. When the HSE oscillator is not used</span>
<a name="l00312"></a>00312 <span class="comment">  *        (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and</span>
<a name="l00313"></a>00313 <span class="comment">  *        OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available</span>
<a name="l00314"></a>00314 <span class="comment">  *        on 100-pin and 144-pin packages, no need for remapping).</span>
<a name="l00315"></a>00315 <span class="comment">  * @note  ENABLE: PD0 remapped on OSC_IN, PD1 remapped on OSC_OUT.</span>
<a name="l00316"></a>00316 <span class="comment">  * @retval None</span>
<a name="l00317"></a>00317 <span class="comment">  */</span>
<a name="l00318"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga556c166ea45a713875b6a179b101fa14">00318</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_PD01_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_PD01_REMAP)</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00320"></a>00320 <span class="comment">/**</span>
<a name="l00321"></a>00321 <span class="comment">  * @brief Disable the remapping of PD0 and PD1. When the HSE oscillator is not used</span>
<a name="l00322"></a>00322 <span class="comment">  *        (application running on internal 8 MHz RC) PD0 and PD1 can be mapped on OSC_IN and</span>
<a name="l00323"></a>00323 <span class="comment">  *        OSC_OUT. This is available only on 36, 48 and 64 pins packages (PD0 and PD1 are available</span>
<a name="l00324"></a>00324 <span class="comment">  *        on 100-pin and 144-pin packages, no need for remapping).</span>
<a name="l00325"></a>00325 <span class="comment">  * @note  DISABLE: No remapping of PD0 and PD1</span>
<a name="l00326"></a>00326 <span class="comment">  * @retval None</span>
<a name="l00327"></a>00327 <span class="comment">  */</span>
<a name="l00328"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gab56e83c0681be2899477e8d9376100ab">00328</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_PD01_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_PD01_REMAP)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>
<a name="l00330"></a>00330 <span class="preprocessor">#if defined(AFIO_MAPR_TIM5CH4_IREMAP)</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00332"></a>00332 <span class="comment">  * @brief Enable the remapping of TIM5CH4.</span>
<a name="l00333"></a>00333 <span class="comment">  * @note  ENABLE: LSI internal clock is connected to TIM5_CH4 input for calibration purpose.</span>
<a name="l00334"></a>00334 <span class="comment">  * @note  This function is available only in high density value line devices.</span>
<a name="l00335"></a>00335 <span class="comment">  * @retval None</span>
<a name="l00336"></a>00336 <span class="comment">  */</span>
<a name="l00337"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga8dc9401ee3e9fa4e92c16df645e0ffca">00337</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM5CH4_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_TIM5CH4_IREMAP)</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00339"></a>00339 <span class="comment">/**</span>
<a name="l00340"></a>00340 <span class="comment">  * @brief Disable the remapping of TIM5CH4.</span>
<a name="l00341"></a>00341 <span class="comment">  * @note  DISABLE: TIM5_CH4 is connected to PA3</span>
<a name="l00342"></a>00342 <span class="comment">  * @note  This function is available only in high density value line devices.</span>
<a name="l00343"></a>00343 <span class="comment">  * @retval None</span>
<a name="l00344"></a>00344 <span class="comment">  */</span>
<a name="l00345"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gadc01baa8c1f186ada37dcdb7bee97ca9">00345</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM5CH4_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_TIM5CH4_IREMAP)</span>
<a name="l00346"></a>00346 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>
<a name="l00348"></a>00348 <span class="preprocessor">#if defined(AFIO_MAPR_ETH_REMAP)</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00350"></a>00350 <span class="comment">  * @brief Enable the remapping of Ethernet MAC connections with the PHY.</span>
<a name="l00351"></a>00351 <span class="comment">  * @note  ENABLE: Remap     (RX_DV-CRS_DV/PD8, RXD0/PD9, RXD1/PD10, RXD2/PD11, RXD3/PD12)</span>
<a name="l00352"></a>00352 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00353"></a>00353 <span class="comment">  * @retval None</span>
<a name="l00354"></a>00354 <span class="comment">  */</span>
<a name="l00355"></a>00355 <span class="preprocessor">#define __HAL_AFIO_REMAP_ETH_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_ETH_REMAP)</span>
<a name="l00356"></a>00356 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00357"></a>00357 <span class="comment">/**</span>
<a name="l00358"></a>00358 <span class="comment">  * @brief Disable the remapping of Ethernet MAC connections with the PHY.</span>
<a name="l00359"></a>00359 <span class="comment">  * @note  DISABLE: No remap (RX_DV-CRS_DV/PA7, RXD0/PC4, RXD1/PC5,  RXD2/PB0,  RXD3/PB1)</span>
<a name="l00360"></a>00360 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00361"></a>00361 <span class="comment">  * @retval None</span>
<a name="l00362"></a>00362 <span class="comment">  */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#define __HAL_AFIO_REMAP_ETH_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ETH_REMAP)</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00366"></a>00366 <span class="preprocessor">#if defined(AFIO_MAPR_CAN2_REMAP)</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00368"></a>00368 <span class="comment">/**</span>
<a name="l00369"></a>00369 <span class="comment">  * @brief Enable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX.</span>
<a name="l00370"></a>00370 <span class="comment">  * @note  ENABLE: Remap     (CAN2_RX/PB5,  CAN2_TX/PB6)</span>
<a name="l00371"></a>00371 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00372"></a>00372 <span class="comment">  * @retval None</span>
<a name="l00373"></a>00373 <span class="comment">  */</span>
<a name="l00374"></a>00374 <span class="preprocessor">#define __HAL_AFIO_REMAP_CAN2_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_CAN2_REMAP)</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00376"></a>00376 <span class="comment">/**</span>
<a name="l00377"></a>00377 <span class="comment">  * @brief Disable the remapping of CAN2 alternate function CAN2_RX and CAN2_TX.</span>
<a name="l00378"></a>00378 <span class="comment">  * @note  DISABLE: No remap (CAN2_RX/PB12, CAN2_TX/PB13)</span>
<a name="l00379"></a>00379 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00380"></a>00380 <span class="comment">  * @retval None</span>
<a name="l00381"></a>00381 <span class="comment">  */</span>
<a name="l00382"></a>00382 <span class="preprocessor">#define __HAL_AFIO_REMAP_CAN2_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_CAN2_REMAP)</span>
<a name="l00383"></a>00383 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>
<a name="l00385"></a>00385 <span class="preprocessor">#if defined(AFIO_MAPR_MII_RMII_SEL)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00387"></a>00387 <span class="comment">  * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY.</span>
<a name="l00388"></a>00388 <span class="comment">  * @note  ETH_RMII: Configure Ethernet MAC for connection with an RMII PHY</span>
<a name="l00389"></a>00389 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00390"></a>00390 <span class="comment">  * @retval None</span>
<a name="l00391"></a>00391 <span class="comment">  */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#define __HAL_AFIO_ETH_RMII() AFIO_REMAP_ENABLE(AFIO_MAPR_MII_RMII_SEL)</span>
<a name="l00393"></a>00393 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00394"></a>00394 <span class="comment">/**</span>
<a name="l00395"></a>00395 <span class="comment">  * @brief Configures the Ethernet MAC internally for use with an external MII or RMII PHY.</span>
<a name="l00396"></a>00396 <span class="comment">  * @note  ETH_MII: Configure Ethernet MAC for connection with an MII PHY</span>
<a name="l00397"></a>00397 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00398"></a>00398 <span class="comment">  * @retval None</span>
<a name="l00399"></a>00399 <span class="comment">  */</span>
<a name="l00400"></a>00400 <span class="preprocessor">#define __HAL_AFIO_ETH_MII()  AFIO_REMAP_DISABLE(AFIO_MAPR_MII_RMII_SEL)</span>
<a name="l00401"></a>00401 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00403"></a>00403 <span class="comment">/**</span>
<a name="l00404"></a>00404 <span class="comment">  * @brief Enable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion).</span>
<a name="l00405"></a>00405 <span class="comment">  * @note  ENABLE: ADC1 External Event injected conversion is connected to TIM8 Channel4.</span>
<a name="l00406"></a>00406 <span class="comment">  * @retval None</span>
<a name="l00407"></a>00407 <span class="comment">  */</span>
<a name="l00408"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gae6a3cd6210ca82af1b21a56b46e40835">00408</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC1_ETRGINJ_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_ADC1_ETRGINJ_REMAP)</span>
<a name="l00409"></a>00409 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00410"></a>00410 <span class="comment">/**</span>
<a name="l00411"></a>00411 <span class="comment">  * @brief Disable the remapping of ADC1_ETRGINJ (ADC 1 External trigger injected conversion).</span>
<a name="l00412"></a>00412 <span class="comment">  * @note  DISABLE: ADC1 External trigger injected conversion is connected to EXTI15</span>
<a name="l00413"></a>00413 <span class="comment">  * @retval None</span>
<a name="l00414"></a>00414 <span class="comment">  */</span>
<a name="l00415"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gabfe11a5ef987530e111e8e20a11e5be2">00415</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC1_ETRGINJ_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ADC1_ETRGINJ_REMAP)</span>
<a name="l00416"></a>00416 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00417"></a>00417 <span class="comment">/**</span>
<a name="l00418"></a>00418 <span class="comment">  * @brief Enable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion).</span>
<a name="l00419"></a>00419 <span class="comment">  * @note  ENABLE: ADC1 External Event regular conversion is connected to TIM8 TRG0.</span>
<a name="l00420"></a>00420 <span class="comment">  * @retval None</span>
<a name="l00421"></a>00421 <span class="comment">  */</span>
<a name="l00422"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gad8af529aefe269d0bd67b9c4095bfed8">00422</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC1_ETRGREG_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_ADC1_ETRGREG_REMAP)</span>
<a name="l00423"></a>00423 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00424"></a>00424 <span class="comment">/**</span>
<a name="l00425"></a>00425 <span class="comment">  * @brief Disable the remapping of ADC1_ETRGREG (ADC 1 External trigger regular conversion).</span>
<a name="l00426"></a>00426 <span class="comment">  * @note  DISABLE: ADC1 External trigger regular conversion is connected to EXTI11</span>
<a name="l00427"></a>00427 <span class="comment">  * @retval None</span>
<a name="l00428"></a>00428 <span class="comment">  */</span>
<a name="l00429"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gac48e8a99b97904542ff0b1b9fb7ad8f5">00429</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC1_ETRGREG_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ADC1_ETRGREG_REMAP)</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>
<a name="l00431"></a>00431 <span class="preprocessor">#if defined(AFIO_MAPR_ADC2_ETRGINJ_REMAP)</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00433"></a>00433 <span class="comment">/**</span>
<a name="l00434"></a>00434 <span class="comment">  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion).</span>
<a name="l00435"></a>00435 <span class="comment">  * @note  ENABLE: ADC2 External Event injected conversion is connected to TIM8 Channel4.</span>
<a name="l00436"></a>00436 <span class="comment">  * @retval None</span>
<a name="l00437"></a>00437 <span class="comment">  */</span>
<a name="l00438"></a>00438 <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC2_ETRGINJ_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_ADC2_ETRGINJ_REMAP)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00440"></a>00440 <span class="comment">/**</span>
<a name="l00441"></a>00441 <span class="comment">  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger injected conversion).</span>
<a name="l00442"></a>00442 <span class="comment">  * @note  DISABLE: ADC2 External trigger injected conversion is connected to EXTI15</span>
<a name="l00443"></a>00443 <span class="comment">  * @retval None</span>
<a name="l00444"></a>00444 <span class="comment">  */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC2_ETRGINJ_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ADC2_ETRGINJ_REMAP)</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00447"></a>00447 <span class="preprocessor"></span>
<a name="l00448"></a>00448 <span class="preprocessor">#if defined (AFIO_MAPR_ADC2_ETRGREG_REMAP)</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00450"></a>00450 <span class="comment">/**</span>
<a name="l00451"></a>00451 <span class="comment">  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).</span>
<a name="l00452"></a>00452 <span class="comment">  * @note  ENABLE: ADC2 External Event regular conversion is connected to TIM8 TRG0.</span>
<a name="l00453"></a>00453 <span class="comment">  * @retval None</span>
<a name="l00454"></a>00454 <span class="comment">  */</span>
<a name="l00455"></a>00455 <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC2_ETRGREG_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_ADC2_ETRGREG_REMAP)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00457"></a>00457 <span class="comment">/**</span>
<a name="l00458"></a>00458 <span class="comment">  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).</span>
<a name="l00459"></a>00459 <span class="comment">  * @note  DISABLE: ADC2 External trigger regular conversion is connected to EXTI11</span>
<a name="l00460"></a>00460 <span class="comment">  * @retval None</span>
<a name="l00461"></a>00461 <span class="comment">  */</span>
<a name="l00462"></a>00462 <span class="preprocessor">#define __HAL_AFIO_REMAP_ADC2_ETRGREG_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_ADC2_ETRGREG_REMAP)</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00465"></a>00465 <span class="comment">/**</span>
<a name="l00466"></a>00466 <span class="comment">  * @brief Enable the Serial wire JTAG configuration</span>
<a name="l00467"></a>00467 <span class="comment">  * @note  ENABLE: Full SWJ (JTAG-DP + SW-DP): Reset State</span>
<a name="l00468"></a>00468 <span class="comment">  * @retval None</span>
<a name="l00469"></a>00469 <span class="comment">  */</span>
<a name="l00470"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga9e3b30234057b920408944eecfbd1e40">00470</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_SWJ_ENABLE()  AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_RESET)</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00472"></a>00472 <span class="comment">/**</span>
<a name="l00473"></a>00473 <span class="comment">  * @brief Enable the Serial wire JTAG configuration</span>
<a name="l00474"></a>00474 <span class="comment">  * @note  NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST</span>
<a name="l00475"></a>00475 <span class="comment">  * @retval None</span>
<a name="l00476"></a>00476 <span class="comment">  */</span>
<a name="l00477"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga1febef38fae374565df1b5dfdfd8c906">00477</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_SWJ_NONJTRST()  AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_NOJNTRST)</span>
<a name="l00478"></a>00478 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00479"></a>00479 <span class="comment">/**</span>
<a name="l00480"></a>00480 <span class="comment">  * @brief Enable the Serial wire JTAG configuration</span>
<a name="l00481"></a>00481 <span class="comment">  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled</span>
<a name="l00482"></a>00482 <span class="comment">  * @retval None</span>
<a name="l00483"></a>00483 <span class="comment">  */</span>
<a name="l00484"></a>00484 
<a name="l00485"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga31fc766920d61e6bb176500c0a4077e5">00485</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_SWJ_NOJTAG()  AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_JTAGDISABLE)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00487"></a>00487 <span class="comment">/**</span>
<a name="l00488"></a>00488 <span class="comment">  * @brief Disable the Serial wire JTAG configuration</span>
<a name="l00489"></a>00489 <span class="comment">  * @note  DISABLE: JTAG-DP Disabled and SW-DP Disabled</span>
<a name="l00490"></a>00490 <span class="comment">  * @retval None</span>
<a name="l00491"></a>00491 <span class="comment">  */</span>
<a name="l00492"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga3225ff38abac044926aac7d6f1c84168">00492</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_SWJ_DISABLE()  AFIO_DBGAFR_CONFIG(AFIO_MAPR_SWJ_CFG_DISABLE)</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>
<a name="l00494"></a>00494 <span class="preprocessor">#if defined(AFIO_MAPR_SPI3_REMAP)</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00496"></a>00496 <span class="comment">/**</span>
<a name="l00497"></a>00497 <span class="comment">  * @brief Enable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD.</span>
<a name="l00498"></a>00498 <span class="comment">  * @note  ENABLE: Remap     (SPI3_NSS-I2S3_WS/PA4,  SPI3_SCK-I2S3_CK/PC10, SPI3_MISO/PC11, SPI3_MOSI-I2S3_SD/PC12)</span>
<a name="l00499"></a>00499 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00500"></a>00500 <span class="comment">  * @retval None</span>
<a name="l00501"></a>00501 <span class="comment">  */</span>
<a name="l00502"></a>00502 <span class="preprocessor">#define __HAL_AFIO_REMAP_SPI3_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_SPI3_REMAP)</span>
<a name="l00503"></a>00503 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00504"></a>00504 <span class="comment">/**</span>
<a name="l00505"></a>00505 <span class="comment">  * @brief Disable the remapping of SPI3 alternate functions SPI3_NSS/I2S3_WS, SPI3_SCK/I2S3_CK, SPI3_MISO, SPI3_MOSI/I2S3_SD.</span>
<a name="l00506"></a>00506 <span class="comment">  * @note  DISABLE: No remap (SPI3_NSS-I2S3_WS/PA15, SPI3_SCK-I2S3_CK/PB3,  SPI3_MISO/PB4,  SPI3_MOSI-I2S3_SD/PB5).</span>
<a name="l00507"></a>00507 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00508"></a>00508 <span class="comment">  * @retval None</span>
<a name="l00509"></a>00509 <span class="comment">  */</span>
<a name="l00510"></a>00510 <span class="preprocessor">#define __HAL_AFIO_REMAP_SPI3_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_SPI3_REMAP)</span>
<a name="l00511"></a>00511 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>
<a name="l00513"></a>00513 <span class="preprocessor">#if defined(AFIO_MAPR_TIM2ITR1_IREMAP)</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00515"></a>00515 <span class="comment">/**</span>
<a name="l00516"></a>00516 <span class="comment">  * @brief Control of TIM2_ITR1 internal mapping.</span>
<a name="l00517"></a>00517 <span class="comment">  * @note  TO_USB: Connect USB OTG SOF (Start of Frame) output to TIM2_ITR1 for calibration purposes.</span>
<a name="l00518"></a>00518 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00519"></a>00519 <span class="comment">  * @retval None</span>
<a name="l00520"></a>00520 <span class="comment">  */</span>
<a name="l00521"></a>00521 <span class="preprocessor">#define __HAL_AFIO_TIM2ITR1_TO_USB() AFIO_REMAP_ENABLE(AFIO_MAPR_TIM2ITR1_IREMAP)</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00523"></a>00523 <span class="comment">/**</span>
<a name="l00524"></a>00524 <span class="comment">  * @brief Control of TIM2_ITR1 internal mapping.</span>
<a name="l00525"></a>00525 <span class="comment">  * @note  TO_ETH: Connect TIM2_ITR1 internally to the Ethernet PTP output for calibration purposes.</span>
<a name="l00526"></a>00526 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00527"></a>00527 <span class="comment">  * @retval None</span>
<a name="l00528"></a>00528 <span class="comment">  */</span>
<a name="l00529"></a>00529 <span class="preprocessor">#define __HAL_AFIO_TIM2ITR1_TO_ETH() AFIO_REMAP_DISABLE(AFIO_MAPR_TIM2ITR1_IREMAP)</span>
<a name="l00530"></a>00530 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00531"></a>00531 <span class="preprocessor"></span>
<a name="l00532"></a>00532 <span class="preprocessor">#if defined(AFIO_MAPR_PTP_PPS_REMAP)</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00534"></a>00534 <span class="comment">/**</span>
<a name="l00535"></a>00535 <span class="comment">  * @brief Enable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).</span>
<a name="l00536"></a>00536 <span class="comment">  * @note  ENABLE: PTP_PPS is output on PB5 pin.</span>
<a name="l00537"></a>00537 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00538"></a>00538 <span class="comment">  * @retval None</span>
<a name="l00539"></a>00539 <span class="comment">  */</span>
<a name="l00540"></a>00540 <span class="preprocessor">#define __HAL_AFIO_ETH_PTP_PPS_ENABLE()  AFIO_REMAP_ENABLE(AFIO_MAPR_PTP_PPS_REMAP)</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00542"></a>00542 <span class="comment">/**</span>
<a name="l00543"></a>00543 <span class="comment">  * @brief Disable the remapping of ADC2_ETRGREG (ADC 2 External trigger regular conversion).</span>
<a name="l00544"></a>00544 <span class="comment">  * @note  DISABLE: PTP_PPS not output on PB5 pin.</span>
<a name="l00545"></a>00545 <span class="comment">  * @note  This bit is available only in connectivity line devices and is reserved otherwise.</span>
<a name="l00546"></a>00546 <span class="comment">  * @retval None</span>
<a name="l00547"></a>00547 <span class="comment">  */</span>
<a name="l00548"></a>00548 <span class="preprocessor">#define __HAL_AFIO_ETH_PTP_PPS_DISABLE() AFIO_REMAP_DISABLE(AFIO_MAPR_PTP_PPS_REMAP)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span>
<a name="l00551"></a>00551 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM9_REMAP)</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00553"></a>00553 <span class="comment">/**</span>
<a name="l00554"></a>00554 <span class="comment">  * @brief Enable the remapping of TIM9_CH1 and TIM9_CH2.</span>
<a name="l00555"></a>00555 <span class="comment">  * @note  ENABLE: Remap     (TIM9_CH1 on PE5 and TIM9_CH2 on PE6).</span>
<a name="l00556"></a>00556 <span class="comment">  * @retval None</span>
<a name="l00557"></a>00557 <span class="comment">  */</span>
<a name="l00558"></a>00558 <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM9_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM9_REMAP)</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00560"></a>00560 <span class="comment">/**</span>
<a name="l00561"></a>00561 <span class="comment">  * @brief Disable the remapping of TIM9_CH1 and TIM9_CH2.</span>
<a name="l00562"></a>00562 <span class="comment">  * @note  DISABLE: No remap (TIM9_CH1 on PA2 and TIM9_CH2 on PA3).</span>
<a name="l00563"></a>00563 <span class="comment">  * @retval None</span>
<a name="l00564"></a>00564 <span class="comment">  */</span>
<a name="l00565"></a>00565 <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM9_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM9_REMAP)</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00567"></a>00567 <span class="preprocessor"></span>
<a name="l00568"></a>00568 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM10_REMAP)</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00570"></a>00570 <span class="comment">/**</span>
<a name="l00571"></a>00571 <span class="comment">  * @brief Enable the remapping of TIM10_CH1.</span>
<a name="l00572"></a>00572 <span class="comment">  * @note  ENABLE: Remap     (TIM10_CH1 on PF6).</span>
<a name="l00573"></a>00573 <span class="comment">  * @retval None</span>
<a name="l00574"></a>00574 <span class="comment">  */</span>
<a name="l00575"></a>00575 <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM10_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM10_REMAP)</span>
<a name="l00576"></a>00576 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00577"></a>00577 <span class="comment">/**</span>
<a name="l00578"></a>00578 <span class="comment">  * @brief Disable the remapping of TIM10_CH1.</span>
<a name="l00579"></a>00579 <span class="comment">  * @note  DISABLE: No remap (TIM10_CH1 on PB8).</span>
<a name="l00580"></a>00580 <span class="comment">  * @retval None</span>
<a name="l00581"></a>00581 <span class="comment">  */</span>
<a name="l00582"></a>00582 <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM10_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM10_REMAP)</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span>
<a name="l00585"></a>00585 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM11_REMAP)</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00587"></a>00587 <span class="comment">  * @brief Enable the remapping of TIM11_CH1.</span>
<a name="l00588"></a>00588 <span class="comment">  * @note  ENABLE: Remap     (TIM11_CH1 on PF7).</span>
<a name="l00589"></a>00589 <span class="comment">  * @retval None</span>
<a name="l00590"></a>00590 <span class="comment">  */</span>
<a name="l00591"></a>00591 <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM11_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM11_REMAP)</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00593"></a>00593 <span class="comment">/**</span>
<a name="l00594"></a>00594 <span class="comment">  * @brief Disable the remapping of TIM11_CH1.</span>
<a name="l00595"></a>00595 <span class="comment">  * @note  DISABLE: No remap (TIM11_CH1 on PB9).</span>
<a name="l00596"></a>00596 <span class="comment">  * @retval None</span>
<a name="l00597"></a>00597 <span class="comment">  */</span>
<a name="l00598"></a>00598 <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM11_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM11_REMAP)</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span>
<a name="l00601"></a>00601 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM13_REMAP)</span>
<a name="l00602"></a>00602 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00603"></a>00603 <span class="comment">/**</span>
<a name="l00604"></a>00604 <span class="comment">  * @brief Enable the remapping of TIM13_CH1.</span>
<a name="l00605"></a>00605 <span class="comment">  * @note  ENABLE: Remap     STM32F100:(TIM13_CH1 on PF8). Others:(TIM13_CH1 on PB0).</span>
<a name="l00606"></a>00606 <span class="comment">  * @retval None</span>
<a name="l00607"></a>00607 <span class="comment">  */</span>
<a name="l00608"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga1cb4699cacdc02fd247d153935e4aa4c">00608</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM13_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM13_REMAP)</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00610"></a>00610 <span class="comment">/**</span>
<a name="l00611"></a>00611 <span class="comment">  * @brief Disable the remapping of TIM13_CH1.</span>
<a name="l00612"></a>00612 <span class="comment">  * @note  DISABLE: No remap STM32F100:(TIM13_CH1 on PA6). Others:(TIM13_CH1 on PC8).</span>
<a name="l00613"></a>00613 <span class="comment">  * @retval None</span>
<a name="l00614"></a>00614 <span class="comment">  */</span>
<a name="l00615"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga356acde7f3e7ccc5e4c6852481b1546e">00615</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM13_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM13_REMAP)</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span>
<a name="l00618"></a>00618 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM14_REMAP)</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00620"></a>00620 <span class="comment">/**</span>
<a name="l00621"></a>00621 <span class="comment">  * @brief Enable the remapping of TIM14_CH1.</span>
<a name="l00622"></a>00622 <span class="comment">  * @note  ENABLE: Remap     STM32F100:(TIM14_CH1 on PB1). Others:(TIM14_CH1 on PF9).</span>
<a name="l00623"></a>00623 <span class="comment">  * @retval None</span>
<a name="l00624"></a>00624 <span class="comment">  */</span>
<a name="l00625"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga29f36e36297602c4a9d03c75e455ec5a">00625</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM14_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM14_REMAP)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00627"></a>00627 <span class="comment">/**</span>
<a name="l00628"></a>00628 <span class="comment">  * @brief Disable the remapping of TIM14_CH1.</span>
<a name="l00629"></a>00629 <span class="comment">  * @note  DISABLE: No remap STM32F100:(TIM14_CH1 on PC9). Others:(TIM14_CH1 on PA7).</span>
<a name="l00630"></a>00630 <span class="comment">  * @retval None</span>
<a name="l00631"></a>00631 <span class="comment">  */</span>
<a name="l00632"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaff5c1439dc56e51567a7c70a835c6bf8">00632</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM14_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM14_REMAP)</span>
<a name="l00633"></a>00633 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>
<a name="l00635"></a>00635 <span class="preprocessor">#if defined(AFIO_MAPR2_FSMC_NADV_REMAP)</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00637"></a>00637 <span class="comment">/**</span>
<a name="l00638"></a>00638 <span class="comment">  * @brief Controls the use of the optional FSMC_NADV signal.</span>
<a name="l00639"></a>00639 <span class="comment">  * @note  DISCONNECTED: The NADV signal is not connected. The I/O pin can be used by another peripheral.</span>
<a name="l00640"></a>00640 <span class="comment">  * @retval None</span>
<a name="l00641"></a>00641 <span class="comment">  */</span>
<a name="l00642"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gabddbdbc27cad0e1cc75276702bd51775">00642</a> <span class="preprocessor">#define __HAL_AFIO_FSMCNADV_DISCONNECTED() SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP)</span>
<a name="l00643"></a>00643 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00644"></a>00644 <span class="comment">/**</span>
<a name="l00645"></a>00645 <span class="comment">  * @brief Controls the use of the optional FSMC_NADV signal.</span>
<a name="l00646"></a>00646 <span class="comment">  * @note  CONNECTED: The NADV signal is connected to the output (default).</span>
<a name="l00647"></a>00647 <span class="comment">  * @retval None</span>
<a name="l00648"></a>00648 <span class="comment">  */</span>
<a name="l00649"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaaa7996753cd982f17ea5b42d5bc3d269">00649</a> <span class="preprocessor">#define __HAL_AFIO_FSMCNADV_CONNECTED()    CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_FSMC_NADV_REMAP)</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span>
<a name="l00652"></a>00652 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM15_REMAP)</span>
<a name="l00653"></a>00653 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00654"></a>00654 <span class="comment">/**</span>
<a name="l00655"></a>00655 <span class="comment">  * @brief Enable the remapping of TIM15_CH1 and TIM15_CH2.</span>
<a name="l00656"></a>00656 <span class="comment">  * @note  ENABLE: Remap     (TIM15_CH1 on PB14 and TIM15_CH2 on PB15).</span>
<a name="l00657"></a>00657 <span class="comment">  * @retval None</span>
<a name="l00658"></a>00658 <span class="comment">  */</span>
<a name="l00659"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga700169262ee92bc77e1fb8ded75d8514">00659</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM15_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM15_REMAP)</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00661"></a>00661 <span class="comment">/**</span>
<a name="l00662"></a>00662 <span class="comment">  * @brief Disable the remapping of TIM15_CH1 and TIM15_CH2.</span>
<a name="l00663"></a>00663 <span class="comment">  * @note  DISABLE: No remap (TIM15_CH1 on PA2  and TIM15_CH2 on PA3).</span>
<a name="l00664"></a>00664 <span class="comment">  * @retval None</span>
<a name="l00665"></a>00665 <span class="comment">  */</span>
<a name="l00666"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gae6083bdb94f75bc692d9392f55b7480c">00666</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM15_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM15_REMAP)</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span>
<a name="l00669"></a>00669 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM16_REMAP)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00671"></a>00671 <span class="comment">/**</span>
<a name="l00672"></a>00672 <span class="comment">  * @brief Enable the remapping of TIM16_CH1.</span>
<a name="l00673"></a>00673 <span class="comment">  * @note  ENABLE: Remap     (TIM16_CH1 on PA6).</span>
<a name="l00674"></a>00674 <span class="comment">  * @retval None</span>
<a name="l00675"></a>00675 <span class="comment">  */</span>
<a name="l00676"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga9860f1d4a2a9964ef3f8091bc312f12c">00676</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM16_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM16_REMAP)</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00678"></a>00678 <span class="comment">/**</span>
<a name="l00679"></a>00679 <span class="comment">  * @brief Disable the remapping of TIM16_CH1.</span>
<a name="l00680"></a>00680 <span class="comment">  * @note  DISABLE: No remap (TIM16_CH1 on PB8).</span>
<a name="l00681"></a>00681 <span class="comment">  * @retval None</span>
<a name="l00682"></a>00682 <span class="comment">  */</span>
<a name="l00683"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga9d4473519c1aca3b375efac2d3d3c71b">00683</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM16_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM16_REMAP)</span>
<a name="l00684"></a>00684 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span>
<a name="l00686"></a>00686 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM17_REMAP)</span>
<a name="l00687"></a>00687 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00688"></a>00688 <span class="comment">/**</span>
<a name="l00689"></a>00689 <span class="comment">  * @brief Enable the remapping of TIM17_CH1.</span>
<a name="l00690"></a>00690 <span class="comment">  * @note  ENABLE: Remap     (TIM17_CH1 on PA7).</span>
<a name="l00691"></a>00691 <span class="comment">  * @retval None</span>
<a name="l00692"></a>00692 <span class="comment">  */</span>
<a name="l00693"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga3022dd516abe454cf400752a62219410">00693</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM17_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM17_REMAP)</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00695"></a>00695 <span class="comment">/**</span>
<a name="l00696"></a>00696 <span class="comment">  * @brief Disable the remapping of TIM17_CH1.</span>
<a name="l00697"></a>00697 <span class="comment">  * @note  DISABLE: No remap (TIM17_CH1 on PB9).</span>
<a name="l00698"></a>00698 <span class="comment">  * @retval None</span>
<a name="l00699"></a>00699 <span class="comment">  */</span>
<a name="l00700"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gadc682ff16d0e93b91759556552efe8d3">00700</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM17_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM17_REMAP)</span>
<a name="l00701"></a>00701 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00702"></a>00702 <span class="preprocessor"></span>
<a name="l00703"></a>00703 <span class="preprocessor">#if defined(AFIO_MAPR2_CEC_REMAP)</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00705"></a>00705 <span class="comment">/**</span>
<a name="l00706"></a>00706 <span class="comment">  * @brief Enable the remapping of CEC.</span>
<a name="l00707"></a>00707 <span class="comment">  * @note  ENABLE: Remap     (CEC on PB10).</span>
<a name="l00708"></a>00708 <span class="comment">  * @retval None</span>
<a name="l00709"></a>00709 <span class="comment">  */</span>
<a name="l00710"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gab0a999a3a62e31e0505cce278ad01300">00710</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_CEC_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_CEC_REMAP)</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00712"></a>00712 <span class="comment">/**</span>
<a name="l00713"></a>00713 <span class="comment">  * @brief Disable the remapping of CEC.</span>
<a name="l00714"></a>00714 <span class="comment">  * @note  DISABLE: No remap (CEC on PB8).</span>
<a name="l00715"></a>00715 <span class="comment">  * @retval None</span>
<a name="l00716"></a>00716 <span class="comment">  */</span>
<a name="l00717"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaa04413c38b1d9986727143cc627393c4">00717</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_CEC_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_CEC_REMAP)</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00719"></a>00719 <span class="preprocessor"></span>
<a name="l00720"></a>00720 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM1_DMA_REMAP)</span>
<a name="l00721"></a>00721 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00722"></a>00722 <span class="comment">/**</span>
<a name="l00723"></a>00723 <span class="comment">  * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels.</span>
<a name="l00724"></a>00724 <span class="comment">  * @note  ENABLE: Remap (TIM1_CH1 DMA request/DMA1 Channel6, TIM1_CH2 DMA request/DMA1 Channel6)</span>
<a name="l00725"></a>00725 <span class="comment">  * @retval None</span>
<a name="l00726"></a>00726 <span class="comment">  */</span>
<a name="l00727"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gaa48d551d33b919ee5bd5d918ff91be59">00727</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM1DMA_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP)</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00729"></a>00729 <span class="comment">/**</span>
<a name="l00730"></a>00730 <span class="comment">  * @brief Controls the mapping of the TIM1_CH1 TIM1_CH2 DMA requests onto the DMA1 channels.</span>
<a name="l00731"></a>00731 <span class="comment">  * @note  DISABLE: No remap (TIM1_CH1 DMA request/DMA1 Channel2, TIM1_CH2 DMA request/DMA1 Channel3).</span>
<a name="l00732"></a>00732 <span class="comment">  * @retval None</span>
<a name="l00733"></a>00733 <span class="comment">  */</span>
<a name="l00734"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga5029d2b1819c30ebb6e13856ce2c8a87">00734</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM1DMA_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM1_DMA_REMAP)</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span>
<a name="l00737"></a>00737 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM67_DAC_DMA_REMAP)</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00739"></a>00739 <span class="comment">/**</span>
<a name="l00740"></a>00740 <span class="comment">  * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels.</span>
<a name="l00741"></a>00741 <span class="comment">  * @note  ENABLE: Remap (TIM6_DAC1 DMA request/DMA1 Channel3, TIM7_DAC2 DMA request/DMA1 Channel4)</span>
<a name="l00742"></a>00742 <span class="comment">  * @retval None</span>
<a name="l00743"></a>00743 <span class="comment">  */</span>
<a name="l00744"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#gabb1db7e4b31a4f0406a00d4e90a3f4ca">00744</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM67DACDMA_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP)</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00746"></a>00746 <span class="comment">/**</span>
<a name="l00747"></a>00747 <span class="comment">  * @brief Controls the mapping of the TIM6_DAC1 and TIM7_DAC2 DMA requests onto the DMA1 channels.</span>
<a name="l00748"></a>00748 <span class="comment">  * @note  DISABLE: No remap (TIM6_DAC1 DMA request/DMA2 Channel3, TIM7_DAC2 DMA request/DMA2 Channel4)</span>
<a name="l00749"></a>00749 <span class="comment">  * @retval None</span>
<a name="l00750"></a>00750 <span class="comment">  */</span>
<a name="l00751"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga8d829a72349acce79e9c36c0308f79ed">00751</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM67DACDMA_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM67_DAC_DMA_REMAP)</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span>
<a name="l00754"></a>00754 <span class="preprocessor">#if defined(AFIO_MAPR2_TIM12_REMAP)</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00756"></a>00756 <span class="comment">/**</span>
<a name="l00757"></a>00757 <span class="comment">  * @brief Enable the remapping of TIM12_CH1 and TIM12_CH2.</span>
<a name="l00758"></a>00758 <span class="comment">  * @note  ENABLE: Remap     (TIM12_CH1 on PB12 and TIM12_CH2 on PB13).</span>
<a name="l00759"></a>00759 <span class="comment">  * @note  This bit is available only in high density value line devices.</span>
<a name="l00760"></a>00760 <span class="comment">  * @retval None</span>
<a name="l00761"></a>00761 <span class="comment">  */</span>
<a name="l00762"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga93ea42f462e59d896a506bcdbc450cc3">00762</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM12_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM12_REMAP)</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00764"></a>00764 <span class="comment">/**</span>
<a name="l00765"></a>00765 <span class="comment">  * @brief Disable the remapping of TIM12_CH1 and TIM12_CH2.</span>
<a name="l00766"></a>00766 <span class="comment">  * @note  DISABLE: No remap (TIM12_CH1 on PC4  and TIM12_CH2 on PC5).</span>
<a name="l00767"></a>00767 <span class="comment">  * @note  This bit is available only in high density value line devices.</span>
<a name="l00768"></a>00768 <span class="comment">  * @retval None</span>
<a name="l00769"></a>00769 <span class="comment">  */</span>
<a name="l00770"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga22a97848f36bd48004e96cf8f8fb7ece">00770</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_TIM12_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_TIM12_REMAP)</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00772"></a>00772 <span class="preprocessor"></span>
<a name="l00773"></a>00773 <span class="preprocessor">#if defined(AFIO_MAPR2_MISC_REMAP)</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00775"></a>00775 <span class="comment">/**</span>
<a name="l00776"></a>00776 <span class="comment">  * @brief Miscellaneous features remapping.</span>
<a name="l00777"></a>00777 <span class="comment">  *        This bit is set and cleared by software. It controls miscellaneous features.</span>
<a name="l00778"></a>00778 <span class="comment">  *        The DMA2 channel 5 interrupt position in the vector table.</span>
<a name="l00779"></a>00779 <span class="comment">  *        The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register).</span>
<a name="l00780"></a>00780 <span class="comment">  * @note  ENABLE: DMA2 channel 5 interrupt is mapped separately at position 60 and TIM15 TRGO event is</span>
<a name="l00781"></a>00781 <span class="comment">  *        selected as DAC Trigger 3, TIM15 triggers TIM1/3.</span>
<a name="l00782"></a>00782 <span class="comment">  * @note  This bit is available only in high density value line devices.</span>
<a name="l00783"></a>00783 <span class="comment">  * @retval None</span>
<a name="l00784"></a>00784 <span class="comment">  */</span>
<a name="l00785"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga875c13bee9fc7612bf63813499876b57">00785</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_MISC_ENABLE()  SET_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_MISC_REMAP)</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00787"></a>00787 <span class="comment">/**</span>
<a name="l00788"></a>00788 <span class="comment">  * @brief Miscellaneous features remapping.</span>
<a name="l00789"></a>00789 <span class="comment">  *        This bit is set and cleared by software. It controls miscellaneous features.</span>
<a name="l00790"></a>00790 <span class="comment">  *        The DMA2 channel 5 interrupt position in the vector table.</span>
<a name="l00791"></a>00791 <span class="comment">  *        The timer selection for DAC trigger 3 (TSEL[2:0] = 011, for more details refer to the DAC_CR register).</span>
<a name="l00792"></a>00792 <span class="comment">  * @note  DISABLE: DMA2 channel 5 interrupt is mapped with DMA2 channel 4 at position 59, TIM5 TRGO</span>
<a name="l00793"></a>00793 <span class="comment">  *        event is selected as DAC Trigger 3, TIM5 triggers TIM1/3.</span>
<a name="l00794"></a>00794 <span class="comment">  * @note  This bit is available only in high density value line devices.</span>
<a name="l00795"></a>00795 <span class="comment">  * @retval None</span>
<a name="l00796"></a>00796 <span class="comment">  */</span>
<a name="l00797"></a><a class="code" href="group__GPIOEx__AFIO__AF__REMAPPING.html#ga995776fa7daa14337c06ce5a21d6b01d">00797</a> <span class="preprocessor">#define __HAL_AFIO_REMAP_MISC_DISABLE() CLEAR_BIT(AFIO-&gt;MAPR2, AFIO_MAPR2_MISC_REMAP)</span>
<a name="l00798"></a>00798 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00799"></a>00799 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00800"></a>00800 <span class="comment">/**</span>
<a name="l00801"></a>00801 <span class="comment">  * @}</span>
<a name="l00802"></a>00802 <span class="comment">  */</span>
<a name="l00803"></a>00803 <span class="comment"></span>
<a name="l00804"></a>00804 <span class="comment">/**</span>
<a name="l00805"></a>00805 <span class="comment">  * @}</span>
<a name="l00806"></a>00806 <span class="comment">  */</span>
<a name="l00807"></a>00807 <span class="comment"></span>
<a name="l00808"></a>00808 <span class="comment">/** @defgroup GPIOEx_Private_Macros GPIOEx Private Macros</span>
<a name="l00809"></a>00809 <span class="comment">  * @{</span>
<a name="l00810"></a>00810 <span class="comment">  */</span>
<a name="l00811"></a>00811 <span class="preprocessor">#if defined(STM32F101x6) || defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\</span>
<a name="l00813"></a>00813 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOB))? 1U :\</span>
<a name="l00814"></a>00814 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOC))? 2U :3U)</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="preprocessor">#elif defined(STM32F100xB) || defined(STM32F101xB) || defined(STM32F103xB) || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\</span>
<a name="l00817"></a>00817 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOB))? 1U :\</span>
<a name="l00818"></a>00818 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOC))? 2U :\</span>
<a name="l00819"></a>00819 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOD))? 3U :4U)</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span><span class="preprocessor">#elif defined(STM32F100xE) || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00821"></a><a class="code" href="group__GPIOEx__Private__Macros.html#ga3830db89326a2268d296a6498fd31384">00821</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0U :\</span>
<a name="l00822"></a>00822 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOB))? 1U :\</span>
<a name="l00823"></a>00823 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOC))? 2U :\</span>
<a name="l00824"></a>00824 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOD))? 3U :\</span>
<a name="l00825"></a>00825 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOE))? 4U :\</span>
<a name="l00826"></a>00826 <span class="preprocessor">                                   ((__GPIOx__) == (GPIOF))? 5U :6U)</span>
<a name="l00827"></a>00827 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00828"></a>00828 <span class="preprocessor"></span>
<a name="l00829"></a><a class="code" href="group__GPIOEx__Private__Macros.html#gaa73aaa47d1d254916b6ef8266491f275">00829</a> <span class="preprocessor">#define AFIO_REMAP_ENABLE(REMAP_PIN)       do{ uint32_t tmpreg = AFIO-&gt;MAPR; \</span>
<a name="l00830"></a>00830 <span class="preprocessor">                                               tmpreg |= AFIO_MAPR_SWJ_CFG;  \</span>
<a name="l00831"></a>00831 <span class="preprocessor">                                               tmpreg |= REMAP_PIN;          \</span>
<a name="l00832"></a>00832 <span class="preprocessor">                                               AFIO-&gt;MAPR = tmpreg;          \</span>
<a name="l00833"></a>00833 <span class="preprocessor">                                               }while(0U)</span>
<a name="l00834"></a>00834 <span class="preprocessor"></span>
<a name="l00835"></a><a class="code" href="group__GPIOEx__Private__Macros.html#ga56995d853e049cab567ff2879a419e08">00835</a> <span class="preprocessor">#define AFIO_REMAP_DISABLE(REMAP_PIN)      do{ uint32_t tmpreg = AFIO-&gt;MAPR;  \</span>
<a name="l00836"></a>00836 <span class="preprocessor">                                               tmpreg |= AFIO_MAPR_SWJ_CFG;   \</span>
<a name="l00837"></a>00837 <span class="preprocessor">                                               tmpreg &amp;= ~REMAP_PIN;          \</span>
<a name="l00838"></a>00838 <span class="preprocessor">                                               AFIO-&gt;MAPR = tmpreg;           \</span>
<a name="l00839"></a>00839 <span class="preprocessor">                                               }while(0U)</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>
<a name="l00841"></a><a class="code" href="group__GPIOEx__Private__Macros.html#gaf18e379f5f94f7fb561ec60894a2c2d2">00841</a> <span class="preprocessor">#define AFIO_REMAP_PARTIAL(REMAP_PIN, REMAP_PIN_MASK) do{ uint32_t tmpreg = AFIO-&gt;MAPR; \</span>
<a name="l00842"></a>00842 <span class="preprocessor">                                                          tmpreg &amp;= ~REMAP_PIN_MASK;    \</span>
<a name="l00843"></a>00843 <span class="preprocessor">                                                          tmpreg |= AFIO_MAPR_SWJ_CFG;  \</span>
<a name="l00844"></a>00844 <span class="preprocessor">                                                          tmpreg |= REMAP_PIN;          \</span>
<a name="l00845"></a>00845 <span class="preprocessor">                                                          AFIO-&gt;MAPR = tmpreg;          \</span>
<a name="l00846"></a>00846 <span class="preprocessor">                                                          }while(0U)</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span>
<a name="l00848"></a><a class="code" href="group__GPIOEx__Private__Macros.html#gab222d269617b3d9e8753d636c8fc5e3a">00848</a> <span class="preprocessor">#define AFIO_DBGAFR_CONFIG(DBGAFR_SWJCFG)  do{ uint32_t tmpreg = AFIO-&gt;MAPR;     \</span>
<a name="l00849"></a>00849 <span class="preprocessor">                                               tmpreg &amp;= ~AFIO_MAPR_SWJ_CFG_Msk; \</span>
<a name="l00850"></a>00850 <span class="preprocessor">                                               tmpreg |= DBGAFR_SWJCFG;          \</span>
<a name="l00851"></a>00851 <span class="preprocessor">                                               AFIO-&gt;MAPR = tmpreg;              \</span>
<a name="l00852"></a>00852 <span class="preprocessor">                                               }while(0U)</span>
<a name="l00853"></a>00853 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00854"></a>00854 <span class="comment">/**</span>
<a name="l00855"></a>00855 <span class="comment">  * @}</span>
<a name="l00856"></a>00856 <span class="comment">  */</span>
<a name="l00857"></a>00857 
<a name="l00858"></a>00858 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span>
<a name="l00859"></a>00859 <span class="comment">/* Exported functions --------------------------------------------------------*/</span>
<a name="l00860"></a>00860 <span class="comment"></span>
<a name="l00861"></a>00861 <span class="comment">/** @addtogroup GPIOEx_Exported_Functions</span>
<a name="l00862"></a>00862 <span class="comment">  * @{</span>
<a name="l00863"></a>00863 <span class="comment">  */</span>
<a name="l00864"></a>00864 <span class="comment"></span>
<a name="l00865"></a>00865 <span class="comment">/** @addtogroup GPIOEx_Exported_Functions_Group1</span>
<a name="l00866"></a>00866 <span class="comment">  * @{</span>
<a name="l00867"></a>00867 <span class="comment">  */</span>
<a name="l00868"></a>00868 <span class="keywordtype">void</span> <a class="code" href="group__GPIOEx__Exported__Functions__Group1.html#ga9fbe96e2961dc0e5014e47d97de15cc5" title="Configures the port and pin on which the EVENTOUT Cortex signal will be connected.">HAL_GPIOEx_ConfigEventout</a>(uint32_t GPIO_PortSource, uint32_t GPIO_PinSource);
<a name="l00869"></a>00869 <span class="keywordtype">void</span> <a class="code" href="group__GPIOEx__Exported__Functions__Group1.html#ga599b3984a9334d6b55bfb6a26aa8cf51" title="Enables the Event Output.">HAL_GPIOEx_EnableEventout</a>(<span class="keywordtype">void</span>);
<a name="l00870"></a>00870 <span class="keywordtype">void</span> <a class="code" href="group__GPIOEx__Exported__Functions__Group1.html#gab794bd6eb13e63f1c59f222e5c39d8ef" title="Disables the Event Output.">HAL_GPIOEx_DisableEventout</a>(<span class="keywordtype">void</span>);
<a name="l00871"></a>00871 <span class="comment"></span>
<a name="l00872"></a>00872 <span class="comment">/**</span>
<a name="l00873"></a>00873 <span class="comment">  * @}</span>
<a name="l00874"></a>00874 <span class="comment">  */</span>
<a name="l00875"></a>00875 <span class="comment"></span>
<a name="l00876"></a>00876 <span class="comment">/**</span>
<a name="l00877"></a>00877 <span class="comment">  * @}</span>
<a name="l00878"></a>00878 <span class="comment">  */</span>
<a name="l00879"></a>00879 <span class="comment"></span>
<a name="l00880"></a>00880 <span class="comment">/**</span>
<a name="l00881"></a>00881 <span class="comment">  * @}</span>
<a name="l00882"></a>00882 <span class="comment">  */</span>
<a name="l00883"></a>00883 <span class="comment"></span>
<a name="l00884"></a>00884 <span class="comment">/**</span>
<a name="l00885"></a>00885 <span class="comment">  * @}</span>
<a name="l00886"></a>00886 <span class="comment">  */</span>
<a name="l00887"></a>00887 
<a name="l00888"></a>00888 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>}
<a name="l00890"></a>00890 <span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span>
<a name="l00892"></a>00892 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_GPIO_EX_H */</span>
<a name="l00893"></a>00893 
<a name="l00894"></a>00894 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:39 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
