--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml I2Disp.twx I2Disp.ncd -o I2Disp.twr I2Disp.pcf -ucf
I2Disp.ucf

Design file:              I2Disp.ncd
Physical constraint file: I2Disp.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4363 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.396ns.
--------------------------------------------------------------------------------

Paths for end point M2/rst (SLICE_X42Y46.A1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst_counter_9 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.156ns (Levels of Logic = 3)
  Clock Path Skew:      -0.205ns (1.173 - 1.378)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst_counter_9 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y15.CQ     Tcko                  0.269   M2/rst_counter<9>
                                                       M2/rst_counter_9
    SLICE_X105Y18.A2     net (fanout=4)        0.794   M2/rst_counter<9>
    SLICE_X105Y18.COUT   Topcya                0.366   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_lut<0>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
    SLICE_X105Y19.CIN    net (fanout=1)        0.000   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
    SLICE_X105Y19.AMUX   Tcina                 0.283   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
    SLICE_X42Y46.A1      net (fanout=29)       2.462   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
    SLICE_X42Y46.CLK     Tas                  -0.018   M2/rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.156ns (0.900ns logic, 3.256ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst_counter_12 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.106ns (Levels of Logic = 3)
  Clock Path Skew:      -0.203ns (1.173 - 1.376)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst_counter_12 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y16.AQ     Tcko                  0.308   M2/rst_counter<13>
                                                       M2/rst_counter_12
    SLICE_X105Y18.A1     net (fanout=4)        0.705   M2/rst_counter<12>
    SLICE_X105Y18.COUT   Topcya                0.366   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_lut<0>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
    SLICE_X105Y19.CIN    net (fanout=1)        0.000   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
    SLICE_X105Y19.AMUX   Tcina                 0.283   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
    SLICE_X42Y46.A1      net (fanout=29)       2.462   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
    SLICE_X42Y46.CLK     Tas                  -0.018   M2/rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.939ns logic, 3.167ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst_counter_18 (FF)
  Destination:          M2/rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 3)
  Clock Path Skew:      -0.202ns (1.173 - 1.375)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst_counter_18 to M2/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y17.AQ     Tcko                  0.308   M2/rst_counter<19>
                                                       M2/rst_counter_18
    SLICE_X105Y18.B2     net (fanout=5)        0.688   M2/rst_counter<18>
    SLICE_X105Y18.COUT   Topcyb                0.377   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_lut<1>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
    SLICE_X105Y19.CIN    net (fanout=1)        0.000   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<3>
    SLICE_X105Y19.AMUX   Tcina                 0.283   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
                                                       M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
    SLICE_X42Y46.A1      net (fanout=29)       2.462   M2/Mcompar_rst_counter[31]_GND_3_o_LessThan_8_o_cy<4>
    SLICE_X42Y46.CLK     Tas                  -0.018   M2/rst
                                                       M2/rst_rstpot
                                                       M2/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (0.950ns logic, 3.150ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point M2/SW_OK_3 (SLICE_X104Y45.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_0 (FF)
  Destination:          M2/SW_OK_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.479 - 1.384)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_0 to M2/SW_OK_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y53.BQ     Tcko                  0.269   M2/sw_temp<1>
                                                       M2/sw_temp_0
    SLICE_X102Y47.A4     net (fanout=1)        0.780   M2/sw_temp<0>
    SLICE_X102Y47.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.BMUX   Tcinb                 0.193   M2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X89Y34.D4      net (fanout=44)       1.197   M2/sw_temp[15]_SW[15]_not_equal_3_o
    SLICE_X89Y34.D       Tilo                  0.053   M2/_n0086_inv1_cepot_cepot
                                                       M2/_n0086_inv1_cepot_cepot_INV_0
    SLICE_X104Y45.CE     net (fanout=4)        1.127   M2/_n0086_inv1_cepot_cepot
    SLICE_X104Y45.CLK    Tceck                 0.219   M2/SW_OK<13>
                                                       M2/SW_OK_3
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.100ns logic, 3.104ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_8 (FF)
  Destination:          M2/SW_OK_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 3)
  Clock Path Skew:      0.094ns (1.479 - 1.385)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_8 to M2/SW_OK_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y50.BQ     Tcko                  0.269   M2/sw_temp<9>
                                                       M2/sw_temp_8
    SLICE_X102Y47.C3     net (fanout=1)        0.796   M2/sw_temp<8>
    SLICE_X102Y47.COUT   Topcyc                0.288   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_lut<2>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.BMUX   Tcinb                 0.193   M2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X89Y34.D4      net (fanout=44)       1.197   M2/sw_temp[15]_SW[15]_not_equal_3_o
    SLICE_X89Y34.D       Tilo                  0.053   M2/_n0086_inv1_cepot_cepot
                                                       M2/_n0086_inv1_cepot_cepot_INV_0
    SLICE_X104Y45.CE     net (fanout=4)        1.127   M2/_n0086_inv1_cepot_cepot
    SLICE_X104Y45.CLK    Tceck                 0.219   M2/SW_OK<13>
                                                       M2/SW_OK_3
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.022ns logic, 3.120ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_1 (FF)
  Destination:          M2/SW_OK_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.479 - 1.384)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_1 to M2/SW_OK_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y53.DQ     Tcko                  0.269   M2/sw_temp<1>
                                                       M2/sw_temp_1
    SLICE_X102Y47.A2     net (fanout=1)        0.711   M2/sw_temp<1>
    SLICE_X102Y47.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.BMUX   Tcinb                 0.193   M2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X89Y34.D4      net (fanout=44)       1.197   M2/sw_temp[15]_SW[15]_not_equal_3_o
    SLICE_X89Y34.D       Tilo                  0.053   M2/_n0086_inv1_cepot_cepot
                                                       M2/_n0086_inv1_cepot_cepot_INV_0
    SLICE_X104Y45.CE     net (fanout=4)        1.127   M2/_n0086_inv1_cepot_cepot
    SLICE_X104Y45.CLK    Tceck                 0.219   M2/SW_OK<13>
                                                       M2/SW_OK_3
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.100ns logic, 3.035ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point M2/SW_OK_11 (SLICE_X104Y45.CE), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_0 (FF)
  Destination:          M2/SW_OK_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.204ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.479 - 1.384)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_0 to M2/SW_OK_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y53.BQ     Tcko                  0.269   M2/sw_temp<1>
                                                       M2/sw_temp_0
    SLICE_X102Y47.A4     net (fanout=1)        0.780   M2/sw_temp<0>
    SLICE_X102Y47.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.BMUX   Tcinb                 0.193   M2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X89Y34.D4      net (fanout=44)       1.197   M2/sw_temp[15]_SW[15]_not_equal_3_o
    SLICE_X89Y34.D       Tilo                  0.053   M2/_n0086_inv1_cepot_cepot
                                                       M2/_n0086_inv1_cepot_cepot_INV_0
    SLICE_X104Y45.CE     net (fanout=4)        1.127   M2/_n0086_inv1_cepot_cepot
    SLICE_X104Y45.CLK    Tceck                 0.219   M2/SW_OK<13>
                                                       M2/SW_OK_11
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.100ns logic, 3.104ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_8 (FF)
  Destination:          M2/SW_OK_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 3)
  Clock Path Skew:      0.094ns (1.479 - 1.385)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_8 to M2/SW_OK_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y50.BQ     Tcko                  0.269   M2/sw_temp<9>
                                                       M2/sw_temp_8
    SLICE_X102Y47.C3     net (fanout=1)        0.796   M2/sw_temp<8>
    SLICE_X102Y47.COUT   Topcyc                0.288   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_lut<2>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.BMUX   Tcinb                 0.193   M2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X89Y34.D4      net (fanout=44)       1.197   M2/sw_temp[15]_SW[15]_not_equal_3_o
    SLICE_X89Y34.D       Tilo                  0.053   M2/_n0086_inv1_cepot_cepot
                                                       M2/_n0086_inv1_cepot_cepot_INV_0
    SLICE_X104Y45.CE     net (fanout=4)        1.127   M2/_n0086_inv1_cepot_cepot
    SLICE_X104Y45.CLK    Tceck                 0.219   M2/SW_OK<13>
                                                       M2/SW_OK_11
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.022ns logic, 3.120ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/sw_temp_1 (FF)
  Destination:          M2/SW_OK_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.135ns (Levels of Logic = 3)
  Clock Path Skew:      0.095ns (1.479 - 1.384)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/sw_temp_1 to M2/SW_OK_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y53.DQ     Tcko                  0.269   M2/sw_temp<1>
                                                       M2/sw_temp_1
    SLICE_X102Y47.A2     net (fanout=1)        0.711   M2/sw_temp<1>
    SLICE_X102Y47.COUT   Topcya                0.366   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_lut<0>
                                                       M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.CIN    net (fanout=1)        0.000   M2/Mcompar_sw_temp[15]_SW[15]_not_equal_3_o_cy<3>
    SLICE_X102Y48.BMUX   Tcinb                 0.193   M2/sw_temp_10_ML_LUT_DELAY_SIG_ML3
                                                       M2/btn_temp[4]_sw_temp[15]_OR_20_o_cy
    SLICE_X89Y34.D4      net (fanout=44)       1.197   M2/sw_temp[15]_SW[15]_not_equal_3_o
    SLICE_X89Y34.D       Tilo                  0.053   M2/_n0086_inv1_cepot_cepot
                                                       M2/_n0086_inv1_cepot_cepot_INV_0
    SLICE_X104Y45.CE     net (fanout=4)        1.127   M2/_n0086_inv1_cepot_cepot
    SLICE_X104Y45.CLK    Tceck                 0.219   M2/SW_OK<13>
                                                       M2/SW_OK_11
    -------------------------------------------------  ---------------------------
    Total                                      4.135ns (1.100ns logic, 3.035ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M2/counter_4 (SLICE_X95Y37.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/counter_4 (FF)
  Destination:          M2/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/counter_4 to M2/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y37.AQ      Tcko                  0.100   M2/counter<7>
                                                       M2/counter_4
    SLICE_X95Y37.A3      net (fanout=2)        0.141   M2/counter<4>
    SLICE_X95Y37.CLK     Tah         (-Th)     0.032   M2/counter<7>
                                                       M2/counter_4_rstpot
                                                       M2/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.068ns logic, 0.141ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point M2/counter_7 (SLICE_X95Y37.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/counter_7 (FF)
  Destination:          M2/counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/counter_7 to M2/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y37.DQ      Tcko                  0.100   M2/counter<7>
                                                       M2/counter_7
    SLICE_X95Y37.D3      net (fanout=3)        0.142   M2/counter<7>
    SLICE_X95Y37.CLK     Tah         (-Th)     0.033   M2/counter<7>
                                                       M2/counter_7_rstpot
                                                       M2/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.209ns (0.067ns logic, 0.142ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point M2/counter_3 (SLICE_X94Y36.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M2/counter_3 (FF)
  Destination:          M2/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.210ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M2/counter_3 to M2/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y36.DQ      Tcko                  0.118   M2/counter<3>
                                                       M2/counter_3
    SLICE_X94Y36.D3      net (fanout=2)        0.151   M2/counter<3>
    SLICE_X94Y36.CLK     Tah         (-Th)     0.059   M2/counter<3>
                                                       M2/counter_3_rstpot
                                                       M2/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.210ns (0.059ns logic, 0.151ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.400ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.600ns (625.000MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X56Y60.SR
  Clock network: M2/rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X56Y60.SR
  Clock network: M2/rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.396|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4363 paths, 0 nets, and 702 connections

Design statistics:
   Minimum period:   4.396ns{1}   (Maximum frequency: 227.480MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 03 14:28:14 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5101 MB



