// Seed: 2467509783
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_5;
  assign id_2 = {1'd0, id_1, id_3};
  assign id_3 = !id_5;
endmodule
module module_1 (
    input wire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wire id_3,
    input supply1 id_4
    , id_22,
    input tri id_5,
    input tri id_6,
    output supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12,
    output wor id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    input supply1 id_17,
    output uwire id_18,
    input uwire id_19,
    output uwire id_20
);
  assign id_2 = 1;
  module_0(
      id_22, id_22, id_22, id_22
  );
  wor id_23 = id_19;
endmodule
