{"vcs1":{"timestamp_begin":1745912997.361880960, "rt":0.65, "ut":0.14, "st":0.06}}
{"vcselab":{"timestamp_begin":1745912998.129683326, "rt":0.46, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1745912998.635811438, "rt":0.42, "ut":0.13, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745912997.191678897}
{"VCS_COMP_START_TIME": 1745912997.191678897}
{"VCS_COMP_END_TIME": 1745912999.187235162}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 264024}}
{"vcselab": {"peak_mem": 140052}}
