#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov 12 20:31:50 2020
# Process ID: 2548
# Current directory: E:/FPGA_DEMO/i2c_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8156 E:\FPGA_DEMO\i2c_test\i2c_test.xpr
# Log file: E:/FPGA_DEMO/i2c_test/vivado.log
# Journal file: E:/FPGA_DEMO/i2c_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA_DEMO/i2c_test/i2c_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.375 ; gain = 0.000
update_compile_order -fileset sources_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
export_ip_user_files -of_objects  [get_files E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/new/top.v] -no_script -reset -force -quiet
remove_files  E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/new/top.v
file delete -force E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/new/top.v
create_bd_design "design_1"
Wrote  : <E:\FPGA_DEMO\i2c_test\i2c_test.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1079.324 ; gain = 17.949
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_cells processing_system7_0]
export_ip_user_files -of_objects  [get_files E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
file delete -force E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/bd/design_1
close [ open E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/new/top.v w ]
add_files E:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/new/top.v
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_ip -name axi_iic -vendor xilinx.com -library ip -version 2.0 -module_name axi_iic_0 -dir e:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_iic_0'...
set_property generate_synth_checkpoint false [get_files  e:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci]
generate_target all [get_files  e:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_iic_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_iic_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_iic_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'axi_iic_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_iic_0'...
export_ip_user_files -of_objects [get_files e:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/FPGA_DEMO/i2c_test/i2c_test.srcs/sources_1/ip/axi_iic_0/axi_iic_0.xci] -directory E:/FPGA_DEMO/i2c_test/i2c_test.ip_user_files/sim_scripts -ip_user_files_dir E:/FPGA_DEMO/i2c_test/i2c_test.ip_user_files -ipstatic_source_dir E:/FPGA_DEMO/i2c_test/i2c_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA_DEMO/i2c_test/i2c_test.cache/compile_simlib/modelsim} {questa=E:/FPGA_DEMO/i2c_test/i2c_test.cache/compile_simlib/questa} {riviera=E:/FPGA_DEMO/i2c_test/i2c_test.cache/compile_simlib/riviera} {activehdl=E:/FPGA_DEMO/i2c_test/i2c_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 21:56:03 2020...
