###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:28:59 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[44] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[44] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.598
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.081
- Arrival Time                  5.423
= Slack Time                   -0.342
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.342 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    0.967 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.181 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.354 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.908 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    2.965 | 
     | tx_core/axi_master/pkt0_fifo/U109    | B v -> Y v   | AND2X1  | 0.069 | 0.828 |   4.135 |    3.793 | 
     | tx_core/QOS_selector/U114            | A v -> Y ^   | INVX2   | 0.115 | 0.107 |   4.242 |    3.900 | 
     | tx_core/QOS_selector/FE_PHC2360_n112 | A ^ -> Y ^   | BUFX4   | 0.043 | 0.109 |   4.352 |    4.010 | 
     | tx_core/QOS_selector/FE_PHC2491_n112 | A ^ -> Y ^   | BUFX4   | 0.072 | 0.119 |   4.471 |    4.129 | 
     | tx_core/QOS_selector/U210            | B ^ -> Y v   | OAI21X1 | 0.205 | 0.068 |   4.540 |    4.197 | 
     | tx_core/tx_rs/U631                   | B v -> Y ^   | MUX2X1  | 0.109 | 0.122 |   4.662 |    4.320 | 
     | tx_core/tx_rs/U632                   | A ^ -> Y v   | INVX2   | 0.074 | 0.079 |   4.741 |    4.398 | 
     | tx_core/tx_rs/FE_PHC416_n1089        | A v -> Y v   | CLKBUF1 | 0.042 | 0.158 |   4.899 |    4.556 | 
     | tx_core/tx_rs/FE_PHC1804_n1089       | A v -> Y v   | BUFX4   | 0.041 | 0.089 |   4.988 |    4.645 | 
     | tx_core/tx_rs/FE_PHC2086_n1089       | A v -> Y v   | BUFX2   | 0.068 | 0.117 |   5.105 |    4.763 | 
     | tx_core/tx_rs/FE_PHC1538_n1089       | A v -> Y v   | BUFX2   | 0.100 | 0.152 |   5.257 |    4.915 | 
     | tx_core/tx_rs/FE_PHC1269_n1089       | A v -> Y v   | CLKBUF1 | 0.037 | 0.164 |   5.421 |    5.078 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[44] | D v          | DFFSR   | 0.037 | 0.002 |   5.423 |    5.081 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.342 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.570 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.867 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.114 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.290 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.500 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.708 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.938 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[44] | CLK ^        | DFFSR   | 0.214 | 0.002 |   1.598 |    1.940 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin tx_core/tx_rs/\bvalid_reg[7] /CLK 
Endpoint:   tx_core/tx_rs/\bvalid_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \clks.rst                       (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.572
- Setup                         0.098
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.054
- Arrival Time                  5.350
= Slack Time                   -0.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.295 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.014 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.228 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.401 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.955 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.012 | 
     | tx_core/axi_master/pktctrl0_fifo/U93 | B v -> Y v   | AND2X1  | 0.070 | 0.694 |   4.002 |    3.706 | 
     | tx_core/QOS_selector/U82             | A v -> Y ^   | INVX2   | 0.097 | 0.094 |   4.095 |    3.800 | 
     | tx_core/QOS_selector/FE_PHC2342_n80  | A ^ -> Y ^   | BUFX2   | 0.083 | 0.134 |   4.230 |    3.934 | 
     | tx_core/QOS_selector/FE_PHC2119_n80  | A ^ -> Y ^   | BUFX4   | 0.052 | 0.117 |   4.347 |    4.052 | 
     | tx_core/QOS_selector/FE_PHC1852_n80  | A ^ -> Y ^   | BUFX4   | 0.049 | 0.104 |   4.451 |    4.156 | 
     | tx_core/QOS_selector/U146            | B ^ -> Y v   | OAI21X1 | 0.237 | 0.088 |   4.539 |    4.244 | 
     | tx_core/tx_rs/U399                   | B v -> Y ^   | MUX2X1  | 0.117 | 0.133 |   4.672 |    4.376 | 
     | tx_core/tx_rs/U400                   | A ^ -> Y v   | INVX2   | 0.089 | 0.093 |   4.765 |    4.470 | 
     | tx_core/tx_rs/FE_PHC472_n1142        | A v -> Y v   | CLKBUF2 | 0.020 | 0.212 |   4.977 |    4.681 | 
     | tx_core/tx_rs/FE_PHC1523_n1142       | A v -> Y v   | BUFX2   | 0.041 | 0.081 |   5.058 |    4.763 | 
     | tx_core/tx_rs/FE_PHC1257_n1142       | A v -> Y v   | BUFX2   | 0.079 | 0.127 |   5.185 |    4.889 | 
     | tx_core/tx_rs/FE_PHC1042_n1142       | A v -> Y v   | CLKBUF1 | 0.044 | 0.162 |   5.347 |    5.051 | 
     | tx_core/tx_rs/\bvalid_reg[7]         | D v          | DFFSR   | 0.044 | 0.003 |   5.350 |    5.054 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.295 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.523 | 
     | FECTS_clks_clk___L2_I1       | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.820 | 
     | FECTS_clks_clk___L3_I5       | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.067 | 
     | FECTS_clks_clk___L4_I11      | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.243 | 
     | FECTS_clks_clk___L5_I13      | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.388 | 
     | FECTS_clks_clk___L6_I7       | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.531 | 
     | FECTS_clks_clk___L7_I13      | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.661 | 
     | tx_core/tx_rs/U144           | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.865 | 
     | tx_core/tx_rs/\bvalid_reg[7] | CLK ^        | DFFSR   | 0.201 | 0.003 |   1.572 |    1.867 | 
     +--------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin tx_core/tx_rs/\pkt_ctrl_d_reg[2] /CLK 
Endpoint:   tx_core/tx_rs/\pkt_ctrl_d_reg[2] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.573
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.051
- Arrival Time                  5.336
= Slack Time                   -0.285
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.285 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.025 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.238 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.411 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.966 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.023 | 
     | tx_core/axi_master/pktctrl0_fifo/U91 | B v -> Y v   | AND2X1  | 0.072 | 0.683 |   3.991 |    3.706 | 
     | tx_core/QOS_selector/U80             | A v -> Y ^   | INVX2   | 0.108 | 0.103 |   4.094 |    3.809 | 
     | tx_core/QOS_selector/FE_PHC2348_n78  | A ^ -> Y ^   | BUFX2   | 0.049 | 0.104 |   4.197 |    3.913 | 
     | tx_core/QOS_selector/FE_PHC2123_n78  | A ^ -> Y ^   | BUFX4   | 0.053 | 0.108 |   4.306 |    4.021 | 
     | tx_core/QOS_selector/FE_PHC1854_n78  | A ^ -> Y ^   | BUFX4   | 0.049 | 0.105 |   4.411 |    4.126 | 
     | tx_core/QOS_selector/U142            | B ^ -> Y v   | OAI21X1 | 0.245 | 0.095 |   4.505 |    4.220 | 
     | tx_core/tx_rs/U385                   | B v -> Y ^   | MUX2X1  | 0.110 | 0.124 |   4.629 |    4.344 | 
     | tx_core/tx_rs/U386                   | A ^ -> Y v   | INVX2   | 0.050 | 0.047 |   4.676 |    4.391 | 
     | tx_core/tx_rs/FE_PHC1528_n1139       | A v -> Y v   | BUFX4   | 0.067 | 0.124 |   4.799 |    4.514 | 
     | tx_core/tx_rs/FE_PHC463_n1139        | A v -> Y v   | CLKBUF3 | 0.039 | 0.287 |   5.086 |    4.801 | 
     | tx_core/tx_rs/FE_PHC1256_n1139       | A v -> Y v   | CLKBUF1 | 0.027 | 0.138 |   5.224 |    4.939 | 
     | tx_core/tx_rs/FE_PHC1050_n1139       | A v -> Y v   | BUFX2   | 0.063 | 0.110 |   5.334 |    5.050 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[2]     | D v          | DFFSR   | 0.063 | 0.002 |   5.336 |    5.051 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.285 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.513 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.810 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.056 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.232 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.378 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.520 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.650 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.854 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[2] | CLK ^        | DFFSR   | 0.201 | 0.004 |   1.573 |    1.858 | 
     +------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin tx_core/tx_rs/\bvalid_reg[6] /CLK 
Endpoint:   tx_core/tx_rs/\bvalid_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \clks.rst                       (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
- Setup                         0.095
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.089
- Arrival Time                  5.373
= Slack Time                   -0.284
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.284 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.025 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.239 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.412 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.966 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.023 | 
     | tx_core/axi_master/pktctrl0_fifo/U94 | B v -> Y v   | AND2X1  | 0.071 | 0.741 |   4.048 |    3.764 | 
     | tx_core/QOS_selector/U83             | A v -> Y ^   | INVX2   | 0.121 | 0.112 |   4.161 |    3.877 | 
     | tx_core/QOS_selector/FE_PHC2411_n81  | A ^ -> Y ^   | BUFX4   | 0.079 | 0.145 |   4.306 |    4.022 | 
     | tx_core/QOS_selector/FE_PHC2157_n81  | A ^ -> Y ^   | BUFX4   | 0.073 | 0.136 |   4.441 |    4.157 | 
     | tx_core/QOS_selector/U148            | B ^ -> Y v   | OAI21X1 | 0.257 | 0.111 |   4.552 |    4.268 | 
     | tx_core/tx_rs/U407                   | B v -> Y ^   | MUX2X1  | 0.113 | 0.129 |   4.681 |    4.397 | 
     | tx_core/tx_rs/U408                   | A ^ -> Y v   | INVX2   | 0.085 | 0.089 |   4.770 |    4.486 | 
     | tx_core/tx_rs/FE_PHC473_n1143        | A v -> Y v   | CLKBUF2 | 0.023 | 0.213 |   4.983 |    4.699 | 
     | tx_core/tx_rs/FE_PHC1806_n1143       | A v -> Y v   | BUFX2   | 0.042 | 0.086 |   5.069 |    4.785 | 
     | tx_core/tx_rs/FE_PHC1543_n1143       | A v -> Y v   | BUFX2   | 0.089 | 0.136 |   5.205 |    4.921 | 
     | tx_core/tx_rs/FE_PHC1274_n1143       | A v -> Y v   | CLKBUF1 | 0.043 | 0.164 |   5.369 |    5.085 | 
     | tx_core/tx_rs/\bvalid_reg[6]         | D v          | DFFSR   | 0.043 | 0.004 |   5.373 |    5.089 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.284 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.512 | 
     | FECTS_clks_clk___L2_I1       | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.809 | 
     | FECTS_clks_clk___L3_I5       | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.056 | 
     | FECTS_clks_clk___L4_I12      | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.223 | 
     | FECTS_clks_clk___L5_I14      | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.374 | 
     | FECTS_clks_clk___L6_I8       | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.528 | 
     | tx_core/tx_rs/U145           | A ^ -> Y ^   | BUFX2   | 0.090 | 0.131 |   1.375 |    1.659 | 
     | tx_core/tx_rs/n141__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.222 |   1.597 |    1.881 | 
     | tx_core/tx_rs/\bvalid_reg[6] | CLK ^        | DFFSR   | 0.147 | 0.006 |   1.603 |    1.887 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[6] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[6] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
- Setup                         0.095
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.088
- Arrival Time                  5.367
= Slack Time                   -0.278
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.278 | 
     | tx_core/axi_master/U221                  | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.031 | 
     | tx_core/axi_master/FE_PHC2799_n198       | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.245 | 
     | tx_core/axi_master/FE_PHC2798_n198       | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.418 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.972 | 
     | tx_core/axi_master/FE_OFCC66_n139        | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.029 | 
     | tx_core/axi_master/pkt0_fifo/U87         | B v -> Y v   | AND2X1  | 0.069 | 0.672 |   3.979 |    3.701 | 
     | tx_core/QOS_selector/U92                 | A v -> Y ^   | INVX2   | 0.046 | 0.051 |   4.030 |    3.752 | 
     | tx_core/QOS_selector/U166                | B ^ -> Y v   | OAI21X1 | 0.145 | 0.103 |   4.133 |    3.855 | 
     | tx_core/tx_rs/FE_PHC2314_pfifo_datain_6_ | A v -> Y v   | BUFX2   | 0.078 | 0.157 |   4.290 |    4.012 | 
     | tx_core/tx_rs/U714                       | B v -> Y ^   | MUX2X1  | 0.101 | 0.101 |   4.391 |    4.113 | 
     | tx_core/tx_rs/U715                       | A ^ -> Y v   | INVX2   | 0.066 | 0.070 |   4.461 |    4.183 | 
     | tx_core/tx_rs/FE_PHC425_n1127            | A v -> Y v   | CLKBUF1 | 0.037 | 0.152 |   4.613 |    4.335 | 
     | tx_core/tx_rs/FE_PHC2082_n1127           | A v -> Y v   | BUFX4   | 0.051 | 0.101 |   4.713 |    4.435 | 
     | tx_core/tx_rs/FE_PHC1792_n1127           | A v -> Y v   | BUFX2   | 0.132 | 0.173 |   4.887 |    4.608 | 
     | tx_core/tx_rs/FE_PHC1518_n1127           | A v -> Y v   | CLKBUF1 | 0.061 | 0.191 |   5.078 |    4.799 | 
     | tx_core/tx_rs/FE_PHC1245_n1127           | A v -> Y v   | BUFX2   | 0.079 | 0.139 |   5.217 |    4.938 | 
     | tx_core/tx_rs/FE_PHC1036_n1127           | A v -> Y v   | CLKBUF1 | 0.029 | 0.149 |   5.366 |    5.088 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[6]      | D v          | DFFSR   | 0.029 | 0.001 |   5.367 |    5.088 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.278 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.506 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.803 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.050 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.225 | 
     | FECTS_clks_clk___L5_I12             | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.436 | 
     | FECTS_clks_clk___L6_I4              | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.644 | 
     | tx_core/tx_rs/U143                  | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.880 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[6] | CLK ^        | DFFSR   | 0.212 | 0.002 |   1.603 |    1.882 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin tx_core/tx_rs/\bvalid_reg[3] /CLK 
Endpoint:   tx_core/tx_rs/\bvalid_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \clks.rst                       (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
- Setup                         0.095
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.088
- Arrival Time                  5.347
= Slack Time                   -0.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.259 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.051 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.264 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.437 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.992 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.049 | 
     | tx_core/axi_master/pktctrl0_fifo/U97 | B v -> Y v   | AND2X1  | 0.069 | 0.821 |   4.128 |    3.870 | 
     | tx_core/QOS_selector/U86             | A v -> Y ^   | INVX2   | 0.108 | 0.099 |   4.228 |    3.969 | 
     | tx_core/QOS_selector/FE_PHC2361_n84  | A ^ -> Y ^   | BUFX4   | 0.077 | 0.144 |   4.372 |    4.113 | 
     | tx_core/QOS_selector/U154            | B ^ -> Y v   | OAI21X1 | 0.252 | 0.108 |   4.480 |    4.221 | 
     | tx_core/tx_rs/U401                   | B v -> Y ^   | MUX2X1  | 0.097 | 0.111 |   4.591 |    4.332 | 
     | tx_core/tx_rs/FE_PHC2087_n345        | A ^ -> Y ^   | BUFX2   | 0.049 | 0.100 |   4.691 |    4.432 | 
     | tx_core/tx_rs/U402                   | A ^ -> Y v   | INVX2   | 0.066 | 0.071 |   4.762 |    4.503 | 
     | tx_core/tx_rs/FE_PHC465_n1146        | A v -> Y v   | CLKBUF2 | 0.018 | 0.206 |   4.967 |    4.709 | 
     | tx_core/tx_rs/FE_PHC1805_n1146       | A v -> Y v   | BUFX2   | 0.041 | 0.082 |   5.049 |    4.791 | 
     | tx_core/tx_rs/FE_PHC1539_n1146       | A v -> Y v   | BUFX2   | 0.083 | 0.131 |   5.180 |    4.921 | 
     | tx_core/tx_rs/FE_PHC1271_n1146       | A v -> Y v   | CLKBUF1 | 0.044 | 0.163 |   5.343 |    5.085 | 
     | tx_core/tx_rs/\bvalid_reg[3]         | D v          | DFFSR   | 0.044 | 0.003 |   5.347 |    5.088 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.259 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.487 | 
     | FECTS_clks_clk___L2_I1       | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.784 | 
     | FECTS_clks_clk___L3_I5       | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.030 | 
     | FECTS_clks_clk___L4_I12      | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.197 | 
     | FECTS_clks_clk___L5_I14      | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.349 | 
     | FECTS_clks_clk___L6_I8       | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.503 | 
     | tx_core/tx_rs/U145           | A ^ -> Y ^   | BUFX2   | 0.090 | 0.131 |   1.375 |    1.634 | 
     | tx_core/tx_rs/n141__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.222 |   1.597 |    1.856 | 
     | tx_core/tx_rs/\bvalid_reg[3] | CLK ^        | DFFSR   | 0.147 | 0.006 |   1.603 |    1.862 | 
     +--------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[26] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[26] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.575
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.054
- Arrival Time                  5.308
= Slack Time                   -0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.254 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.056 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.269 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.442 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    1.997 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.054 | 
     | tx_core/axi_master/pkt0_fifo/U129    | B v -> Y v   | AND2X1  | 0.071 | 0.797 |   4.105 |    3.851 | 
     | tx_core/QOS_selector/U367            | A v -> Y ^   | INVX2   | 0.086 | 0.086 |   4.191 |    3.937 | 
     | tx_core/QOS_selector/FE_PHC2158_n247 | A ^ -> Y ^   | BUFX2   | 0.083 | 0.133 |   4.324 |    4.070 | 
     | tx_core/QOS_selector/U250            | B ^ -> Y v   | OAI21X1 | 0.253 | 0.106 |   4.430 |    4.176 | 
     | tx_core/tx_rs/U963                   | B v -> Y ^   | MUX2X1  | 0.116 | 0.132 |   4.562 |    4.308 | 
     | tx_core/tx_rs/U964                   | A ^ -> Y v   | INVX2   | 0.061 | 0.062 |   4.624 |    4.370 | 
     | tx_core/tx_rs/FE_PHC1262_n1107       | A v -> Y v   | BUFX2   | 0.039 | 0.091 |   4.715 |    4.462 | 
     | tx_core/tx_rs/FE_PHC1527_n1107       | A v -> Y v   | BUFX2   | 0.074 | 0.122 |   4.837 |    4.584 | 
     | tx_core/tx_rs/FE_PHC821_n1107        | A v -> Y v   | CLKBUF1 | 0.052 | 0.167 |   5.004 |    4.750 | 
     | tx_core/tx_rs/FE_PHC482_n1107        | A v -> Y v   | CLKBUF3 | 0.058 | 0.297 |   5.301 |    5.048 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[26] | D v          | DFFSR   | 0.058 | 0.006 |   5.308 |    5.054 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.254 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.482 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.779 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.217 |   0.741 |    0.995 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.160 |   0.901 |    1.155 | 
     | FECTS_clks_clk___L5_I7               | A ^ -> Y ^   | CLKBUF1 | 0.050 | 0.147 |   1.048 |    1.302 | 
     | FECTS_clks_clk___L6_I0               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.185 |   1.234 |    1.488 | 
     | FECTS_clks_clk___L7_I0               | A ^ -> Y ^   | CLKBUF1 | 0.023 | 0.137 |   1.371 |    1.624 | 
     | tx_core/tx_rs/U142                   | A ^ -> Y ^   | BUFX2   | 0.200 | 0.202 |   1.573 |    1.826 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[26] | CLK ^        | DFFSR   | 0.200 | 0.002 |   1.575 |    1.828 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[16] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[16] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.579
- Setup                         0.104
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.055
- Arrival Time                  5.292
= Slack Time                   -0.238
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.238 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.072 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.286 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.459 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.013 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.070 | 
     | tx_core/axi_master/pkt0_fifo/U140    | B v -> Y v   | AND2X1  | 0.072 | 0.827 |   4.134 |    3.897 | 
     | tx_core/QOS_selector/U378            | A v -> Y ^   | INVX2   | 0.089 | 0.089 |   4.223 |    3.986 | 
     | tx_core/QOS_selector/FE_PHC1858_n258 | A ^ -> Y ^   | BUFX4   | 0.058 | 0.122 |   4.346 |    4.108 | 
     | tx_core/QOS_selector/U272            | B ^ -> Y v   | OAI21X1 | 0.232 | 0.085 |   4.431 |    4.193 | 
     | tx_core/tx_rs/U1268                  | B v -> Y ^   | MUX2X1  | 0.113 | 0.128 |   4.559 |    4.321 | 
     | tx_core/tx_rs/U1269                  | A ^ -> Y v   | INVX2   | 0.110 | 0.113 |   4.671 |    4.434 | 
     | tx_core/tx_rs/FE_PHC457_n1117        | A v -> Y v   | CLKBUF2 | 0.048 | 0.239 |   4.910 |    4.673 | 
     | tx_core/tx_rs/FE_PHC1248_n1117       | A v -> Y v   | CLKBUF1 | 0.021 | 0.138 |   5.048 |    4.811 | 
     | tx_core/tx_rs/FE_PHC1526_n1117       | A v -> Y v   | BUFX2   | 0.063 | 0.108 |   5.157 |    4.919 | 
     | tx_core/tx_rs/FE_PHC1044_n1117       | A v -> Y v   | BUFX2   | 0.077 | 0.132 |   5.289 |    5.051 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[16] | D v          | DFFSR   | 0.077 | 0.003 |   5.292 |    5.055 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.238 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.466 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.762 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.217 |   0.742 |    0.979 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.160 |   0.901 |    1.139 | 
     | FECTS_clks_clk___L5_I7               | A ^ -> Y ^   | CLKBUF1 | 0.050 | 0.147 |   1.048 |    1.286 | 
     | FECTS_clks_clk___L6_I0               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.185 |   1.234 |    1.471 | 
     | FECTS_clks_clk___L7_I0               | A ^ -> Y ^   | CLKBUF1 | 0.023 | 0.137 |   1.371 |    1.608 | 
     | tx_core/tx_rs/U142                   | A ^ -> Y ^   | BUFX2   | 0.200 | 0.202 |   1.573 |    1.810 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[16] | CLK ^        | DFFSR   | 0.200 | 0.007 |   1.579 |    1.817 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[45] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[45] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.080
- Arrival Time                  5.313
= Slack Time                   -0.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.233 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.077 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.290 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.463 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.018 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.075 | 
     | tx_core/axi_master/pkt0_fifo/U108    | B v -> Y v   | AND2X1  | 0.069 | 0.763 |   4.070 |    3.838 | 
     | tx_core/QOS_selector/U113            | A v -> Y ^   | INVX2   | 0.075 | 0.078 |   4.148 |    3.916 | 
     | tx_core/QOS_selector/FE_PHC2121_n111 | A ^ -> Y ^   | BUFX2   | 0.088 | 0.134 |   4.283 |    4.050 | 
     | tx_core/QOS_selector/U208            | B ^ -> Y v   | OAI21X1 | 0.124 | 0.091 |   4.373 |    4.141 | 
     | tx_core/tx_rs/U908                   | B v -> Y ^   | MUX2X1  | 0.101 | 0.107 |   4.481 |    4.248 | 
     | tx_core/tx_rs/U909                   | A ^ -> Y v   | INVX2   | 0.084 | 0.088 |   4.569 |    4.336 | 
     | tx_core/tx_rs/FE_PHC427_n1088        | A v -> Y v   | CLKBUF1 | 0.030 | 0.152 |   4.721 |    4.488 | 
     | tx_core/tx_rs/FE_PHC1795_n1088       | A v -> Y v   | BUFX4   | 0.049 | 0.095 |   4.815 |    4.583 | 
     | tx_core/tx_rs/FE_PHC1522_n1088       | A v -> Y v   | BUFX4   | 0.041 | 0.091 |   4.907 |    4.674 | 
     | tx_core/tx_rs/FE_PHC1250_n1088       | A v -> Y v   | BUFX2   | 0.115 | 0.154 |   5.060 |    4.828 | 
     | tx_core/tx_rs/FE_PHC781_n1088        | A v -> Y v   | CLKBUF2 | 0.054 | 0.249 |   5.309 |    5.076 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[45] | D v          | DFFSR   | 0.054 | 0.004 |   5.313 |    5.080 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.233 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.461 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.757 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    1.004 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.180 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.390 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.599 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.829 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[45] | CLK ^        | DFFSR   | 0.214 | 0.005 |   1.601 |    1.833 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[10] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.605
- Setup                         0.095
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.090
- Arrival Time                  5.313
= Slack Time                   -0.223
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.223 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.087 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.300 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.473 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.028 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.085 | 
     | tx_core/axi_master/pkt0_fifo/U146    | B v -> Y v   | AND2X1  | 0.072 | 0.673 |   3.981 |    3.758 | 
     | tx_core/QOS_selector/U384            | A v -> Y ^   | INVX2   | 0.052 | 0.057 |   4.038 |    3.815 | 
     | tx_core/QOS_selector/FE_PHC2100_n264 | A ^ -> Y ^   | BUFX2   | 0.062 | 0.107 |   4.145 |    3.922 | 
     | tx_core/QOS_selector/U284            | B ^ -> Y v   | OAI21X1 | 0.106 | 0.068 |   4.213 |    3.990 | 
     | tx_core/tx_rs/U878                   | B v -> Y ^   | MUX2X1  | 0.103 | 0.105 |   4.318 |    4.095 | 
     | tx_core/tx_rs/U879                   | A ^ -> Y v   | INVX2   | 0.062 | 0.066 |   4.384 |    4.161 | 
     | tx_core/tx_rs/FE_PHC415_n1123        | A v -> Y v   | CLKBUF1 | 0.023 | 0.139 |   4.522 |    4.299 | 
     | tx_core/tx_rs/FE_PHC1785_n1123       | A v -> Y v   | BUFX2   | 0.042 | 0.087 |   4.609 |    4.386 | 
     | tx_core/tx_rs/FE_PHC1506_n1123       | A v -> Y v   | BUFX2   | 0.041 | 0.088 |   4.697 |    4.474 | 
     | tx_core/tx_rs/FE_PHC1224_n1123       | A v -> Y v   | BUFX2   | 0.116 | 0.156 |   4.853 |    4.630 | 
     | tx_core/tx_rs/FE_PHC1000_n1123       | A v -> Y v   | CLKBUF2 | 0.052 | 0.244 |   5.097 |    4.874 | 
     | tx_core/tx_rs/FE_PHC773_n1123        | A v -> Y v   | CLKBUF2 | 0.030 | 0.215 |   5.311 |    5.089 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[10] | D v          | DFFSR   | 0.030 | 0.001 |   5.313 |    5.090 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.223 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.451 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.748 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.994 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.170 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.381 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.589 | 
     | tx_core/tx_rs/U143                   | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.825 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[10] | CLK ^        | DFFSR   | 0.212 | 0.004 |   1.605 |    1.828 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin tx_core/tx_rs/\pkt_ctrl_d_reg[5] /CLK 
Endpoint:   tx_core/tx_rs/\pkt_ctrl_d_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.574
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.053
- Arrival Time                  5.274
= Slack Time                   -0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                               | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.221 | 
     | tx_core/axi_master/U221                       | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.088 | 
     | tx_core/axi_master/FE_PHC2799_n198            | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.302 | 
     | tx_core/axi_master/FE_PHC2798_n198            | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.475 | 
     | tx_core/axi_master/U191                       | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.029 | 
     | tx_core/axi_master/FE_OFCC66_n139             | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.086 | 
     | tx_core/axi_master/pktctrl0_fifo/U88          | B v -> Y v   | AND2X1  | 0.071 | 0.577 |   3.884 |    3.663 | 
     | tx_core/QOS_selector/U77                      | A v -> Y ^   | INVX2   | 0.045 | 0.050 |   3.934 |    3.713 | 
     | tx_core/QOS_selector/U136                     | B ^ -> Y v   | OAI21X1 | 0.124 | 0.084 |   4.018 |    3.797 | 
     | tx_core/tx_rs/FE_PHC1802_pfifo_datain_ctrl_5_ | A v -> Y v   | BUFX4   | 0.043 | 0.123 |   4.141 |    3.919 | 
     | tx_core/tx_rs/FE_PHC2154_pfifo_datain_ctrl_5_ | A v -> Y v   | BUFX2   | 0.058 | 0.111 |   4.252 |    4.030 | 
     | tx_core/tx_rs/U393                            | B v -> Y ^   | MUX2X1  | 0.100 | 0.095 |   4.346 |    4.125 | 
     | tx_core/tx_rs/U394                            | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   4.440 |    4.219 | 
     | tx_core/tx_rs/FE_PHC459_n1136                 | A v -> Y v   | CLKBUF3 | 0.024 | 0.279 |   4.719 |    4.498 | 
     | tx_core/tx_rs/FE_PHC1537_n1136                | A v -> Y v   | BUFX4   | 0.109 | 0.146 |   4.865 |    4.644 | 
     | tx_core/tx_rs/FE_PHC1252_n1136                | A v -> Y v   | CLKBUF2 | 0.080 | 0.272 |   5.137 |    4.916 | 
     | tx_core/tx_rs/FE_PHC1047_n1136                | A v -> Y v   | BUFX2   | 0.062 | 0.136 |   5.273 |    5.051 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[5]              | D v          | DFFSR   | 0.062 | 0.002 |   5.274 |    5.053 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.221 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.449 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.746 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.993 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.169 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.314 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.457 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.587 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.790 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[5] | CLK ^        | DFFSR   | 0.201 | 0.005 |   1.574 |    1.796 | 
     +------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[37] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[37] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.554
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.034
- Arrival Time                  5.254
= Slack Time                   -0.221
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.221 | 
     | tx_core/axi_master/U221                   | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.089 | 
     | tx_core/axi_master/FE_PHC2799_n198        | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.303 | 
     | tx_core/axi_master/FE_PHC2798_n198        | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.476 | 
     | tx_core/axi_master/U191                   | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.030 | 
     | tx_core/axi_master/FE_OFCC66_n139         | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.087 | 
     | tx_core/axi_master/pkt0_fifo/U117         | B v -> Y v   | AND2X1  | 0.072 | 0.639 |   3.947 |    3.726 | 
     | tx_core/QOS_selector/U122                 | A v -> Y ^   | INVX2   | 0.045 | 0.050 |   3.997 |    3.777 | 
     | tx_core/QOS_selector/U226                 | B ^ -> Y v   | OAI21X1 | 0.148 | 0.106 |   4.104 |    3.883 | 
     | tx_core/tx_rs/FE_PHC2085_pfifo_datain_37_ | A v -> Y v   | BUFX2   | 0.052 | 0.136 |   4.240 |    4.019 | 
     | tx_core/tx_rs/U955                        | B v -> Y ^   | MUX2X1  | 0.101 | 0.094 |   4.334 |    4.114 | 
     | tx_core/tx_rs/U956                        | A ^ -> Y v   | INVX2   | 0.048 | 0.049 |   4.383 |    4.162 | 
     | tx_core/tx_rs/FE_PHC1799_n1096            | A v -> Y v   | BUFX4   | 0.049 | 0.100 |   4.483 |    4.262 | 
     | tx_core/tx_rs/FE_PHC1534_n1096            | A v -> Y v   | BUFX2   | 0.094 | 0.143 |   4.626 |    4.405 | 
     | tx_core/tx_rs/FE_PHC1261_n1096            | A v -> Y v   | CLKBUF1 | 0.047 | 0.169 |   4.795 |    4.574 | 
     | tx_core/tx_rs/FE_PHC817_n1096             | A v -> Y v   | CLKBUF1 | 0.049 | 0.159 |   4.954 |    4.733 | 
     | tx_core/tx_rs/FE_PHC489_n1096             | A v -> Y v   | CLKBUF3 | 0.056 | 0.294 |   5.248 |    5.027 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[37]      | D v          | DFFSR   | 0.056 | 0.007 |   5.254 |    5.034 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.221 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.449 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.745 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.992 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.151 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.295 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.436 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.565 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.768 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[37] | CLK ^        | DFFSR   | 0.201 | 0.007 |   1.554 |    1.775 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[27] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[27] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.553
- Setup                         0.103
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.030
- Arrival Time                  5.248
= Slack Time                   -0.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.218 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.092 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.305 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.478 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.033 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.090 | 
     | tx_core/axi_master/pkt0_fifo/U128    | B v -> Y v   | AND2X1  | 0.069 | 0.726 |   4.033 |    3.815 | 
     | tx_core/QOS_selector/U366            | A v -> Y ^   | INVX2   | 0.077 | 0.079 |   4.112 |    3.894 | 
     | tx_core/QOS_selector/FE_PHC1957_n246 | A ^ -> Y ^   | BUFX4   | 0.050 | 0.113 |   4.225 |    4.007 | 
     | tx_core/QOS_selector/FE_PHC1586_n246 | A ^ -> Y ^   | BUFX2   | 0.048 | 0.094 |   4.319 |    4.102 | 
     | tx_core/QOS_selector/U248            | B ^ -> Y v   | OAI21X1 | 0.228 | 0.080 |   4.399 |    4.181 | 
     | tx_core/tx_rs/U989                   | B v -> Y ^   | MUX2X1  | 0.109 | 0.123 |   4.522 |    4.304 | 
     | tx_core/tx_rs/U990                   | A ^ -> Y v   | INVX2   | 0.051 | 0.052 |   4.574 |    4.356 | 
     | tx_core/tx_rs/FE_PHC1230_n1106       | A v -> Y v   | BUFX4   | 0.070 | 0.125 |   4.699 |    4.481 | 
     | tx_core/tx_rs/FE_PHC468_n1106        | A v -> Y v   | CLKBUF3 | 0.041 | 0.291 |   4.989 |    4.771 | 
     | tx_core/tx_rs/FE_PHC1011_n1106       | A v -> Y v   | CLKBUF1 | 0.029 | 0.141 |   5.130 |    4.912 | 
     | tx_core/tx_rs/FE_PHC806_n1106        | A v -> Y v   | BUFX2   | 0.069 | 0.116 |   5.246 |    5.028 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[27] | D v          | DFFSR   | 0.069 | 0.002 |   5.248 |    5.030 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.218 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.446 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.743 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.989 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.148 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.292 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.433 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.563 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.765 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[27] | CLK ^        | DFFSR   | 0.201 | 0.005 |   1.553 |    1.771 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[61] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[61] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.591
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.070
- Arrival Time                  5.281
= Slack Time                   -0.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.211 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.099 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.312 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.485 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.040 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.097 | 
     | tx_core/axi_master/pkt0_fifo/U90     | B v -> Y v   | AND2X1  | 0.071 | 0.819 |   4.127 |    3.916 | 
     | tx_core/QOS_selector/U95             | A v -> Y ^   | INVX2   | 0.085 | 0.086 |   4.213 |    4.002 | 
     | tx_core/QOS_selector/FE_PHC1897_n93  | A ^ -> Y ^   | BUFX4   | 0.062 | 0.125 |   4.338 |    4.127 | 
     | tx_core/QOS_selector/U172            | B ^ -> Y v   | OAI21X1 | 0.227 | 0.083 |   4.421 |    4.210 | 
     | tx_core/tx_rs/U1004                  | B v -> Y ^   | MUX2X1  | 0.116 | 0.130 |   4.551 |    4.340 | 
     | tx_core/tx_rs/U1239                  | A ^ -> Y v   | INVX2   | 0.103 | 0.106 |   4.656 |    4.446 | 
     | tx_core/tx_rs/FE_PHC477_n1072        | A v -> Y v   | CLKBUF3 | 0.071 | 0.320 |   4.976 |    4.765 | 
     | tx_core/tx_rs/FE_PHC1544_n1072       | A v -> Y v   | CLKBUF1 | 0.052 | 0.169 |   5.145 |    4.934 | 
     | tx_core/tx_rs/FE_PHC1276_n1072       | A v -> Y v   | BUFX2   | 0.079 | 0.132 |   5.277 |    5.067 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[61] | D v          | DFFSR   | 0.079 | 0.003 |   5.281 |    5.070 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.211 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.439 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.736 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.982 | 
     | FECTS_clks_clk___L4_I12              | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.150 | 
     | FECTS_clks_clk___L5_I14              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.301 | 
     | FECTS_clks_clk___L6_I8               | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.455 | 
     | tx_core/tx_rs/U139                   | A ^ -> Y ^   | BUFX2   | 0.093 | 0.133 |   1.377 |    1.588 | 
     | tx_core/tx_rs/n132__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.211 |   1.588 |    1.798 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[61] | CLK ^        | DFFSR   | 0.130 | 0.003 |   1.591 |    1.802 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[11] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[11] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.606
- Setup                         0.096
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.089
- Arrival Time                  5.300
= Slack Time                   -0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.210 | 
     | tx_core/axi_master/U221                   | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.099 | 
     | tx_core/axi_master/FE_PHC2799_n198        | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.313 | 
     | tx_core/axi_master/FE_PHC2798_n198        | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.486 | 
     | tx_core/axi_master/U191                   | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.040 | 
     | tx_core/axi_master/FE_OFCC66_n139         | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.097 | 
     | tx_core/axi_master/pkt0_fifo/U145         | B v -> Y v   | AND2X1  | 0.072 | 0.663 |   3.970 |    3.760 | 
     | tx_core/QOS_selector/U383                 | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   4.019 |    3.809 | 
     | tx_core/QOS_selector/U282                 | B ^ -> Y v   | OAI21X1 | 0.117 | 0.076 |   4.095 |    3.885 | 
     | tx_core/tx_rs/FE_PHC1787_pfifo_datain_11_ | A v -> Y v   | BUFX4   | 0.046 | 0.123 |   4.218 |    4.008 | 
     | tx_core/tx_rs/U888                        | B v -> Y ^   | MUX2X1  | 0.099 | 0.091 |   4.309 |    4.099 | 
     | tx_core/tx_rs/U889                        | A ^ -> Y v   | INVX2   | 0.069 | 0.073 |   4.382 |    4.172 | 
     | tx_core/tx_rs/FE_PHC418_n1122             | A v -> Y v   | CLKBUF1 | 0.080 | 0.178 |   4.560 |    4.350 | 
     | tx_core/tx_rs/FE_PHC1504_n1122            | A v -> Y v   | CLKBUF1 | 0.090 | 0.206 |   4.766 |    4.556 | 
     | tx_core/tx_rs/FE_PHC1219_n1122            | A v -> Y v   | CLKBUF1 | 0.042 | 0.170 |   4.936 |    4.726 | 
     | tx_core/tx_rs/FE_PHC1003_n1122            | A v -> Y v   | BUFX2   | 0.090 | 0.139 |   5.075 |    4.865 | 
     | tx_core/tx_rs/FE_PHC776_n1122             | A v -> Y v   | CLKBUF2 | 0.034 | 0.223 |   5.298 |    5.088 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[11]      | D v          | DFFSR   | 0.034 | 0.002 |   5.300 |    5.089 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.210 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.438 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.735 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.982 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.157 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.368 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.576 | 
     | tx_core/tx_rs/U143                   | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.812 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[11] | CLK ^        | DFFSR   | 0.212 | 0.004 |   1.606 |    1.816 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[40] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[40] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.083
- Arrival Time                  5.293
= Slack Time                   -0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.210 | 
     | tx_core/axi_master/U221                   | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.100 | 
     | tx_core/axi_master/FE_PHC2799_n198        | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.313 | 
     | tx_core/axi_master/FE_PHC2798_n198        | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.486 | 
     | tx_core/axi_master/U191                   | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.041 | 
     | tx_core/axi_master/FE_OFCC66_n139         | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.098 | 
     | tx_core/axi_master/pkt0_fifo/U113         | B v -> Y v   | AND2X1  | 0.075 | 0.648 |   3.956 |    3.746 | 
     | tx_core/QOS_selector/U118                 | A v -> Y ^   | INVX2   | 0.045 | 0.050 |   4.006 |    3.796 | 
     | tx_core/QOS_selector/U218                 | B ^ -> Y v   | OAI21X1 | 0.138 | 0.096 |   4.102 |    3.892 | 
     | tx_core/tx_rs/FE_PHC1790_pfifo_datain_40_ | A v -> Y v   | BUFX2   | 0.045 | 0.125 |   4.227 |    4.017 | 
     | tx_core/tx_rs/U862                        | B v -> Y ^   | MUX2X1  | 0.098 | 0.090 |   4.317 |    4.107 | 
     | tx_core/tx_rs/U863                        | A ^ -> Y v   | INVX2   | 0.043 | 0.037 |   4.353 |    4.144 | 
     | tx_core/tx_rs/FE_PHC1512_n1093            | A v -> Y v   | BUFX2   | 0.078 | 0.127 |   4.480 |    4.270 | 
     | tx_core/tx_rs/FE_PHC435_n1093             | A v -> Y v   | CLKBUF2 | 0.020 | 0.209 |   4.689 |    4.479 | 
     | tx_core/tx_rs/FE_PHC1239_n1093            | A v -> Y v   | BUFX4   | 0.084 | 0.128 |   4.817 |    4.607 | 
     | tx_core/tx_rs/FE_PHC1018_n1093            | A v -> Y v   | CLKBUF2 | 0.054 | 0.242 |   5.059 |    4.849 | 
     | tx_core/tx_rs/FE_PHC793_n1093             | A v -> Y v   | CLKBUF2 | 0.048 | 0.230 |   5.289 |    5.079 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[40]      | D v          | DFFSR   | 0.048 | 0.004 |   5.293 |    5.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.210 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.438 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.735 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.981 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.157 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.368 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.576 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.806 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[40] | CLK ^        | DFFSR   | 0.214 | 0.007 |   1.603 |    1.812 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin tx_core/tx_rs/\pkt_ctrl_d_reg[4] /CLK 
Endpoint:   tx_core/tx_rs/\pkt_ctrl_d_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.575
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.052
- Arrival Time                  5.262
= Slack Time                   -0.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                               |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                               | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.210 | 
     | tx_core/axi_master/U221                       | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.100 | 
     | tx_core/axi_master/FE_PHC2799_n198            | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.313 | 
     | tx_core/axi_master/FE_PHC2798_n198            | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.486 | 
     | tx_core/axi_master/U191                       | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.041 | 
     | tx_core/axi_master/FE_OFCC66_n139             | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.098 | 
     | tx_core/axi_master/pktctrl0_fifo/U89          | B v -> Y v   | AND2X1  | 0.069 | 0.671 |   3.978 |    3.768 | 
     | tx_core/QOS_selector/U78                      | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   4.027 |    3.817 | 
     | tx_core/QOS_selector/U138                     | B ^ -> Y v   | OAI21X1 | 0.114 | 0.072 |   4.099 |    3.889 | 
     | tx_core/tx_rs/FE_PHC1801_pfifo_datain_ctrl_4_ | A v -> Y v   | BUFX2   | 0.050 | 0.123 |   4.222 |    4.012 | 
     | tx_core/tx_rs/U395                            | B v -> Y ^   | MUX2X1  | 0.099 | 0.092 |   4.314 |    4.104 | 
     | tx_core/tx_rs/U396                            | A ^ -> Y v   | INVX2   | 0.087 | 0.090 |   4.405 |    4.195 | 
     | tx_core/tx_rs/FE_PHC444_n1137                 | A v -> Y v   | CLKBUF3 | 0.023 | 0.278 |   4.682 |    4.473 | 
     | tx_core/tx_rs/FE_PHC1535_n1137                | A v -> Y v   | BUFX2   | 0.151 | 0.177 |   4.860 |    4.650 | 
     | tx_core/tx_rs/FE_PHC1249_n1137                | A v -> Y v   | CLKBUF2 | 0.068 | 0.268 |   5.128 |    4.918 | 
     | tx_core/tx_rs/FE_PHC1046_n1137                | A v -> Y v   | BUFX2   | 0.065 | 0.132 |   5.260 |    5.050 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[4]              | D v          | DFFSR   | 0.065 | 0.002 |   5.262 |    5.052 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.210 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.438 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.734 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.981 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.157 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.303 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.445 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.575 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.779 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[4] | CLK ^        | DFFSR   | 0.201 | 0.005 |   1.575 |    1.784 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[49] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[49] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.598
- Setup                         0.098
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.080
- Arrival Time                  5.288
= Slack Time                   -0.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.208 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.101 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.315 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.488 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.042 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.099 | 
     | tx_core/axi_master/pkt0_fifo/U104    | B v -> Y v   | AND2X1  | 0.071 | 0.831 |   4.138 |    3.930 | 
     | tx_core/QOS_selector/U109            | A v -> Y ^   | INVX2   | 0.059 | 0.063 |   4.201 |    3.993 | 
     | tx_core/QOS_selector/FE_PHC1949_n107 | A ^ -> Y ^   | BUFX2   | 0.061 | 0.107 |   4.309 |    4.101 | 
     | tx_core/QOS_selector/FE_PHC1579_n107 | A ^ -> Y ^   | BUFX4   | 0.047 | 0.098 |   4.407 |    4.198 | 
     | tx_core/QOS_selector/U200            | B ^ -> Y v   | OAI21X1 | 0.220 | 0.069 |   4.476 |    4.268 | 
     | tx_core/tx_rs/U559                   | B v -> Y ^   | MUX2X1  | 0.107 | 0.120 |   4.596 |    4.387 | 
     | tx_core/tx_rs/U560                   | A ^ -> Y v   | INVX2   | 0.071 | 0.075 |   4.671 |    4.462 | 
     | tx_core/tx_rs/FE_PHC420_n1084        | A v -> Y v   | CLKBUF1 | 0.023 | 0.142 |   4.813 |    4.605 | 
     | tx_core/tx_rs/FE_PHC1220_n1084       | A v -> Y v   | BUFX2   | 0.041 | 0.083 |   4.896 |    4.688 | 
     | tx_core/tx_rs/FE_PHC1006_n1084       | A v -> Y v   | BUFX2   | 0.113 | 0.156 |   5.052 |    4.844 | 
     | tx_core/tx_rs/FE_PHC777_n1084        | A v -> Y v   | CLKBUF2 | 0.041 | 0.234 |   5.286 |    5.078 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[49] | D v          | DFFSR   | 0.041 | 0.002 |   5.288 |    5.080 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.208 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.436 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.733 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.980 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.156 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.366 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.574 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.804 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[49] | CLK ^        | DFFSR   | 0.214 | 0.002 |   1.598 |    1.806 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[54] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[54] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.592
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.075
- Arrival Time                  5.282
= Slack Time                   -0.207
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.207 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.102 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.316 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.489 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.043 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.100 | 
     | tx_core/axi_master/pkt0_fifo/U98     | B v -> Y v   | AND2X1  | 0.073 | 0.833 |   4.140 |    3.933 | 
     | tx_core/QOS_selector/U103            | A v -> Y ^   | INVX2   | 0.064 | 0.068 |   4.208 |    4.001 | 
     | tx_core/QOS_selector/FE_PHC1948_n101 | A ^ -> Y ^   | BUFX2   | 0.069 | 0.115 |   4.323 |    4.116 | 
     | tx_core/QOS_selector/FE_PHC1612_n101 | A ^ -> Y ^   | BUFX4   | 0.046 | 0.099 |   4.422 |    4.215 | 
     | tx_core/QOS_selector/U188            | B ^ -> Y v   | OAI21X1 | 0.208 | 0.061 |   4.483 |    4.276 | 
     | tx_core/tx_rs/U612                   | B v -> Y ^   | MUX2X1  | 0.106 | 0.118 |   4.602 |    4.394 | 
     | tx_core/tx_rs/U613                   | A ^ -> Y v   | INVX2   | 0.062 | 0.065 |   4.666 |    4.459 | 
     | tx_core/tx_rs/FE_PHC1259_n1079       | A v -> Y v   | BUFX2   | 0.081 | 0.136 |   4.802 |    4.595 | 
     | tx_core/tx_rs/FE_PHC1052_n1079       | A v -> Y v   | CLKBUF1 | 0.060 | 0.173 |   4.975 |    4.768 | 
     | tx_core/tx_rs/FE_PHC442_n1079        | A v -> Y v   | CLKBUF3 | 0.061 | 0.302 |   5.277 |    5.070 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[54] | D v          | DFFSR   | 0.061 | 0.005 |   5.282 |    5.075 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.207 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.435 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.732 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.979 | 
     | FECTS_clks_clk___L4_I12              | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.146 | 
     | FECTS_clks_clk___L5_I14              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.297 | 
     | FECTS_clks_clk___L6_I8               | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.451 | 
     | tx_core/tx_rs/U139                   | A ^ -> Y ^   | BUFX2   | 0.093 | 0.133 |   1.377 |    1.584 | 
     | tx_core/tx_rs/n132__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.211 |   1.588 |    1.795 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[54] | CLK ^        | DFFSR   | 0.130 | 0.005 |   1.592 |    1.800 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[28] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[28] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.551
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.030
- Arrival Time                  5.234
= Slack Time                   -0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.204 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.105 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.319 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.492 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.046 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.103 | 
     | tx_core/axi_master/pkt0_fifo/U127    | B v -> Y v   | AND2X1  | 0.071 | 0.766 |   4.073 |    3.869 | 
     | tx_core/QOS_selector/U365            | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   4.122 |    3.918 | 
     | tx_core/QOS_selector/U246            | B ^ -> Y v   | OAI21X1 | 0.149 | 0.106 |   4.229 |    4.024 | 
     | tx_core/tx_rs/U485                   | B v -> Y ^   | MUX2X1  | 0.099 | 0.112 |   4.341 |    4.137 | 
     | tx_core/tx_rs/U486                   | A ^ -> Y v   | INVX2   | 0.048 | 0.050 |   4.391 |    4.187 | 
     | tx_core/tx_rs/FE_PHC1800_n1105       | A v -> Y v   | BUFX4   | 0.077 | 0.131 |   4.523 |    4.318 | 
     | tx_core/tx_rs/FE_PHC824_n1105        | A v -> Y v   | CLKBUF2 | 0.021 | 0.216 |   4.739 |    4.534 | 
     | tx_core/tx_rs/FE_PHC1536_n1105       | A v -> Y v   | BUFX4   | 0.041 | 0.078 |   4.817 |    4.613 | 
     | tx_core/tx_rs/FE_PHC1266_n1105       | A v -> Y v   | BUFX2   | 0.063 | 0.114 |   4.931 |    4.726 | 
     | tx_core/tx_rs/FE_PHC492_n1105        | A v -> Y v   | CLKBUF3 | 0.059 | 0.296 |   5.227 |    5.023 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[28] | D v          | DFFSR   | 0.059 | 0.007 |   5.234 |    5.030 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.204 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.432 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.729 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.976 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.135 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.279 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.420 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.549 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.752 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[28] | CLK ^        | DFFSR   | 0.201 | 0.003 |   1.551 |    1.755 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[0] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.572
- Setup                         0.095
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.057
- Arrival Time                  5.261
= Slack Time                   -0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.204 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.106 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.319 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.492 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.047 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.104 | 
     | tx_core/axi_master/pkt0_fifo/U147    | B v -> Y v   | AND2X1  | 0.069 | 0.707 |   4.014 |    3.811 | 
     | tx_core/QOS_selector/U385            | A v -> Y ^   | INVX2   | 0.052 | 0.056 |   4.071 |    3.867 | 
     | tx_core/QOS_selector/FE_PHC1683_n265 | A ^ -> Y ^   | BUFX4   | 0.082 | 0.129 |   4.200 |    3.996 | 
     | tx_core/QOS_selector/FE_PHC1329_n265 | A ^ -> Y ^   | CLKBUF1 | 0.058 | 0.164 |   4.364 |    4.160 | 
     | tx_core/QOS_selector/U286            | B ^ -> Y v   | OAI21X1 | 0.234 | 0.089 |   4.453 |    4.249 | 
     | tx_core/tx_rs/U662                   | B v -> Y ^   | MUX2X1  | 0.109 | 0.123 |   4.576 |    4.372 | 
     | tx_core/tx_rs/U663                   | A ^ -> Y v   | INVX2   | 0.076 | 0.081 |   4.657 |    4.453 | 
     | tx_core/tx_rs/FE_PHC452_n1133        | A v -> Y v   | CLKBUF1 | 0.081 | 0.181 |   4.838 |    4.634 | 
     | tx_core/tx_rs/FE_PHC999_n1133        | A v -> Y v   | CLKBUF2 | 0.081 | 0.260 |   5.098 |    4.894 | 
     | tx_core/tx_rs/FE_PHC786_n1133        | A v -> Y v   | CLKBUF1 | 0.030 | 0.162 |   5.260 |    5.056 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[0]  | D v          | DFFSR   | 0.030 | 0.001 |   5.261 |    5.057 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.204 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.432 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.729 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.976 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.151 | 
     | FECTS_clks_clk___L5_I13             | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.297 | 
     | FECTS_clks_clk___L6_I7              | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.440 | 
     | FECTS_clks_clk___L7_I13             | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.569 | 
     | tx_core/tx_rs/U144                  | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.773 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[0] | CLK ^        | DFFSR   | 0.201 | 0.003 |   1.572 |    1.776 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[59] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[59] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.591
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.074
- Arrival Time                  5.278
= Slack Time                   -0.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.204 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.106 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.319 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.492 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.047 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.104 | 
     | tx_core/axi_master/pkt0_fifo/U93     | B v -> Y v   | AND2X1  | 0.071 | 0.819 |   4.127 |    3.923 | 
     | tx_core/QOS_selector/U98             | A v -> Y ^   | INVX2   | 0.043 | 0.048 |   4.175 |    3.971 | 
     | tx_core/QOS_selector/FE_PHC1899_n96  | A ^ -> Y ^   | BUFX2   | 0.051 | 0.094 |   4.269 |    4.066 | 
     | tx_core/QOS_selector/U178            | B ^ -> Y v   | OAI21X1 | 0.239 | 0.088 |   4.357 |    4.154 | 
     | tx_core/tx_rs/U987                   | B v -> Y ^   | MUX2X1  | 0.112 | 0.126 |   4.483 |    4.279 | 
     | tx_core/tx_rs/U988                   | A ^ -> Y v   | INVX2   | 0.103 | 0.106 |   4.589 |    4.385 | 
     | tx_core/tx_rs/FE_PHC469_n1074        | A v -> Y v   | CLKBUF3 | 0.076 | 0.321 |   4.911 |    4.707 | 
     | tx_core/tx_rs/FE_PHC1546_n1074       | A v -> Y v   | CLKBUF1 | 0.075 | 0.186 |   5.096 |    4.893 | 
     | tx_core/tx_rs/FE_PHC1275_n1074       | A v -> Y v   | CLKBUF1 | 0.057 | 0.177 |   5.273 |    5.069 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[59] | D v          | DFFSR   | 0.057 | 0.005 |   5.278 |    5.074 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.204 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.432 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.729 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.975 | 
     | FECTS_clks_clk___L4_I12              | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.143 | 
     | FECTS_clks_clk___L5_I14              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.294 | 
     | FECTS_clks_clk___L6_I8               | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.448 | 
     | tx_core/tx_rs/U139                   | A ^ -> Y ^   | BUFX2   | 0.093 | 0.133 |   1.377 |    1.581 | 
     | tx_core/tx_rs/n132__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.211 |   1.588 |    1.791 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[59] | CLK ^        | DFFSR   | 0.130 | 0.004 |   1.591 |    1.795 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[8] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[8] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.605
- Setup                         0.096
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.089
- Arrival Time                  5.292
= Slack Time                   -0.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.203 | 
     | tx_core/axi_master/U221                  | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.106 | 
     | tx_core/axi_master/FE_PHC2799_n198       | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.320 | 
     | tx_core/axi_master/FE_PHC2798_n198       | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.493 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.047 | 
     | tx_core/axi_master/FE_OFCC66_n139        | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.104 | 
     | tx_core/axi_master/pkt0_fifo/U85         | B v -> Y v   | AND2X1  | 0.071 | 0.672 |   3.980 |    3.777 | 
     | tx_core/QOS_selector/U90                 | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   4.029 |    3.826 | 
     | tx_core/QOS_selector/U162                | B ^ -> Y v   | OAI21X1 | 0.105 | 0.062 |   4.091 |    3.888 | 
     | tx_core/tx_rs/FE_PHC1788_pfifo_datain_8_ | A v -> Y v   | BUFX2   | 0.046 | 0.117 |   4.208 |    4.005 | 
     | tx_core/tx_rs/U864                       | B v -> Y ^   | MUX2X1  | 0.098 | 0.090 |   4.298 |    4.095 | 
     | tx_core/tx_rs/U865                       | A ^ -> Y v   | INVX2   | 0.068 | 0.072 |   4.371 |    4.167 | 
     | tx_core/tx_rs/FE_PHC417_n1125            | A v -> Y v   | CLKBUF1 | 0.021 | 0.139 |   4.510 |    4.307 | 
     | tx_core/tx_rs/FE_PHC1508_n1125           | A v -> Y v   | BUFX2   | 0.137 | 0.167 |   4.677 |    4.474 | 
     | tx_core/tx_rs/FE_PHC1217_n1125           | A v -> Y v   | CLKBUF2 | 0.059 | 0.256 |   4.932 |    4.729 | 
     | tx_core/tx_rs/FE_PHC1002_n1125           | A v -> Y v   | BUFX2   | 0.078 | 0.137 |   5.070 |    4.867 | 
     | tx_core/tx_rs/FE_PHC774_n1125            | A v -> Y v   | CLKBUF2 | 0.034 | 0.220 |   5.290 |    5.087 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[8]      | D v          | DFFSR   | 0.034 | 0.002 |   5.292 |    5.089 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.203 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.431 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.728 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.975 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.150 | 
     | FECTS_clks_clk___L5_I12             | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.361 | 
     | FECTS_clks_clk___L6_I4              | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.569 | 
     | tx_core/tx_rs/U143                  | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.805 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[8] | CLK ^        | DFFSR   | 0.212 | 0.003 |   1.605 |    1.808 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[58] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[58] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.593
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.076
- Arrival Time                  5.278
= Slack Time                   -0.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.201 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.108 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.322 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.495 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.049 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.106 | 
     | tx_core/axi_master/pkt0_fifo/U94     | B v -> Y v   | AND2X1  | 0.071 | 0.828 |   4.136 |    3.934 | 
     | tx_core/QOS_selector/U99             | A v -> Y ^   | INVX2   | 0.051 | 0.056 |   4.192 |    3.990 | 
     | tx_core/QOS_selector/FE_PHC1337_n97  | A ^ -> Y ^   | BUFX4   | 0.048 | 0.098 |   4.290 |    4.088 | 
     | tx_core/QOS_selector/U180            | B ^ -> Y v   | OAI21X1 | 0.288 | 0.126 |   4.415 |    4.214 | 
     | tx_core/tx_rs/U965                   | B v -> Y ^   | MUX2X1  | 0.115 | 0.131 |   4.546 |    4.345 | 
     | tx_core/tx_rs/U966                   | A ^ -> Y v   | INVX2   | 0.093 | 0.096 |   4.642 |    4.441 | 
     | tx_core/tx_rs/FE_PHC1020_n1075       | A v -> Y v   | CLKBUF1 | 0.047 | 0.169 |   4.811 |    4.610 | 
     | tx_core/tx_rs/FE_PHC822_n1075        | A v -> Y v   | CLKBUF1 | 0.054 | 0.164 |   4.975 |    4.774 | 
     | tx_core/tx_rs/FE_PHC484_n1075        | A v -> Y v   | CLKBUF3 | 0.057 | 0.297 |   5.271 |    5.070 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[58] | D v          | DFFSR   | 0.057 | 0.006 |   5.278 |    5.076 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.201 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.429 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.726 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.973 | 
     | FECTS_clks_clk___L4_I12              | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.140 | 
     | FECTS_clks_clk___L5_I14              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.291 | 
     | FECTS_clks_clk___L6_I8               | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.445 | 
     | tx_core/tx_rs/U139                   | A ^ -> Y ^   | BUFX2   | 0.093 | 0.133 |   1.377 |    1.578 | 
     | tx_core/tx_rs/n132__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.211 |   1.588 |    1.789 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[58] | CLK ^        | DFFSR   | 0.130 | 0.006 |   1.593 |    1.794 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin tx_core/tx_rs/\pkt_ctrl_d_reg[1] /CLK 
Endpoint:   tx_core/tx_rs/\pkt_ctrl_d_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.573
- Setup                         0.098
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.055
- Arrival Time                  5.255
= Slack Time                   -0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.200 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.110 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.324 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.497 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.051 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.108 | 
     | tx_core/axi_master/pktctrl0_fifo/U92 | B v -> Y v   | AND2X1  | 0.070 | 0.764 |   4.071 |    3.872 | 
     | tx_core/QOS_selector/U81             | A v -> Y ^   | INVX2   | 0.045 | 0.050 |   4.121 |    3.922 | 
     | tx_core/QOS_selector/U144            | B ^ -> Y v   | OAI21X1 | 0.137 | 0.096 |   4.217 |    4.017 | 
     | tx_core/tx_rs/U397                   | B v -> Y ^   | MUX2X1  | 0.102 | 0.112 |   4.329 |    4.129 | 
     | tx_core/tx_rs/U398                   | A ^ -> Y v   | INVX2   | 0.137 | 0.129 |   4.458 |    4.258 | 
     | tx_core/tx_rs/FE_PHC1809_n1140       | A v -> Y v   | CLKBUF1 | 0.039 | 0.180 |   4.638 |    4.438 | 
     | tx_core/tx_rs/FE_PHC1545_n1140       | A v -> Y v   | CLKBUF1 | 0.065 | 0.167 |   4.804 |    4.605 | 
     | tx_core/tx_rs/FE_PHC1051_n1140       | A v -> Y v   | CLKBUF1 | 0.042 | 0.163 |   4.967 |    4.768 | 
     | tx_core/tx_rs/FE_PHC480_n1140        | A v -> Y v   | CLKBUF3 | 0.046 | 0.285 |   5.252 |    5.052 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[1]     | D v          | DFFSR   | 0.046 | 0.003 |   5.255 |    5.055 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.200 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.428 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.724 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.971 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.147 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.293 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.435 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.565 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.769 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[1] | CLK ^        | DFFSR   | 0.201 | 0.004 |   1.573 |    1.773 | 
     +------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[46] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[46] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.598
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.077
- Arrival Time                  5.275
= Slack Time                   -0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.198 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.111 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.325 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.498 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.052 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.109 | 
     | tx_core/axi_master/pkt0_fifo/U107    | B v -> Y v   | AND2X1  | 0.072 | 0.831 |   4.139 |    3.940 | 
     | tx_core/QOS_selector/U112            | A v -> Y ^   | INVX2   | 0.076 | 0.079 |   4.218 |    4.019 | 
     | tx_core/QOS_selector/FE_PHC1856_n110 | A ^ -> Y ^   | BUFX4   | 0.049 | 0.108 |   4.326 |    4.128 | 
     | tx_core/QOS_selector/FE_PHC1611_n110 | A ^ -> Y ^   | BUFX4   | 0.048 | 0.097 |   4.423 |    4.224 | 
     | tx_core/QOS_selector/U206            | B ^ -> Y v   | OAI21X1 | 0.205 | 0.061 |   4.484 |    4.285 | 
     | tx_core/tx_rs/U648                   | B v -> Y ^   | MUX2X1  | 0.109 | 0.122 |   4.605 |    4.407 | 
     | tx_core/tx_rs/U649                   | A ^ -> Y v   | INVX2   | 0.083 | 0.087 |   4.692 |    4.494 | 
     | tx_core/tx_rs/FE_PHC423_n1087        | A v -> Y v   | CLKBUF2 | 0.022 | 0.211 |   4.903 |    4.705 | 
     | tx_core/tx_rs/FE_PHC1017_n1087       | A v -> Y v   | BUFX4   | 0.079 | 0.125 |   5.028 |    4.830 | 
     | tx_core/tx_rs/FE_PHC791_n1087        | A v -> Y v   | CLKBUF2 | 0.056 | 0.241 |   5.269 |    5.071 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[46] | D v          | DFFSR   | 0.056 | 0.006 |   5.275 |    5.077 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.198 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.426 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.723 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.970 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.146 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.356 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.564 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.794 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[46] | CLK ^        | DFFSR   | 0.214 | 0.002 |   1.598 |    1.796 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[24] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[24] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.575
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.056
- Arrival Time                  5.252
= Slack Time                   -0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.196 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.114 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.327 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.500 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.055 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.112 | 
     | tx_core/axi_master/pkt0_fifo/U131    | B v -> Y v   | AND2X1  | 0.071 | 0.821 |   4.129 |    3.933 | 
     | tx_core/QOS_selector/U369            | A v -> Y ^   | INVX2   | 0.090 | 0.089 |   4.218 |    4.022 | 
     | tx_core/QOS_selector/FE_PHC1895_n249 | A ^ -> Y ^   | BUFX4   | 0.058 | 0.124 |   4.342 |    4.146 | 
     | tx_core/QOS_selector/U254            | B ^ -> Y v   | OAI21X1 | 0.231 | 0.085 |   4.427 |    4.231 | 
     | tx_core/tx_rs/U739                   | B v -> Y ^   | MUX2X1  | 0.111 | 0.125 |   4.551 |    4.356 | 
     | tx_core/tx_rs/U740                   | A ^ -> Y v   | INVX2   | 0.087 | 0.091 |   4.642 |    4.446 | 
     | tx_core/tx_rs/FE_PHC451_n1109        | A v -> Y v   | CLKBUF2 | 0.062 | 0.241 |   4.883 |    4.687 | 
     | tx_core/tx_rs/FE_PHC1542_n1109       | A v -> Y v   | CLKBUF1 | 0.082 | 0.184 |   5.067 |    4.871 | 
     | tx_core/tx_rs/FE_PHC1272_n1109       | A v -> Y v   | CLKBUF1 | 0.050 | 0.180 |   5.247 |    5.051 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[24] | D v          | DFFSR   | 0.050 | 0.004 |   5.252 |    5.056 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.196 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.424 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.721 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.217 |   0.742 |    0.937 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.160 |   0.901 |    1.097 | 
     | FECTS_clks_clk___L5_I7               | A ^ -> Y ^   | CLKBUF1 | 0.050 | 0.147 |   1.048 |    1.244 | 
     | FECTS_clks_clk___L6_I0               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.185 |   1.234 |    1.430 | 
     | FECTS_clks_clk___L7_I0               | A ^ -> Y ^   | CLKBUF1 | 0.023 | 0.137 |   1.371 |    1.567 | 
     | tx_core/tx_rs/U142                   | A ^ -> Y ^   | BUFX2   | 0.200 | 0.202 |   1.573 |    1.769 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[24] | CLK ^        | DFFSR   | 0.200 | 0.002 |   1.575 |    1.771 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[20] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[20] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.580
- Setup                         0.098
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.062
- Arrival Time                  5.257
= Slack Time                   -0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.196 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.114 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.328 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.501 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.055 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.112 | 
     | tx_core/axi_master/pkt0_fifo/U135    | B v -> Y v   | AND2X1  | 0.069 | 0.823 |   4.131 |    3.935 | 
     | tx_core/QOS_selector/U373            | A v -> Y ^   | INVX2   | 0.040 | 0.045 |   4.176 |    3.980 | 
     | tx_core/QOS_selector/FE_PHC1866_n253 | A ^ -> Y ^   | BUFX2   | 0.048 | 0.091 |   4.266 |    4.071 | 
     | tx_core/QOS_selector/U262            | B ^ -> Y v   | OAI21X1 | 0.232 | 0.082 |   4.348 |    4.152 | 
     | tx_core/tx_rs/U599                   | B v -> Y ^   | MUX2X1  | 0.108 | 0.122 |   4.470 |    4.275 | 
     | tx_core/tx_rs/U600                   | A ^ -> Y v   | INVX2   | 0.085 | 0.089 |   4.559 |    4.364 | 
     | tx_core/tx_rs/FE_PHC438_n1113        | A v -> Y v   | CLKBUF1 | 0.092 | 0.192 |   4.751 |    4.556 | 
     | tx_core/tx_rs/FE_PHC1519_n1113       | A v -> Y v   | CLKBUF1 | 0.071 | 0.192 |   4.943 |    4.748 | 
     | tx_core/tx_rs/FE_PHC1246_n1113       | A v -> Y v   | BUFX2   | 0.083 | 0.147 |   5.090 |    4.895 | 
     | tx_core/tx_rs/FE_PHC787_n1113        | A v -> Y v   | CLKBUF1 | 0.045 | 0.163 |   5.254 |    5.058 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[20] | D v          | DFFSR   | 0.045 | 0.003 |   5.257 |    5.062 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.196 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.424 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.720 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.217 |   0.742 |    0.937 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.160 |   0.901 |    1.097 | 
     | FECTS_clks_clk___L5_I7               | A ^ -> Y ^   | CLKBUF1 | 0.050 | 0.147 |   1.048 |    1.244 | 
     | FECTS_clks_clk___L6_I0               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.185 |   1.234 |    1.429 | 
     | FECTS_clks_clk___L7_I0               | A ^ -> Y ^   | CLKBUF1 | 0.023 | 0.137 |   1.371 |    1.566 | 
     | tx_core/tx_rs/U142                   | A ^ -> Y ^   | BUFX2   | 0.200 | 0.202 |   1.573 |    1.768 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[20] | CLK ^        | DFFSR   | 0.200 | 0.007 |   1.580 |    1.775 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin tx_core/tx_rs/\bvalid_reg[2] /CLK 
Endpoint:   tx_core/tx_rs/\bvalid_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: \clks.rst                       (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.086
- Arrival Time                  5.281
= Slack Time                   -0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.195 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.114 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.328 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.501 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.055 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.112 | 
     | tx_core/axi_master/pktctrl0_fifo/U98 | B v -> Y v   | AND2X1  | 0.080 | 0.834 |   4.141 |    3.946 | 
     | tx_core/QOS_selector/U87             | A v -> Y ^   | INVX2   | 0.066 | 0.071 |   4.212 |    4.017 | 
     | tx_core/QOS_selector/FE_PHC1863_n85  | A ^ -> Y ^   | BUFX4   | 0.049 | 0.106 |   4.318 |    4.123 | 
     | tx_core/QOS_selector/U156            | B ^ -> Y v   | OAI21X1 | 0.244 | 0.093 |   4.411 |    4.216 | 
     | tx_core/tx_rs/U413                   | B v -> Y ^   | MUX2X1  | 0.113 | 0.128 |   4.539 |    4.343 | 
     | tx_core/tx_rs/U414                   | A ^ -> Y v   | INVX2   | 0.047 | 0.037 |   4.576 |    4.381 | 
     | tx_core/tx_rs/FE_PHC1532_n1147       | A v -> Y v   | BUFX2   | 0.077 | 0.126 |   4.702 |    4.507 | 
     | tx_core/tx_rs/FE_PHC474_n1147        | A v -> Y v   | CLKBUF2 | 0.020 | 0.209 |   4.911 |    4.716 | 
     | tx_core/tx_rs/FE_PHC1264_n1147       | A v -> Y v   | BUFX4   | 0.077 | 0.122 |   5.033 |    4.838 | 
     | tx_core/tx_rs/FE_PHC1041_n1147       | A v -> Y v   | CLKBUF2 | 0.056 | 0.244 |   5.277 |    5.081 | 
     | tx_core/tx_rs/\bvalid_reg[2]         | D v          | DFFSR   | 0.056 | 0.004 |   5.281 |    5.086 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                              |              |         |       |       |  Time   |   Time   | 
     |------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.195 | 
     | FECTS_clks_clk___L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.423 | 
     | FECTS_clks_clk___L2_I1       | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.720 | 
     | FECTS_clks_clk___L3_I5       | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.967 | 
     | FECTS_clks_clk___L4_I12      | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.134 | 
     | FECTS_clks_clk___L5_I14      | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.286 | 
     | FECTS_clks_clk___L6_I8       | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.439 | 
     | tx_core/tx_rs/U145           | A ^ -> Y ^   | BUFX2   | 0.090 | 0.131 |   1.375 |    1.571 | 
     | tx_core/tx_rs/n141__L1_I0    | A ^ -> Y ^   | CLKBUF1 | 0.147 | 0.222 |   1.597 |    1.793 | 
     | tx_core/tx_rs/\bvalid_reg[2] | CLK ^        | DFFSR   | 0.147 | 0.006 |   1.603 |    1.799 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[4] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[4] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.082
- Arrival Time                  5.277
= Slack Time                   -0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.195 | 
     | tx_core/axi_master/U221                  | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.115 | 
     | tx_core/axi_master/FE_PHC2799_n198       | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.329 | 
     | tx_core/axi_master/FE_PHC2798_n198       | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.502 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.056 | 
     | tx_core/axi_master/FE_OFCC66_n139        | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.113 | 
     | tx_core/axi_master/pkt0_fifo/U103        | B v -> Y v   | AND2X1  | 0.071 | 0.637 |   3.944 |    3.750 | 
     | tx_core/QOS_selector/U108                | A v -> Y ^   | INVX2   | 0.045 | 0.050 |   3.995 |    3.800 | 
     | tx_core/QOS_selector/U198                | B ^ -> Y v   | OAI21X1 | 0.119 | 0.079 |   4.073 |    3.879 | 
     | tx_core/tx_rs/FE_PHC1791_pfifo_datain_4_ | A v -> Y v   | BUFX2   | 0.046 | 0.122 |   4.195 |    4.000 | 
     | tx_core/tx_rs/U702                       | B v -> Y ^   | MUX2X1  | 0.098 | 0.091 |   4.285 |    4.091 | 
     | tx_core/tx_rs/U703                       | A ^ -> Y v   | INVX2   | 0.047 | 0.047 |   4.332 |    4.138 | 
     | tx_core/tx_rs/FE_PHC1513_n1129           | A v -> Y v   | BUFX4   | 0.062 | 0.116 |   4.449 |    4.254 | 
     | tx_core/tx_rs/FE_PHC428_n1129            | A v -> Y v   | CLKBUF3 | 0.049 | 0.292 |   4.741 |    4.546 | 
     | tx_core/tx_rs/FE_PHC1237_n1129           | A v -> Y v   | CLKBUF1 | 0.060 | 0.167 |   4.907 |    4.713 | 
     | tx_core/tx_rs/FE_PHC1005_n1129           | A v -> Y v   | CLKBUF2 | 0.066 | 0.242 |   5.149 |    4.955 | 
     | tx_core/tx_rs/FE_PHC797_n1129            | A v -> Y v   | BUFX2   | 0.062 | 0.126 |   5.276 |    5.081 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[4]      | D v          | DFFSR   | 0.062 | 0.001 |   5.277 |    5.082 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.195 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.423 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.719 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.966 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.142 | 
     | FECTS_clks_clk___L5_I12             | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.352 | 
     | FECTS_clks_clk___L6_I4              | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.561 | 
     | tx_core/tx_rs/U143                  | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.796 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[4] | CLK ^        | DFFSR   | 0.212 | 0.003 |   1.604 |    1.799 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin tx_core/tx_rs/\pkt_ctrl_d_reg[0] /CLK 
Endpoint:   tx_core/tx_rs/\pkt_ctrl_d_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \clks.rst                           (v) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.573
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.051
- Arrival Time                  5.244
= Slack Time                   -0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.192 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.117 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.331 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.504 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.058 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.115 | 
     | tx_core/axi_master/pktctrl0_fifo/U99 | B v -> Y v   | AND2X1  | 0.069 | 0.681 |   3.988 |    3.796 | 
     | tx_core/QOS_selector/U88             | A v -> Y ^   | INVX2   | 0.166 | 0.138 |   4.126 |    3.934 | 
     | tx_core/QOS_selector/FE_PHC1583_n86  | A ^ -> Y ^   | CLKBUF1 | 0.080 | 0.190 |   4.316 |    4.124 | 
     | tx_core/QOS_selector/U158            | B ^ -> Y v   | OAI21X1 | 0.240 | 0.102 |   4.418 |    4.225 | 
     | tx_core/tx_rs/U383                   | B v -> Y ^   | MUX2X1  | 0.109 | 0.123 |   4.541 |    4.348 | 
     | tx_core/tx_rs/U384                   | A ^ -> Y v   | INVX2   | 0.050 | 0.049 |   4.589 |    4.397 | 
     | tx_core/tx_rs/FE_PHC1226_n1141       | A v -> Y v   | BUFX4   | 0.069 | 0.126 |   4.715 |    4.523 | 
     | tx_core/tx_rs/FE_PHC466_n1141        | A v -> Y v   | CLKBUF3 | 0.035 | 0.285 |   5.000 |    4.807 | 
     | tx_core/tx_rs/FE_PHC1010_n1141       | A v -> Y v   | CLKBUF1 | 0.022 | 0.133 |   5.132 |    4.940 | 
     | tx_core/tx_rs/FE_PHC805_n1141        | A v -> Y v   | BUFX2   | 0.064 | 0.109 |   5.242 |    5.049 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[0]     | D v          | DFFSR   | 0.064 | 0.002 |   5.244 |    5.051 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |              |         |       |       |  Time   |   Time   | 
     |----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.192 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.420 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.717 | 
     | FECTS_clks_clk___L3_I5           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.964 | 
     | FECTS_clks_clk___L4_I11          | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.140 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.285 | 
     | FECTS_clks_clk___L6_I7           | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.428 | 
     | FECTS_clks_clk___L7_I13          | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.558 | 
     | tx_core/tx_rs/U144               | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.761 | 
     | tx_core/tx_rs/\pkt_ctrl_d_reg[0] | CLK ^        | DFFSR   | 0.201 | 0.004 |   1.573 |    1.765 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[42] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[42] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.602
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.083
- Arrival Time                  5.275
= Slack Time                   -0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.192 | 
     | tx_core/axi_master/U221                   | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.118 | 
     | tx_core/axi_master/FE_PHC2799_n198        | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.331 | 
     | tx_core/axi_master/FE_PHC2798_n198        | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.504 | 
     | tx_core/axi_master/U191                   | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.059 | 
     | tx_core/axi_master/FE_OFCC66_n139         | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.116 | 
     | tx_core/axi_master/pkt0_fifo/U111         | B v -> Y v   | AND2X1  | 0.069 | 0.659 |   3.966 |    3.774 | 
     | tx_core/QOS_selector/U116                 | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   4.015 |    3.823 | 
     | tx_core/QOS_selector/U214                 | B ^ -> Y v   | OAI21X1 | 0.128 | 0.086 |   4.101 |    3.909 | 
     | tx_core/tx_rs/FE_PHC1515_pfifo_datain_42_ | A v -> Y v   | BUFX2   | 0.043 | 0.118 |   4.219 |    4.027 | 
     | tx_core/tx_rs/U876                        | B v -> Y ^   | MUX2X1  | 0.101 | 0.092 |   4.311 |    4.119 | 
     | tx_core/tx_rs/U877                        | A ^ -> Y v   | INVX2   | 0.083 | 0.087 |   4.397 |    4.206 | 
     | tx_core/tx_rs/FE_PHC432_n1091             | A v -> Y v   | CLKBUF2 | 0.020 | 0.210 |   4.608 |    4.416 | 
     | tx_core/tx_rs/FE_PHC1241_n1091            | A v -> Y v   | BUFX4   | 0.099 | 0.137 |   4.745 |    4.553 | 
     | tx_core/tx_rs/FE_PHC1016_n1091            | A v -> Y v   | CLKBUF2 | 0.100 | 0.273 |   5.018 |    4.826 | 
     | tx_core/tx_rs/FE_PHC792_n1091             | A v -> Y v   | CLKBUF2 | 0.049 | 0.252 |   5.270 |    5.078 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[42]      | D v          | DFFSR   | 0.049 | 0.005 |   5.275 |    5.083 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.192 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.420 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.716 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.963 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.139 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.349 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.558 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.788 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[42] | CLK ^        | DFFSR   | 0.214 | 0.007 |   1.602 |    1.794 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[48] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[48] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.600
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.080
- Arrival Time                  5.266
= Slack Time                   -0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.186 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.124 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.337 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.510 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.065 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.122 | 
     | tx_core/axi_master/pkt0_fifo/U105    | B v -> Y v   | AND2X1  | 0.073 | 0.831 |   4.139 |    3.953 | 
     | tx_core/QOS_selector/U110            | A v -> Y ^   | INVX2   | 0.060 | 0.065 |   4.203 |    4.017 | 
     | tx_core/QOS_selector/FE_PHC1857_n108 | A ^ -> Y ^   | BUFX2   | 0.059 | 0.105 |   4.308 |    4.122 | 
     | tx_core/QOS_selector/U202            | B ^ -> Y v   | OAI21X1 | 0.206 | 0.064 |   4.373 |    4.187 | 
     | tx_core/tx_rs/U1265                  | B v -> Y ^   | MUX2X1  | 0.108 | 0.121 |   4.493 |    4.307 | 
     | tx_core/tx_rs/U1266                  | A ^ -> Y v   | INVX2   | 0.091 | 0.094 |   4.588 |    4.402 | 
     | tx_core/tx_rs/FE_PHC421_n1085        | A v -> Y v   | CLKBUF3 | 0.026 | 0.280 |   4.868 |    4.682 | 
     | tx_core/tx_rs/FE_PHC1524_n1085       | A v -> Y v   | BUFX4   | 0.043 | 0.083 |   4.951 |    4.765 | 
     | tx_core/tx_rs/FE_PHC1258_n1085       | A v -> Y v   | BUFX2   | 0.095 | 0.142 |   5.092 |    4.906 | 
     | tx_core/tx_rs/FE_PHC1043_n1085       | A v -> Y v   | CLKBUF1 | 0.048 | 0.171 |   5.263 |    5.077 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[48] | D v          | DFFSR   | 0.048 | 0.003 |   5.266 |    5.080 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.186 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.414 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.711 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.958 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.133 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.344 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.552 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.782 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[48] | CLK ^        | DFFSR   | 0.214 | 0.004 |   1.600 |    1.786 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[32] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[32] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.552
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.032
- Arrival Time                  5.217
= Slack Time                   -0.185
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.185 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.124 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.338 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.511 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.065 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.122 | 
     | tx_core/axi_master/pkt0_fifo/U122    | B v -> Y v   | AND2X1  | 0.070 | 0.740 |   4.048 |    3.862 | 
     | tx_core/QOS_selector/U360            | A v -> Y ^   | INVX2   | 0.137 | 0.120 |   4.168 |    3.983 | 
     | tx_core/QOS_selector/FE_PHC1325_n240 | A ^ -> Y ^   | CLKBUF1 | 0.067 | 0.173 |   4.341 |    4.156 | 
     | tx_core/QOS_selector/U236            | B ^ -> Y v   | OAI21X1 | 0.244 | 0.099 |   4.441 |    4.255 | 
     | tx_core/tx_rs/U664                   | B v -> Y ^   | MUX2X1  | 0.110 | 0.124 |   4.565 |    4.380 | 
     | tx_core/tx_rs/U665                   | A ^ -> Y v   | INVX2   | 0.055 | 0.056 |   4.622 |    4.436 | 
     | tx_core/tx_rs/FE_PHC1022_n1101       | A v -> Y v   | BUFX2   | 0.078 | 0.130 |   4.752 |    4.567 | 
     | tx_core/tx_rs/FE_PHC820_n1101        | A v -> Y v   | CLKBUF1 | 0.051 | 0.166 |   4.918 |    4.733 | 
     | tx_core/tx_rs/FE_PHC486_n1101        | A v -> Y v   | CLKBUF3 | 0.054 | 0.295 |   5.213 |    5.028 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[32] | D v          | DFFSR   | 0.054 | 0.004 |   5.217 |    5.032 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.185 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.413 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.710 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.957 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.116 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.260 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.401 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.530 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.733 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[32] | CLK ^        | DFFSR   | 0.201 | 0.004 |   1.552 |    1.737 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[31] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[31] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.554
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.037
- Arrival Time                  5.221
= Slack Time                   -0.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.184 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.125 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.339 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.512 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.066 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.123 | 
     | tx_core/axi_master/pkt0_fifo/U123    | B v -> Y v   | AND2X1  | 0.072 | 0.723 |   4.030 |    3.846 | 
     | tx_core/QOS_selector/U361            | A v -> Y ^   | INVX2   | 0.132 | 0.117 |   4.148 |    3.963 | 
     | tx_core/QOS_selector/FE_PHC1331_n241 | A ^ -> Y ^   | CLKBUF1 | 0.062 | 0.170 |   4.318 |    4.133 | 
     | tx_core/QOS_selector/U238            | B ^ -> Y v   | OAI21X1 | 0.219 | 0.079 |   4.397 |    4.213 | 
     | tx_core/tx_rs/U1254                  | B v -> Y ^   | MUX2X1  | 0.112 | 0.126 |   4.523 |    4.339 | 
     | tx_core/tx_rs/U1255                  | A ^ -> Y v   | INVX2   | 0.050 | 0.046 |   4.569 |    4.385 | 
     | tx_core/tx_rs/FE_PHC1028_n1102       | A v -> Y v   | BUFX4   | 0.075 | 0.130 |   4.699 |    4.514 | 
     | tx_core/tx_rs/FE_PHC811_n1102        | A v -> Y v   | CLKBUF2 | 0.048 | 0.235 |   4.934 |    4.749 | 
     | tx_core/tx_rs/FE_PHC471_n1102        | A v -> Y v   | CLKBUF3 | 0.042 | 0.284 |   5.218 |    5.034 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[31] | D v          | DFFSR   | 0.042 | 0.003 |   5.221 |    5.037 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.184 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.412 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.709 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.956 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.115 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.259 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.400 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.529 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.732 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[31] | CLK ^        | DFFSR   | 0.201 | 0.007 |   1.554 |    1.738 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[43] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[43] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
- Setup                         0.102
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.080
- Arrival Time                  5.262
= Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.182 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.127 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.341 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.514 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.068 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.125 | 
     | tx_core/axi_master/pkt0_fifo/U110    | B v -> Y v   | AND2X1  | 0.071 | 0.765 |   4.073 |    3.891 | 
     | tx_core/QOS_selector/U115            | A v -> Y ^   | INVX2   | 0.060 | 0.065 |   4.137 |    3.955 | 
     | tx_core/QOS_selector/FE_PHC1822_n113 | A ^ -> Y ^   | BUFX4   | 0.051 | 0.110 |   4.247 |    4.065 | 
     | tx_core/QOS_selector/U212            | B ^ -> Y v   | OAI21X1 | 0.229 | 0.082 |   4.329 |    4.147 | 
     | tx_core/tx_rs/U886                   | B v -> Y ^   | MUX2X1  | 0.110 | 0.123 |   4.452 |    4.270 | 
     | tx_core/tx_rs/U887                   | A ^ -> Y v   | INVX2   | 0.049 | 0.045 |   4.498 |    4.316 | 
     | tx_core/tx_rs/FE_PHC1503_n1090       | A v -> Y v   | BUFX4   | 0.064 | 0.119 |   4.616 |    4.434 | 
     | tx_core/tx_rs/FE_PHC431_n1090        | A v -> Y v   | CLKBUF1 | 0.022 | 0.142 |   4.759 |    4.577 | 
     | tx_core/tx_rs/FE_PHC1221_n1090       | A v -> Y v   | BUFX2   | 0.041 | 0.084 |   4.843 |    4.661 | 
     | tx_core/tx_rs/FE_PHC1008_n1090       | A v -> Y v   | BUFX2   | 0.124 | 0.163 |   5.006 |    4.824 | 
     | tx_core/tx_rs/FE_PHC782_n1090        | A v -> Y v   | CLKBUF2 | 0.060 | 0.250 |   5.256 |    5.074 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[43] | D v          | DFFSR   | 0.060 | 0.006 |   5.262 |    5.080 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.182 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.410 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.707 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.954 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.129 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.340 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.548 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.778 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[43] | CLK ^        | DFFSR   | 0.214 | 0.005 |   1.601 |    1.783 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[17] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[17] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.577
- Setup                         0.105
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.052
- Arrival Time                  5.234
= Slack Time                   -0.182
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.182 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.128 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.341 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.514 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.069 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.126 | 
     | tx_core/axi_master/pkt0_fifo/U139    | B v -> Y v   | AND2X1  | 0.071 | 0.826 |   4.134 |    3.952 | 
     | tx_core/QOS_selector/U377            | A v -> Y ^   | INVX2   | 0.038 | 0.043 |   4.176 |    3.994 | 
     | tx_core/QOS_selector/FE_PHC1591_n257 | A ^ -> Y ^   | BUFX2   | 0.045 | 0.087 |   4.263 |    4.081 | 
     | tx_core/QOS_selector/U270            | B ^ -> Y v   | OAI21X1 | 0.250 | 0.095 |   4.358 |    4.176 | 
     | tx_core/tx_rs/U555                   | B v -> Y ^   | MUX2X1  | 0.110 | 0.125 |   4.483 |    4.301 | 
     | tx_core/tx_rs/U556                   | A ^ -> Y v   | INVX2   | 0.100 | 0.102 |   4.585 |    4.403 | 
     | tx_core/tx_rs/FE_PHC460_n1116        | A v -> Y v   | CLKBUF3 | 0.040 | 0.294 |   4.879 |    4.697 | 
     | tx_core/tx_rs/FE_PHC1009_n1116       | A v -> Y v   | CLKBUF1 | 0.024 | 0.136 |   5.015 |    4.833 | 
     | tx_core/tx_rs/FE_PHC1228_n1116       | A v -> Y v   | BUFX4   | 0.047 | 0.088 |   5.103 |    4.922 | 
     | tx_core/tx_rs/FE_PHC802_n1116        | A v -> Y v   | BUFX2   | 0.078 | 0.128 |   5.232 |    5.050 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[17] | D v          | DFFSR   | 0.078 | 0.002 |   5.234 |    5.052 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.182 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.410 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.707 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.217 |   0.742 |    0.923 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.160 |   0.901 |    1.083 | 
     | FECTS_clks_clk___L5_I7               | A ^ -> Y ^   | CLKBUF1 | 0.050 | 0.147 |   1.048 |    1.230 | 
     | FECTS_clks_clk___L6_I0               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.185 |   1.234 |    1.416 | 
     | FECTS_clks_clk___L7_I0               | A ^ -> Y ^   | CLKBUF1 | 0.023 | 0.137 |   1.371 |    1.553 | 
     | tx_core/tx_rs/U142                   | A ^ -> Y ^   | BUFX2   | 0.200 | 0.202 |   1.573 |    1.755 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[17] | CLK ^        | DFFSR   | 0.200 | 0.004 |   1.577 |    1.759 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[38] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[38] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.554
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.035
- Arrival Time                  5.214
= Slack Time                   -0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.179 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.130 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.344 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.517 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.071 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.128 | 
     | tx_core/axi_master/pkt0_fifo/U116    | B v -> Y v   | AND2X1  | 0.072 | 0.617 |   3.925 |    3.745 | 
     | tx_core/QOS_selector/U121            | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   3.974 |    3.795 | 
     | tx_core/QOS_selector/U224            | B ^ -> Y v   | OAI21X1 | 0.141 | 0.099 |   4.073 |    3.894 | 
     | tx_core/tx_rs/U716                   | B v -> Y ^   | MUX2X1  | 0.098 | 0.111 |   4.184 |    4.005 | 
     | tx_core/tx_rs/U717                   | A ^ -> Y v   | INVX2   | 0.045 | 0.042 |   4.226 |    4.046 | 
     | tx_core/tx_rs/FE_PHC1517_n1095       | A v -> Y v   | BUFX2   | 0.040 | 0.087 |   4.313 |    4.134 | 
     | tx_core/tx_rs/FE_PHC1243_n1095       | A v -> Y v   | BUFX2   | 0.140 | 0.174 |   4.487 |    4.308 | 
     | tx_core/tx_rs/FE_PHC1023_n1095       | A v -> Y v   | CLKBUF2 | 0.063 | 0.260 |   4.748 |    4.568 | 
     | tx_core/tx_rs/FE_PHC819_n1095        | A v -> Y v   | CLKBUF1 | 0.051 | 0.170 |   4.917 |    4.738 | 
     | tx_core/tx_rs/FE_PHC490_n1095        | A v -> Y v   | CLKBUF3 | 0.051 | 0.293 |   5.210 |    5.031 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[38] | D v          | DFFSR   | 0.051 | 0.005 |   5.214 |    5.035 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.179 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.407 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.704 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.951 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.109 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.253 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.395 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.524 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.727 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[38] | CLK ^        | DFFSR   | 0.201 | 0.007 |   1.554 |    1.734 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[36] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[36] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.555
- Setup                         0.099
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.035
- Arrival Time                  5.214
= Slack Time                   -0.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.179 | 
     | tx_core/axi_master/U221                   | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.131 | 
     | tx_core/axi_master/FE_PHC2799_n198        | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.344 | 
     | tx_core/axi_master/FE_PHC2798_n198        | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.517 | 
     | tx_core/axi_master/U191                   | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.072 | 
     | tx_core/axi_master/FE_OFCC66_n139         | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.129 | 
     | tx_core/axi_master/pkt0_fifo/U118         | B v -> Y v   | AND2X1  | 0.073 | 0.600 |   3.907 |    3.728 | 
     | tx_core/QOS_selector/U123                 | A v -> Y ^   | INVX2   | 0.048 | 0.053 |   3.960 |    3.781 | 
     | tx_core/QOS_selector/U228                 | B ^ -> Y v   | OAI21X1 | 0.150 | 0.109 |   4.069 |    3.890 | 
     | tx_core/tx_rs/FE_PHC2083_pfifo_datain_36_ | A v -> Y v   | BUFX4   | 0.063 | 0.152 |   4.221 |    4.042 | 
     | tx_core/tx_rs/U704                        | B v -> Y ^   | MUX2X1  | 0.103 | 0.101 |   4.322 |    4.143 | 
     | tx_core/tx_rs/U705                        | A ^ -> Y v   | INVX2   | 0.048 | 0.047 |   4.369 |    4.190 | 
     | tx_core/tx_rs/FE_PHC1798_n1097            | A v -> Y v   | BUFX4   | 0.051 | 0.102 |   4.471 |    4.292 | 
     | tx_core/tx_rs/FE_PHC1533_n1097            | A v -> Y v   | BUFX2   | 0.077 | 0.129 |   4.600 |    4.421 | 
     | tx_core/tx_rs/FE_PHC1260_n1097            | A v -> Y v   | CLKBUF1 | 0.041 | 0.159 |   4.759 |    4.580 | 
     | tx_core/tx_rs/FE_PHC1053_n1097            | A v -> Y v   | CLKBUF1 | 0.050 | 0.158 |   4.917 |    4.738 | 
     | tx_core/tx_rs/FE_PHC488_n1097             | A v -> Y v   | CLKBUF3 | 0.052 | 0.293 |   5.210 |    5.031 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[36]      | D v          | DFFSR   | 0.052 | 0.004 |   5.214 |    5.035 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.179 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.407 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.704 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.951 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.109 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.253 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.395 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.524 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.727 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[36] | CLK ^        | DFFSR   | 0.201 | 0.007 |   1.555 |    1.734 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[47] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[47] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
- Setup                         0.098
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.083
- Arrival Time                  5.260
= Slack Time                   -0.177
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.177 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.132 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.346 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.519 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.073 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.130 | 
     | tx_core/axi_master/pkt0_fifo/U106    | B v -> Y v   | AND2X1  | 0.069 | 0.768 |   4.075 |    3.898 | 
     | tx_core/QOS_selector/U111            | A v -> Y ^   | INVX2   | 0.068 | 0.071 |   4.147 |    3.970 | 
     | tx_core/QOS_selector/FE_PHC1823_n109 | A ^ -> Y ^   | BUFX4   | 0.050 | 0.109 |   4.256 |    4.078 | 
     | tx_core/QOS_selector/U204            | B ^ -> Y v   | OAI21X1 | 0.247 | 0.096 |   4.351 |    4.174 | 
     | tx_core/tx_rs/U918                   | B v -> Y ^   | MUX2X1  | 0.113 | 0.128 |   4.479 |    4.302 | 
     | tx_core/tx_rs/U919                   | A ^ -> Y v   | INVX2   | 0.084 | 0.088 |   4.567 |    4.390 | 
     | tx_core/tx_rs/FE_PHC434_n1086        | A v -> Y v   | CLKBUF1 | 0.025 | 0.148 |   4.716 |    4.538 | 
     | tx_core/tx_rs/FE_PHC1500_n1086       | A v -> Y v   | BUFX4   | 0.062 | 0.110 |   4.826 |    4.649 | 
     | tx_core/tx_rs/FE_PHC1216_n1086       | A v -> Y v   | CLKBUF1 | 0.030 | 0.148 |   4.974 |    4.797 | 
     | tx_core/tx_rs/FE_PHC997_n1086        | A v -> Y v   | BUFX2   | 0.079 | 0.125 |   5.099 |    4.922 | 
     | tx_core/tx_rs/FE_PHC783_n1086        | A v -> Y v   | CLKBUF1 | 0.040 | 0.159 |   5.258 |    5.081 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[47] | D v          | DFFSR   | 0.040 | 0.002 |   5.260 |    5.083 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.177 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.405 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.702 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.949 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.125 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.335 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.543 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.773 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[47] | CLK ^        | DFFSR   | 0.214 | 0.005 |   1.601 |    1.778 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[39] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[39] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.084
- Arrival Time                  5.260
= Slack Time                   -0.176
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.176 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.134 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.347 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.520 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.075 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.132 | 
     | tx_core/axi_master/pkt0_fifo/U115    | B v -> Y v   | AND2X1  | 0.069 | 0.813 |   4.121 |    3.945 | 
     | tx_core/QOS_selector/U120            | A v -> Y ^   | INVX2   | 0.038 | 0.043 |   4.164 |    3.988 | 
     | tx_core/QOS_selector/FE_PHC1824_n118 | A ^ -> Y ^   | BUFX2   | 0.047 | 0.089 |   4.253 |    4.077 | 
     | tx_core/QOS_selector/U222            | B ^ -> Y v   | OAI21X1 | 0.235 | 0.084 |   4.337 |    4.161 | 
     | tx_core/tx_rs/U979                   | B v -> Y ^   | MUX2X1  | 0.111 | 0.125 |   4.463 |    4.287 | 
     | tx_core/tx_rs/U980                   | A ^ -> Y v   | INVX2   | 0.079 | 0.083 |   4.546 |    4.370 | 
     | tx_core/tx_rs/FE_PHC429_n1094        | A v -> Y v   | CLKBUF1 | 0.023 | 0.145 |   4.691 |    4.515 | 
     | tx_core/tx_rs/FE_PHC1501_n1094       | A v -> Y v   | BUFX4   | 0.068 | 0.116 |   4.807 |    4.631 | 
     | tx_core/tx_rs/FE_PHC1215_n1094       | A v -> Y v   | CLKBUF1 | 0.041 | 0.159 |   4.965 |    4.790 | 
     | tx_core/tx_rs/FE_PHC994_n1094        | A v -> Y v   | BUFX2   | 0.086 | 0.135 |   5.101 |    4.925 | 
     | tx_core/tx_rs/FE_PHC779_n1094        | A v -> Y v   | CLKBUF1 | 0.036 | 0.157 |   5.258 |    5.082 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[39] | D v          | DFFSR   | 0.036 | 0.002 |   5.260 |    5.084 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.176 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.404 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.700 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.947 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.123 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.333 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.542 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.772 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[39] | CLK ^        | DFFSR   | 0.214 | 0.005 |   1.601 |    1.776 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[12] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[12] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.606
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.088
- Arrival Time                  5.264
= Slack Time                   -0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.175 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.134 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.348 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.521 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.075 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.132 | 
     | tx_core/axi_master/pkt0_fifo/U144    | B v -> Y v   | AND2X1  | 0.072 | 0.810 |   4.117 |    3.942 | 
     | tx_core/QOS_selector/U382            | A v -> Y ^   | INVX2   | 0.045 | 0.050 |   4.168 |    3.992 | 
     | tx_core/QOS_selector/FE_PHC1590_n262 | A ^ -> Y ^   | BUFX4   | 0.047 | 0.093 |   4.260 |    4.085 | 
     | tx_core/QOS_selector/U280            | B ^ -> Y v   | OAI21X1 | 0.245 | 0.093 |   4.353 |    4.178 | 
     | tx_core/tx_rs/U633                   | B v -> Y ^   | MUX2X1  | 0.110 | 0.124 |   4.477 |    4.302 | 
     | tx_core/tx_rs/U634                   | A ^ -> Y v   | INVX2   | 0.079 | 0.082 |   4.560 |    4.384 | 
     | tx_core/tx_rs/FE_PHC433_n1121        | A v -> Y v   | CLKBUF1 | 0.023 | 0.144 |   4.704 |    4.528 | 
     | tx_core/tx_rs/FE_PHC1227_n1121       | A v -> Y v   | BUFX4   | 0.079 | 0.124 |   4.828 |    4.653 | 
     | tx_core/tx_rs/FE_PHC995_n1121        | A v -> Y v   | CLKBUF2 | 0.090 | 0.261 |   5.089 |    4.914 | 
     | tx_core/tx_rs/FE_PHC780_n1121        | A v -> Y v   | CLKBUF1 | 0.039 | 0.172 |   5.261 |    5.086 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[12] | D v          | DFFSR   | 0.039 | 0.002 |   5.264 |    5.088 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.175 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.403 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.700 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.947 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.123 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.333 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.542 | 
     | tx_core/tx_rs/U143                   | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.777 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[12] | CLK ^        | DFFSR   | 0.212 | 0.004 |   1.606 |    1.781 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[29] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[29] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.553
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.033
- Arrival Time                  5.208
= Slack Time                   -0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.175 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.135 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.348 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.521 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.076 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.133 | 
     | tx_core/axi_master/pkt0_fifo/U126    | B v -> Y v   | AND2X1  | 0.071 | 0.802 |   4.110 |    3.935 | 
     | tx_core/QOS_selector/U364            | A v -> Y ^   | INVX2   | 0.051 | 0.056 |   4.166 |    3.991 | 
     | tx_core/QOS_selector/FE_PHC1582_n244 | A ^ -> Y ^   | BUFX4   | 0.048 | 0.098 |   4.264 |    4.089 | 
     | tx_core/QOS_selector/U244            | B ^ -> Y v   | OAI21X1 | 0.235 | 0.085 |   4.349 |    4.174 | 
     | tx_core/tx_rs/U1240                  | B v -> Y ^   | MUX2X1  | 0.112 | 0.126 |   4.475 |    4.300 | 
     | tx_core/tx_rs/U1241                  | A ^ -> Y v   | INVX2   | 0.046 | 0.036 |   4.511 |    4.336 | 
     | tx_core/tx_rs/FE_PHC1225_n1104       | A v -> Y v   | BUFX2   | 0.045 | 0.099 |   4.610 |    4.435 | 
     | tx_core/tx_rs/FE_PHC1019_n1104       | A v -> Y v   | BUFX2   | 0.084 | 0.133 |   4.743 |    4.568 | 
     | tx_core/tx_rs/FE_PHC816_n1104        | A v -> Y v   | CLKBUF1 | 0.049 | 0.168 |   4.911 |    4.736 | 
     | tx_core/tx_rs/FE_PHC483_n1104        | A v -> Y v   | CLKBUF3 | 0.053 | 0.292 |   5.202 |    5.028 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[29] | D v          | DFFSR   | 0.053 | 0.006 |   5.208 |    5.033 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.175 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.403 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.700 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.946 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.105 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.249 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.390 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.520 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.722 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[29] | CLK ^        | DFFSR   | 0.201 | 0.005 |   1.553 |    1.728 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[30] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[30] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.552
- Setup                         0.100
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.032
- Arrival Time                  5.207
= Slack Time                   -0.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.175 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.135 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.348 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.521 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.076 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.133 | 
     | tx_core/axi_master/pkt0_fifo/U124    | B v -> Y v   | AND2X1  | 0.071 | 0.739 |   4.046 |    3.872 | 
     | tx_core/QOS_selector/U362            | A v -> Y ^   | INVX2   | 0.133 | 0.117 |   4.163 |    3.989 | 
     | tx_core/QOS_selector/FE_PHC1324_n242 | A ^ -> Y ^   | CLKBUF1 | 0.063 | 0.170 |   4.334 |    4.159 | 
     | tx_core/QOS_selector/U240            | B ^ -> Y v   | OAI21X1 | 0.235 | 0.092 |   4.426 |    4.251 | 
     | tx_core/tx_rs/U527                   | B v -> Y ^   | MUX2X1  | 0.108 | 0.122 |   4.548 |    4.374 | 
     | tx_core/tx_rs/U528                   | A ^ -> Y v   | INVX2   | 0.058 | 0.060 |   4.608 |    4.434 | 
     | tx_core/tx_rs/FE_PHC1021_n1103       | A v -> Y v   | BUFX2   | 0.075 | 0.129 |   4.738 |    4.563 | 
     | tx_core/tx_rs/FE_PHC818_n1103        | A v -> Y v   | CLKBUF1 | 0.056 | 0.168 |   4.906 |    4.731 | 
     | tx_core/tx_rs/FE_PHC485_n1103        | A v -> Y v   | CLKBUF3 | 0.054 | 0.295 |   5.201 |    5.027 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[30] | D v          | DFFSR   | 0.054 | 0.005 |   5.207 |    5.032 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.175 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.403 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.699 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.946 | 
     | FECTS_clks_clk___L4_I13              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.159 |   0.930 |    1.105 | 
     | FECTS_clks_clk___L5_I15              | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.144 |   1.074 |    1.249 | 
     | FECTS_clks_clk___L6_I9               | A ^ -> Y ^   | CLKBUF1 | 0.041 | 0.141 |   1.216 |    1.390 | 
     | FECTS_clks_clk___L7_I14              | A ^ -> Y ^   | CLKBUF1 | 0.025 | 0.129 |   1.345 |    1.520 | 
     | tx_core/tx_rs/U141                   | A ^ -> Y ^   | BUFX2   | 0.201 | 0.203 |   1.548 |    1.722 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[30] | CLK ^        | DFFSR   | 0.201 | 0.004 |   1.552 |    1.727 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[50] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[50] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.600
- Setup                         0.096
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.085
- Arrival Time                  5.259
= Slack Time                   -0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.174 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.135 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.349 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.522 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.076 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.133 | 
     | tx_core/axi_master/pkt0_fifo/U102    | B v -> Y v   | AND2X1  | 0.076 | 0.834 |   4.141 |    3.967 | 
     | tx_core/QOS_selector/U107            | A v -> Y ^   | INVX2   | 0.050 | 0.055 |   4.197 |    4.022 | 
     | tx_core/QOS_selector/FE_PHC1820_n105 | A ^ -> Y ^   | BUFX2   | 0.056 | 0.101 |   4.298 |    4.123 | 
     | tx_core/QOS_selector/U196            | B ^ -> Y v   | OAI21X1 | 0.212 | 0.068 |   4.365 |    4.191 | 
     | tx_core/tx_rs/U756                   | B v -> Y ^   | MUX2X1  | 0.105 | 0.118 |   4.483 |    4.309 | 
     | tx_core/tx_rs/U757                   | A ^ -> Y v   | INVX2   | 0.066 | 0.070 |   4.553 |    4.379 | 
     | tx_core/tx_rs/FE_PHC419_n1083        | A v -> Y v   | CLKBUF1 | 0.024 | 0.141 |   4.694 |    4.520 | 
     | tx_core/tx_rs/FE_PHC1499_n1083       | A v -> Y v   | BUFX2   | 0.045 | 0.094 |   4.788 |    4.613 | 
     | tx_core/tx_rs/FE_PHC1218_n1083       | A v -> Y v   | BUFX2   | 0.090 | 0.138 |   4.925 |    4.751 | 
     | tx_core/tx_rs/FE_PHC992_n1083        | A v -> Y v   | CLKBUF1 | 0.065 | 0.179 |   5.105 |    4.930 | 
     | tx_core/tx_rs/FE_PHC775_n1083        | A v -> Y v   | CLKBUF1 | 0.031 | 0.153 |   5.258 |    5.083 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[50] | D v          | DFFSR   | 0.031 | 0.001 |   5.259 |    5.085 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.174 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.402 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.699 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.946 | 
     | FECTS_clks_clk___L4_I11              | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.122 | 
     | FECTS_clks_clk___L5_I12              | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.332 | 
     | FECTS_clks_clk___L6_I4               | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.540 | 
     | tx_core/tx_rs/U140                   | A ^ -> Y ^   | BUFX2   | 0.214 | 0.230 |   1.596 |    1.770 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[50] | CLK ^        | DFFSR   | 0.214 | 0.004 |   1.600 |    1.775 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[25] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[25] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.575
- Setup                         0.101
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.054
- Arrival Time                  5.228
= Slack Time                   -0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.174 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.135 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.349 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.522 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.076 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.133 | 
     | tx_core/axi_master/pkt0_fifo/U130    | B v -> Y v   | AND2X1  | 0.071 | 0.805 |   4.112 |    3.938 | 
     | tx_core/QOS_selector/U368            | A v -> Y ^   | INVX2   | 0.042 | 0.047 |   4.159 |    3.985 | 
     | tx_core/QOS_selector/FE_PHC1593_n248 | A ^ -> Y ^   | BUFX2   | 0.050 | 0.093 |   4.253 |    4.078 | 
     | tx_core/QOS_selector/U252            | B ^ -> Y v   | OAI21X1 | 0.252 | 0.098 |   4.351 |    4.177 | 
     | tx_core/tx_rs/U899                   | B v -> Y ^   | MUX2X1  | 0.116 | 0.132 |   4.483 |    4.309 | 
     | tx_core/tx_rs/U900                   | A ^ -> Y v   | INVX2   | 0.093 | 0.097 |   4.580 |    4.405 | 
     | tx_core/tx_rs/FE_PHC479_n1108        | A v -> Y v   | CLKBUF3 | 0.025 | 0.280 |   4.860 |    4.686 | 
     | tx_core/tx_rs/FE_PHC1233_n1108       | A v -> Y v   | BUFX4   | 0.059 | 0.107 |   4.967 |    4.793 | 
     | tx_core/tx_rs/FE_PHC1013_n1108       | A v -> Y v   | CLKBUF1 | 0.033 | 0.149 |   5.116 |    4.942 | 
     | tx_core/tx_rs/FE_PHC807_n1108        | A v -> Y v   | BUFX2   | 0.060 | 0.111 |   5.227 |    5.052 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[25] | D v          | DFFSR   | 0.060 | 0.001 |   5.228 |    5.054 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.174 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.402 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.699 | 
     | FECTS_clks_clk___L3_I2               | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.217 |   0.742 |    0.916 | 
     | FECTS_clks_clk___L4_I5               | A ^ -> Y ^   | CLKBUF1 | 0.038 | 0.160 |   0.901 |    1.075 | 
     | FECTS_clks_clk___L5_I7               | A ^ -> Y ^   | CLKBUF1 | 0.050 | 0.147 |   1.048 |    1.223 | 
     | FECTS_clks_clk___L6_I0               | A ^ -> Y ^   | CLKBUF1 | 0.099 | 0.185 |   1.234 |    1.408 | 
     | FECTS_clks_clk___L7_I0               | A ^ -> Y ^   | CLKBUF1 | 0.023 | 0.137 |   1.371 |    1.545 | 
     | tx_core/tx_rs/U142                   | A ^ -> Y ^   | BUFX2   | 0.200 | 0.202 |   1.573 |    1.747 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[25] | CLK ^        | DFFSR   | 0.200 | 0.002 |   1.575 |    1.749 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[1] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.575
- Setup                         0.106
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.048
- Arrival Time                  5.219
= Slack Time                   -0.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.171 | 
     | tx_core/axi_master/U221                  | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.138 | 
     | tx_core/axi_master/FE_PHC2799_n198       | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.352 | 
     | tx_core/axi_master/FE_PHC2798_n198       | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.525 | 
     | tx_core/axi_master/U191                  | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.079 | 
     | tx_core/axi_master/FE_OFCC66_n139        | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.136 | 
     | tx_core/axi_master/pkt0_fifo/U136        | B v -> Y v   | AND2X1  | 0.069 | 0.660 |   3.968 |    3.797 | 
     | tx_core/QOS_selector/U374                | A v -> Y ^   | INVX2   | 0.044 | 0.049 |   4.016 |    3.845 | 
     | tx_core/QOS_selector/U264                | B ^ -> Y v   | OAI21X1 | 0.107 | 0.065 |   4.082 |    3.911 | 
     | tx_core/tx_rs/FE_PHC1514_pfifo_datain_1_ | A v -> Y v   | BUFX2   | 0.045 | 0.116 |   4.198 |    4.026 | 
     | tx_core/tx_rs/U688                       | B v -> Y ^   | MUX2X1  | 0.101 | 0.093 |   4.290 |    4.119 | 
     | tx_core/tx_rs/U689                       | A ^ -> Y v   | INVX2   | 0.048 | 0.049 |   4.339 |    4.168 | 
     | tx_core/tx_rs/FE_PHC1242_n1132           | A v -> Y v   | BUFX4   | 0.062 | 0.117 |   4.456 |    4.285 | 
     | tx_core/tx_rs/FE_PHC446_n1132            | A v -> Y v   | CLKBUF3 | 0.020 | 0.269 |   4.725 |    4.554 | 
     | tx_core/tx_rs/FE_PHC1035_n1132           | A v -> Y v   | BUFX2   | 0.122 | 0.154 |   4.880 |    4.708 | 
     | tx_core/tx_rs/FE_PHC800_n1132            | A v -> Y v   | CLKBUF3 | 0.079 | 0.326 |   5.206 |    5.035 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[1]      | D v          | DFFSR   | 0.086 | 0.013 |   5.219 |    5.048 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.171 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.399 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.696 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.943 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.118 | 
     | FECTS_clks_clk___L5_I13             | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.264 | 
     | FECTS_clks_clk___L6_I7              | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.407 | 
     | FECTS_clks_clk___L7_I13             | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.536 | 
     | tx_core/tx_rs/U144                  | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.740 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[1] | CLK ^        | DFFSR   | 0.201 | 0.005 |   1.575 |    1.746 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[2] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.572
- Setup                         0.104
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.048
- Arrival Time                  5.218
= Slack Time                   -0.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.170 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.140 | 
     | tx_core/axi_master/FE_PHC2796_n198                 | A ^ -> Y ^   | CLKBUF2 | 0.093 | 0.312 |   1.622 |    1.452 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2   | 0.944 | 0.624 |   2.246 |    2.076 | 
     | tx_core/axi_master/FE_OFCC62_n141                  | A v -> Y v   | CLKBUF1 | 0.696 | 0.820 |   3.066 |    2.896 | 
     | tx_core/axi_master/FE_OFCC63_n141                  | A v -> Y v   | BUFX4   | 0.536 | 0.642 |   3.708 |    3.538 | 
     | tx_core/axi_master/pkt1_fifo/U125                  | B v -> Y v   | AND2X1  | 0.142 | 0.330 |   4.038 |    3.868 | 
     | tx_core/QOS_selector/FE_PHC2159_pfifo_dataout_1_2_ | A v -> Y v   | BUFX2   | 0.083 | 0.161 |   4.199 |    4.029 | 
     | tx_core/QOS_selector/U243                          | C v -> Y ^   | AOI22X1 | 0.175 | 0.088 |   4.286 |    4.117 | 
     | tx_core/QOS_selector/U242                          | C ^ -> Y v   | OAI21X1 | 0.221 | 0.089 |   4.375 |    4.205 | 
     | tx_core/tx_rs/U928                                 | B v -> Y ^   | MUX2X1  | 0.108 | 0.121 |   4.497 |    4.327 | 
     | tx_core/tx_rs/U929                                 | A ^ -> Y v   | INVX2   | 0.049 | 0.045 |   4.542 |    4.372 | 
     | tx_core/tx_rs/FE_PHC1529_n1131                     | A v -> Y v   | BUFX4   | 0.066 | 0.121 |   4.663 |    4.493 | 
     | tx_core/tx_rs/FE_PHC458_n1131                      | A v -> Y v   | CLKBUF3 | 0.045 | 0.291 |   4.954 |    4.784 | 
     | tx_core/tx_rs/FE_PHC1255_n1131                     | A v -> Y v   | CLKBUF1 | 0.029 | 0.143 |   5.097 |    4.927 | 
     | tx_core/tx_rs/FE_PHC1049_n1131                     | A v -> Y v   | BUFX2   | 0.073 | 0.119 |   5.216 |    5.046 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[2]                | D v          | DFFSR   | 0.073 | 0.002 |   5.218 |    5.048 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.170 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.398 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.695 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.941 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.117 | 
     | FECTS_clks_clk___L5_I13             | A ^ -> Y ^   | CLKBUF1 | 0.040 | 0.146 |   1.093 |    1.263 | 
     | FECTS_clks_clk___L6_I7              | A ^ -> Y ^   | CLKBUF1 | 0.043 | 0.143 |   1.236 |    1.405 | 
     | FECTS_clks_clk___L7_I13             | A ^ -> Y ^   | CLKBUF1 | 0.024 | 0.130 |   1.365 |    1.535 | 
     | tx_core/tx_rs/U144                  | A ^ -> Y ^   | BUFX2   | 0.201 | 0.204 |   1.569 |    1.739 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[2] | CLK ^        | DFFSR   | 0.201 | 0.003 |   1.572 |    1.742 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[51] /
CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[51] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                               (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.591
- Setup                         0.096
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.075
- Arrival Time                  5.241
= Slack Time                   -0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.165 | 
     | tx_core/axi_master/U221              | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.144 | 
     | tx_core/axi_master/FE_PHC2799_n198   | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.358 | 
     | tx_core/axi_master/FE_PHC2798_n198   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.531 | 
     | tx_core/axi_master/U191              | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.085 | 
     | tx_core/axi_master/FE_OFCC66_n139    | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.142 | 
     | tx_core/axi_master/pkt0_fifo/U101    | B v -> Y v   | AND2X1  | 0.069 | 0.828 |   4.135 |    3.970 | 
     | tx_core/QOS_selector/U106            | A v -> Y ^   | INVX2   | 0.049 | 0.053 |   4.189 |    4.023 | 
     | tx_core/QOS_selector/FE_PHC1338_n104 | A ^ -> Y ^   | BUFX4   | 0.048 | 0.097 |   4.286 |    4.120 | 
     | tx_core/QOS_selector/U194            | B ^ -> Y v   | OAI21X1 | 0.213 | 0.067 |   4.353 |    4.188 | 
     | tx_core/tx_rs/U784                   | B v -> Y ^   | MUX2X1  | 0.105 | 0.118 |   4.471 |    4.306 | 
     | tx_core/tx_rs/U785                   | A ^ -> Y v   | INVX2   | 0.046 | 0.038 |   4.510 |    4.344 | 
     | tx_core/tx_rs/FE_PHC1029_n1082       | A v -> Y v   | BUFX2   | 0.146 | 0.183 |   4.692 |    4.527 | 
     | tx_core/tx_rs/FE_PHC804_n1082        | A v -> Y v   | CLKBUF2 | 0.051 | 0.251 |   4.944 |    4.779 | 
     | tx_core/tx_rs/FE_PHC441_n1082        | A v -> Y v   | CLKBUF3 | 0.051 | 0.293 |   5.237 |    5.071 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[51] | D v          | DFFSR   | 0.051 | 0.004 |   5.241 |    5.075 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.165 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.393 | 
     | FECTS_clks_clk___L2_I1               | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.690 | 
     | FECTS_clks_clk___L3_I5               | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.937 | 
     | FECTS_clks_clk___L4_I12              | A ^ -> Y ^   | CLKBUF1 | 0.057 | 0.167 |   0.939 |    1.104 | 
     | FECTS_clks_clk___L5_I14              | A ^ -> Y ^   | CLKBUF1 | 0.047 | 0.151 |   1.090 |    1.255 | 
     | FECTS_clks_clk___L6_I8               | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.154 |   1.244 |    1.409 | 
     | tx_core/tx_rs/U139                   | A ^ -> Y ^   | BUFX2   | 0.093 | 0.133 |   1.377 |    1.542 | 
     | tx_core/tx_rs/n132__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.211 |   1.588 |    1.753 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[51] | CLK ^        | DFFSR   | 0.130 | 0.003 |   1.591 |    1.756 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin tx_core/tx_rs/\xgmii_tx_hold_reg[7] /CLK 
Endpoint:   tx_core/tx_rs/\xgmii_tx_hold_reg[7] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.606
- Setup                         0.097
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 5.089
- Arrival Time                  5.254
= Slack Time                   -0.165
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.rst  v |         | 0.000 |       |   0.000 |   -0.165 | 
     | tx_core/axi_master/U221             | A v -> Y ^   | INVX2   | 0.484 | 1.309 |   1.309 |    1.144 | 
     | tx_core/axi_master/FE_PHC2799_n198  | A ^ -> Y ^   | CLKBUF1 | 0.045 | 0.214 |   1.523 |    1.358 | 
     | tx_core/axi_master/FE_PHC2798_n198  | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.173 |   1.696 |    1.531 | 
     | tx_core/axi_master/U191             | A ^ -> Y v   | INVX2   | 0.774 | 0.554 |   2.250 |    2.085 | 
     | tx_core/axi_master/FE_OFCC66_n139   | A v -> Y v   | BUFX4   | 0.936 | 1.057 |   3.307 |    3.142 | 
     | tx_core/axi_master/pkt0_fifo/U86    | B v -> Y v   | AND2X1  | 0.071 | 0.815 |   4.123 |    3.958 | 
     | tx_core/QOS_selector/U91            | A v -> Y ^   | INVX2   | 0.036 | 0.041 |   4.164 |    3.998 | 
     | tx_core/QOS_selector/FE_PHC1825_n89 | A ^ -> Y ^   | BUFX2   | 0.044 | 0.086 |   4.249 |    4.084 | 
     | tx_core/QOS_selector/U164           | B ^ -> Y v   | OAI21X1 | 0.236 | 0.084 |   4.334 |    4.168 | 
     | tx_core/tx_rs/U975                  | B v -> Y ^   | MUX2X1  | 0.109 | 0.123 |   4.456 |    4.291 | 
     | tx_core/tx_rs/U976                  | A ^ -> Y v   | INVX2   | 0.072 | 0.076 |   4.532 |    4.367 | 
     | tx_core/tx_rs/FE_PHC430_n1126       | A v -> Y v   | CLKBUF1 | 0.025 | 0.144 |   4.676 |    4.511 | 
     | tx_core/tx_rs/FE_PHC1502_n1126      | A v -> Y v   | BUFX4   | 0.074 | 0.121 |   4.797 |    4.631 | 
     | tx_core/tx_rs/FE_PHC1214_n1126      | A v -> Y v   | CLKBUF1 | 0.045 | 0.167 |   4.964 |    4.798 | 
     | tx_core/tx_rs/FE_PHC993_n1126       | A v -> Y v   | BUFX2   | 0.079 | 0.130 |   5.094 |    4.929 | 
     | tx_core/tx_rs/FE_PHC778_n1126       | A v -> Y v   | CLKBUF1 | 0.039 | 0.158 |   5.252 |    5.087 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[7] | D v          | DFFSR   | 0.039 | 0.002 |   5.254 |    5.089 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.165 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.205 | 0.228 |   0.228 |    0.393 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.212 | 0.297 |   0.525 |    0.690 | 
     | FECTS_clks_clk___L3_I5              | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.247 |   0.772 |    0.937 | 
     | FECTS_clks_clk___L4_I11             | A ^ -> Y ^   | CLKBUF1 | 0.071 | 0.176 |   0.947 |    1.112 | 
     | FECTS_clks_clk___L5_I12             | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.211 |   1.158 |    1.323 | 
     | FECTS_clks_clk___L6_I4              | A ^ -> Y ^   | CLKBUF1 | 0.116 | 0.208 |   1.366 |    1.531 | 
     | tx_core/tx_rs/U143                  | A ^ -> Y ^   | BUFX2   | 0.212 | 0.236 |   1.602 |    1.767 | 
     | tx_core/tx_rs/\xgmii_tx_hold_reg[7] | CLK ^        | DFFSR   | 0.212 | 0.004 |   1.606 |    1.771 | 
     +---------------------------------------------------------------------------------------------------+ 

