==20476== Cachegrind, a cache and branch-prediction profiler
==20476== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20476== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20476== Command: ./srr-large
==20476== 
--20476-- warning: L3 cache found, using its data for the LL simulation.
--20476-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20476-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20476== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20476== (see section Limitations in user manual)
==20476== NOTE: further instances of this message will not be shown
==20476== 
==20476== I   refs:      919,217,731,547
==20476== I1  misses:              1,915
==20476== LLi misses:              1,584
==20476== I1  miss rate:            0.00%
==20476== LLi miss rate:            0.00%
==20476== 
==20476== D   refs:      356,699,040,282  (240,279,389,403 rd   + 116,419,650,879 wr)
==20476== D1  misses:      2,596,415,070  (  2,219,664,112 rd   +     376,750,958 wr)
==20476== LLd misses:          1,035,726  (        474,518 rd   +         561,208 wr)
==20476== D1  miss rate:             0.7% (            0.9%     +             0.3%  )
==20476== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20476== 
==20476== LL refs:         2,596,416,985  (  2,219,666,027 rd   +     376,750,958 wr)
==20476== LL misses:           1,037,310  (        476,102 rd   +         561,208 wr)
==20476== LL miss rate:              0.0% (            0.0%     +             0.0%  )
