

================================================================
== Vitis HLS Report for 'multi_stage_mul_h_add_m'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.996 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    256|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     580|    132|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     580|    388|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |add_256ns_256ns_256_2_1_U36  |add_256ns_256ns_256_2_1  |        0|   0|  580|  132|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                        |                         |        0|   0|  580|  132|    0|
    +-----------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+-----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+-----+------------+------------+
    |grp_fu_38_p0  |    select|   0|  0|  256|           1|         256|
    +--------------+----------+----+---+-----+------------+------------+
    |Total         |          |   0|  0|  256|           1|         256|
    +--------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------+-----+-----+------------+-------------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  multi_stage_mul_h_add_m|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  multi_stage_mul_h_add_m|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|  multi_stage_mul_h_add_m|  return value|
|a          |   in|    1|     ap_none|                        a|        scalar|
|m          |   in|  256|     ap_none|                        m|        scalar|
|t          |   in|  256|     ap_none|                        t|        scalar|
+-----------+-----+-----+------------+-------------------------+--------------+

