# -*- csr3 -*-
# You must run "csr3 rtl" after editing this file!
---
name: IOBP
enums:
  - name: IOBP_INTSN_E
    attributes:
      width: "20"
    description: Enumerates the different IOBP-generated interrupts.
    values:
      - name: IOBP_INT_SUM_RSD0_SBE
        value: 0xF1000
        description: See IOBP_INT_SUM[RSD0_SBE].

      - name: IOBP_INT_SUM_RSD0_DBE
        value: 0xF1001
        description: See IOBP_INT_SUM[RSD0_DBE].

      - name: IOBP_INT_SUM_RSD1_SBE
        value: 0xF1002
        description: See IOBP_INT_SUM[RSD1_SBE].

      - name: IOBP_INT_SUM_RSD1_DBE
        value: 0xF1003
        description: See IOBP_INT_SUM[RSD1_DBE].

      - name: IOBP_INT_SUM_XMDA2_SBE
        value: 0xF1016
        description: See IOBP_INT_SUM[XMDA2_SBE].

      - name: IOBP_INT_SUM_XMDA2_DBE
        value: 0xF1017
        description: See IOBP_INT_SUM[XMDA2_DBE].

      - name: IOBP_INT_SUM_XMDA3_SBE
        value: 0xF1018
        description: See IOBP_INT_SUM[XMDA3_SBE].

      - name: IOBP_INT_SUM_XMDA3_DBE
        value: 0xF1019
        description: See IOBP_INT_SUM[XMDA3_DBE].

      - name: IOBP_INT_SUM_XMDB2_SBE
        value: 0xF101E
        description: See IOBP_INT_SUM[XMDB2_SBE].

      - name: IOBP_INT_SUM_XMDB2_DBE
        value: 0xF101F
        description: See IOBP_INT_SUM[XMDB2_DBE].

      - name: IOBP_INT_SUM_XMDB3_SBE
        value: 0xF1020
        description: See IOBP_INT_SUM[XMDB3_SBE].

      - name: IOBP_INT_SUM_XMDB3_DBE
        value: 0xF1021
        description: See IOBP_INT_SUM[XMDB3_DBE].

      - name: IOBP_INT_SUM_ICC0_SBE
        value: 0xF1026
        description: See IOBP_INT_SUM[ICC0_SBE].

      - name: IOBP_INT_SUM_ICC0_DBE
        value: 0xF1027
        description: See IOBP_INT_SUM[ICC0_DBE].

      - name: IOBP_INT_SUM_ICC1_SBE
        value: 0xF1028
        description: See IOBP_INT_SUM[ICC1_SBE].

      - name: IOBP_INT_SUM_ICC1_DBE
        value: 0xF1029
        description: See IOBP_INT_SUM[ICC1_DBE].

      - name: IOBP_INT_SUM_ICC2_SBE
        value: 0xF102A
        description: See IOBP_INT_SUM[ICC2_SBE].

      - name: IOBP_INT_SUM_ICC2_DBE
        value: 0xF102B
        description: See IOBP_INT_SUM[ICC2_DBE].

      - name: IOBP_INT_SUM_ICC3_SBE
        value: 0xF102C
        description: See IOBP_INT_SUM[ICC3_SBE].

      - name: IOBP_INT_SUM_ICC3_DBE
        value: 0xF102D
        description: See IOBP_INT_SUM[ICC3_DBE].


registers:
  - name: IOBP_ECC
    title: IOBP ECC Control Register
    address: 0x11800F0010010
    bus: RSL
    description: This register contains various control bits for IOBP ECC functionality.
    fields:
      - name: --
        bits: 63..22
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RSD1_ECC
        bits: 21
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKO1 response data has ECC generated and checked.

      - name: RSD1_FS
        bits: 20..19
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the syndrome PKO1 response data.

      - name: RSD0_ECC
        bits: 18
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKO0 response data has ECC generated and checked.

      - name: RSD0_FS
        bits: 17..16
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the syndrome PKO0 response data.

      - name: XMC3_ECC
        bits: 15
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKI1 commands to L2C have ECC generated and checked.

      - name: XMC3_FS
        bits: 14..13
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the syndrome for commands from PKI1 to the L2C.

      - name: XMC2_ECC
        bits: 12
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKI0 commands to L2C have ECC generated and checked.

      - name: XMC2_FS
        bits: 11..10
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the syndrome for commands from PKI0 to the L2C.

      - name: XMC1_ECC
        bits: 9
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKO1 commands to L2C have ECC generated and checked.

      - name: XMC1_FS
        bits: 8..7
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the syndrome for commands from PKO1 to the L2C.

      - name: XMC0_ECC
        bits: 6
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKO commands to L2C have ECC generated and checked.

      - name: XMC0_FS
        bits: 5..4
        access: R/W
        reset: 0x0
        typical: 0x0
        description: Used to flip the syndrome for commands from PKO to the L2C.

      - name: XMD3_ECC
        bits: 3
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKI1 data to L2C has ECC generated and checked.

      - name: XMD2_ECC
        bits: 2
        access: R/W
        reset: 1
        typical: 1
        description: When set, PKI0 data to L2C has ECC generated and checked.

      - name: --
        bits: 1..0
        access: RAZ
        reset: --
        typical: --
        description: Reserved.


  - name: IOBP_BIST_STATUS
    title: IOBP BIST Status Register
    address: 0x11800F0010018
    bus: RSL
    description: This register contains the result of the BIST run on the IOB memories.
    attributes:
      dv_bist_all_fail_test: "ALL"
    fields:
      - name: --
        bits: 63..11
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RSDM1
        bits: 10
        access: RO
        reset: 0
        typical: 0
        description: rsd_mem1_bstatus

      - name: RSDM0
        bits: 9
        access: RO
        reset: 0
        typical: 0
        description: rsd_mem0_bstatus

      - name: XMCF
        bits: 8
        access: RO
        reset: 0
        typical: 0
        description: xmcfif_bstatus

      - name: ICX3
        bits: 7
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: ICX2
        bits: 6
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: ICX1
        bits: 5
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: ICX0
        bits: 4
        access: RO
        reset: 0
        typical: 0
        description: icc0_xmc_fifo_ecc_bstatus

      - name: IMMX3
        bits: 3
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_mask_xmd3_bstatus

      - name: IMDX3
        bits: 2
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_data_xmd3_bstatus

      - name: IMMX2
        bits: 1
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_mask_xmd2_bstatus

      - name: IMDX2
        bits: 0
        access: RO
        reset: 0
        typical: 0
        description: icm_mem_data_xmd2_bstatus


  - name: IOBP_INT_SUM
    title: IOBP Interrupt Summary Register
    address: 0x11800F0010020
    bus: RSL
    description: This is the IOBP interrupt summary register.
    fields:
      - name: --
        bits: 63..46
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: ICC3_DBE
        bits: 45
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM3.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC3_DBE.

      - name: ICC3_SBE
        bits: 44
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM3.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC3_SBE.

      - name: ICC2_DBE
        bits: 43
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM2.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC2_DBE.

      - name: ICC2_SBE
        bits: 42
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM2.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC2_SBE.

      - name: ICC1_DBE
        bits: 41
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM1.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC1_DBE.

      - name: ICC1_SBE
        bits: 40
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM1.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC1_SBE.

      - name: ICC0_DBE
        bits: 39
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for ICC MEM0.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_ICC0_DBE.

      - name: ICC0_SBE
        bits: 38
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for ICC MEM0.
          Throws IOBP_INTSN_E::IOBN_INT_SUM_ICC0_SBE.

      - name: --
        bits: 37..34
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: XMDB3_DBE
        bits: 33
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDB MEM3.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDB3_DBE.

      - name: XMDB3_SBE
        bits: 32
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDB MEM3.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDB3_SBE.

      - name: XMDB2_DBE
        bits: 31
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDB MEM2.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDB2_DBE.

      - name: XMDB2_SBE
        bits: 30
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDB MEM2.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDB2_SBE.

      - name: --
        bits: 29..26
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: XMDA3_DBE
        bits: 25
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDA MEM3.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDA3_DBE.

      - name: XMDA3_SBE
        bits: 24
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDA MEM3.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDA3_SBE.

      - name: XMDA2_DBE
        bits: 23
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for XMDA MEM2.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDA2_DBE.

      - name: XMDA2_SBE
        bits: 22
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for XMDA MEM2.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_XMDA2_SBE.

      - name: --
        bits: 21..4
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: RSD1_DBE
        bits: 3
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for RSD MEM1.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_RSD1_DBE.

      - name: RSD1_SBE
        bits: 2
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for RSD MEM1.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_RSD1_SBE.

      - name: RSD0_DBE
        bits: 1
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Double-bit error for RSD MEM0.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_RSD0_DBE.

      - name: RSD0_SBE
        bits: 0
        access: R/W1C/H
        reset: 0
        typical: 0
        description: |
          Single-bit error for RSD MEM0.
          Throws IOBP_INTSN_E::IOBP_INT_SUM_RSD0_SBE.


  - name: IOBP_CREDITS
    title: IOBP PKI and PKO Credits Register
    address: 0x11800F0010028
    bus: RSL
    description: This register controls number of loads and stores PKO and PKI can have to the L2.
    fields:
      - name: --
        bits: 63..31
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PKI1_CRD
        bits: 30..24
        access: R/W
        reset: 0x40
        typical: 0x1
        description: Number of stores PKI1 can have in flight to the L2.

      - name: --
        bits: 23
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PKI0_CRD
        bits: 22..16
        access: R/W
        reset: 0x40
        typical: 0x1
        description: Number of stores PKI0 can have in flight to the L2.

      - name: --
        bits: 15..14
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PKO1_CRD
        bits: 13..8
        access: R/W
        reset: 0x20
        typical: 0x1
        description: Number of reads PKO1 can have in flight to the L2.

      - name: --
        bits: 7..6
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PKO0_CRD
        bits: 5..0
        access: R/W
        reset: 0x20
        typical: 0x1
        description: Number of reads PKO0 can have in flight to the L2.


  - name: IOBP_PP_BIST_STATUS
    title: IOBP Cores BIST Status Register
    address: 0x11800F0010700
    bus: RSL
    description: This register contains the result of the BIST run on the cores.
    attributes:
      dv_bist_all_fail_test: "ALL"
    fields:
      - name: --
        bits: 63..48
        access: RAZ
        reset: --
        typical: --
        description: Reserved.

      - name: PP_BSTAT
        bits: 47..0
        access: RO
        reset: 0x0
        typical: 0x0
        description: |
          BIST status of cores. Bit vector position is the number of the core (i.e. core 0 ==
          PP_BSTAT<0>). Only odd number bits are valid;, all even number bits are read as 0. For
          even number cores, see IOBN_PP_BIST_STATUS.



