{
  "name": "core_arch::x86::avx512f::_mm512_mask_i32loscatter_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_castsi512_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type __m512i to type __m256i. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_castsi512_si256&expand=637)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_mask_i32scatter_epi64": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Scatter 64-bit integers from a into memory using 32-bit indices. 64-bit elements are stored at addresses starting at base_addr and offset by each 32-bit element in vindex (each index is scaled by the factor in scale) subject to mask k (elements are not stored when the corresponding mask bit is not set). scale should be 1, 2, 4 or 8.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_i32scatter_epi64&expand=3039)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": 8697,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:17349:1: 17356:2",
  "src": "pub unsafe fn _mm512_mask_i32loscatter_epi64<const SCALE: i32>(\n    base_addr: *mut i64,\n    k: __mmask8,\n    vindex: __m512i,\n    a: __m512i,\n) {\n    _mm512_mask_i32scatter_epi64::<SCALE>(base_addr, k, _mm512_castsi512_si256(vindex), a)\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mask_i32loscatter_epi64(_1: *mut i64, _2: u8, _3: core_arch::x86::__m512i, _4: core_arch::x86::__m512i) -> () {\n    let mut _0: ();\n    let mut _5: core_arch::x86::__m256i;\n    debug base_addr => _1;\n    debug k => _2;\n    debug vindex => _3;\n    debug a => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::avx512f::_mm512_castsi512_si256(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512f::_mm512_mask_i32scatter_epi64::<SCALE>(_1, _2, move _5, _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        return;\n    }\n}\n",
  "doc": " Stores 8 64-bit integer elements from a to memory starting at location base_addr at packed 32-bit integer\n indices stored in the lower half of vindex scaled by scale using writemask k (elements whose corresponding\n mask bit is not set are not written to memory).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_i32loscatter_epi64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}