library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

ENTITY portaOr IS
	
PORT(a,b:IN std_logic;
c: OUT std_logic);

END portaOr;

ARCHITECTURE pOr OF portaOr IS

BEGIN
	c <= b OR a;
END pOr;
