

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun Oct 17 10:27:40 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,merge=1,delta=2
    15                           	psect	intentry,global,class=CODE,delta=2
    16                           	psect	text6,local,class=CODE,merge=1,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210  0000                     	;# 
   211  0001                     	;# 
   212  0002                     	;# 
   213  0003                     	;# 
   214  0004                     	;# 
   215  0005                     	;# 
   216  0006                     	;# 
   217  0007                     	;# 
   218  0008                     	;# 
   219  0009                     	;# 
   220  000A                     	;# 
   221  000B                     	;# 
   222  000C                     	;# 
   223  000D                     	;# 
   224  000E                     	;# 
   225  000E                     	;# 
   226  000F                     	;# 
   227  0010                     	;# 
   228  0011                     	;# 
   229  0012                     	;# 
   230  0013                     	;# 
   231  0014                     	;# 
   232  0015                     	;# 
   233  0015                     	;# 
   234  0016                     	;# 
   235  0017                     	;# 
   236  0018                     	;# 
   237  0019                     	;# 
   238  001A                     	;# 
   239  001B                     	;# 
   240  001B                     	;# 
   241  001C                     	;# 
   242  001D                     	;# 
   243  001E                     	;# 
   244  001F                     	;# 
   245  0081                     	;# 
   246  0085                     	;# 
   247  0086                     	;# 
   248  0087                     	;# 
   249  0088                     	;# 
   250  0089                     	;# 
   251  008C                     	;# 
   252  008D                     	;# 
   253  008E                     	;# 
   254  008F                     	;# 
   255  0090                     	;# 
   256  0091                     	;# 
   257  0092                     	;# 
   258  0093                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0094                     	;# 
   262  0095                     	;# 
   263  0096                     	;# 
   264  0097                     	;# 
   265  0098                     	;# 
   266  0099                     	;# 
   267  009A                     	;# 
   268  009B                     	;# 
   269  009C                     	;# 
   270  009D                     	;# 
   271  009E                     	;# 
   272  009F                     	;# 
   273  0105                     	;# 
   274  0107                     	;# 
   275  0108                     	;# 
   276  0109                     	;# 
   277  010C                     	;# 
   278  010C                     	;# 
   279  010D                     	;# 
   280  010E                     	;# 
   281  010F                     	;# 
   282  0185                     	;# 
   283  0187                     	;# 
   284  0188                     	;# 
   285  0189                     	;# 
   286  018C                     	;# 
   287  018D                     	;# 
   288  0000                     	;# 
   289  0001                     	;# 
   290  0002                     	;# 
   291  0003                     	;# 
   292  0004                     	;# 
   293  0005                     	;# 
   294  0006                     	;# 
   295  0007                     	;# 
   296  0008                     	;# 
   297  0009                     	;# 
   298  000A                     	;# 
   299  000B                     	;# 
   300  000C                     	;# 
   301  000D                     	;# 
   302  000E                     	;# 
   303  000E                     	;# 
   304  000F                     	;# 
   305  0010                     	;# 
   306  0011                     	;# 
   307  0012                     	;# 
   308  0013                     	;# 
   309  0014                     	;# 
   310  0015                     	;# 
   311  0015                     	;# 
   312  0016                     	;# 
   313  0017                     	;# 
   314  0018                     	;# 
   315  0019                     	;# 
   316  001A                     	;# 
   317  001B                     	;# 
   318  001B                     	;# 
   319  001C                     	;# 
   320  001D                     	;# 
   321  001E                     	;# 
   322  001F                     	;# 
   323  0081                     	;# 
   324  0085                     	;# 
   325  0086                     	;# 
   326  0087                     	;# 
   327  0088                     	;# 
   328  0089                     	;# 
   329  008C                     	;# 
   330  008D                     	;# 
   331  008E                     	;# 
   332  008F                     	;# 
   333  0090                     	;# 
   334  0091                     	;# 
   335  0092                     	;# 
   336  0093                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0094                     	;# 
   340  0095                     	;# 
   341  0096                     	;# 
   342  0097                     	;# 
   343  0098                     	;# 
   344  0099                     	;# 
   345  009A                     	;# 
   346  009B                     	;# 
   347  009C                     	;# 
   348  009D                     	;# 
   349  009E                     	;# 
   350  009F                     	;# 
   351  0105                     	;# 
   352  0107                     	;# 
   353  0108                     	;# 
   354  0109                     	;# 
   355  010C                     	;# 
   356  010C                     	;# 
   357  010D                     	;# 
   358  010E                     	;# 
   359  010F                     	;# 
   360  0185                     	;# 
   361  0187                     	;# 
   362  0188                     	;# 
   363  0189                     	;# 
   364  018C                     	;# 
   365  018D                     	;# 
   366  0018                     _RCSTAbits	set	24
   367  0019                     _TXREG	set	25
   368  0006                     _PORTBbits	set	6
   369  0008                     _PORTD	set	8
   370  0005                     _PORTA	set	5
   371  000C                     _PIR1bits	set	12
   372  0006                     _PORTB	set	6
   373  000B                     _INTCONbits	set	11
   374  0099                     _SPBRG	set	153
   375  009A                     _SPBRGH	set	154
   376  0098                     _TXSTAbits	set	152
   377  008C                     _PIE1bits	set	140
   378  0096                     _IOCBbits	set	150
   379  0095                     _WPUBbits	set	149
   380  0081                     _OPTION_REGbits	set	129
   381  0088                     _TRISD	set	136
   382  0086                     _TRISBbits	set	134
   383  0085                     _TRISA	set	133
   384  008F                     _OSCCONbits	set	143
   385  0187                     _BAUDCTLbits	set	391
   386  0189                     _ANSELH	set	393
   387  0188                     _ANSEL	set	392
   388                           
   389                           	psect	cinit
   390  0011                     start_initialization:	
   391                           ; #config settings
   392                           
   393  0011                     __initialization:
   394                           
   395                           ; Clear objects allocated to COMMON
   396  0011  01F0               	clrf	__pbssCOMMON& (0+127)
   397  0012  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   398  0013  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   399  0014  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   400  0015  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   401  0016  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   402  0017  01F6               	clrf	(__pbssCOMMON+6)& (0+127)
   403                           
   404                           ; Clear objects allocated to BANK0
   405  0018  1283               	bcf	3,5	;RP0=0, select bank0
   406  0019  1303               	bcf	3,6	;RP1=0, select bank0
   407  001A  01A0               	clrf	__pbssBANK0& (0+127)
   408  001B  01A1               	clrf	(__pbssBANK0+1)& (0+127)
   409  001C  01A2               	clrf	(__pbssBANK0+2)& (0+127)
   410  001D  01A3               	clrf	(__pbssBANK0+3)& (0+127)
   411  001E  01A4               	clrf	(__pbssBANK0+4)& (0+127)
   412  001F  01A5               	clrf	(__pbssBANK0+5)& (0+127)
   413  0020  01A6               	clrf	(__pbssBANK0+6)& (0+127)
   414  0021  01A7               	clrf	(__pbssBANK0+7)& (0+127)
   415  0022                     end_of_initialization:	
   416                           ;End of C runtime variable initialization code
   417                           
   418  0022                     __end_of__initialization:
   419  0022  0183               	clrf	3
   420  0023  120A  118A  29C5   	ljmp	_main	;jump to C main() function
   421                           
   422                           	psect	bssCOMMON
   423  0070                     __pbssCOMMON:
   424  0070                     _antirrebote6:
   425  0070                     	ds	1
   426  0071                     _antirrebote5:
   427  0071                     	ds	1
   428  0072                     _antirrebote4:
   429  0072                     	ds	1
   430  0073                     _antirrebote3:
   431  0073                     	ds	1
   432  0074                     _antirrebote2:
   433  0074                     	ds	1
   434  0075                     _antirrebote1:
   435  0075                     	ds	1
   436  0076                     _antirrebote0:
   437  0076                     	ds	1
   438                           
   439                           	psect	bssBANK0
   440  0020                     __pbssBANK0:
   441  0020                     _wenas:
   442  0020                     	ds	2
   443  0022                     _cuenta_uart:
   444  0022                     	ds	1
   445  0023                     _verJ2:
   446  0023                     	ds	1
   447  0024                     _horJ2:
   448  0024                     	ds	1
   449  0025                     _verJ1:
   450  0025                     	ds	1
   451  0026                     _horJ1:
   452  0026                     	ds	1
   453  0027                     _antirrebote7:
   454  0027                     	ds	1
   455                           
   456                           	psect	cstackCOMMON
   457  0077                     __pcstackCOMMON:
   458  0077                     ?_mandar_datos:
   459  0077                     ??_mandar_datos:	
   460                           ; 1 bytes @ 0x0
   461                           
   462  0077                     ?_setup:	
   463                           ; 1 bytes @ 0x0
   464                           
   465  0077                     ?_botonazos:	
   466                           ; 1 bytes @ 0x0
   467                           
   468  0077                     ?_uart_config:	
   469                           ; 1 bytes @ 0x0
   470                           
   471  0077                     ?_osc_config:	
   472                           ; 1 bytes @ 0x0
   473                           
   474  0077                     ?_isr:	
   475                           ; 1 bytes @ 0x0
   476                           
   477  0077                     ?_main:	
   478                           ; 1 bytes @ 0x0
   479                           
   480                           
   481                           ; 1 bytes @ 0x0
   482  0077                     	ds	2
   483  0079                     ??_isr:
   484                           
   485                           ; 1 bytes @ 0x2
   486  0079                     	ds	5
   487                           
   488                           	psect	cstackBANK0
   489  0028                     __pcstackBANK0:
   490  0028                     ??_botonazos:
   491  0028                     ??_uart_config:	
   492                           ; 1 bytes @ 0x0
   493                           
   494  0028                     ??_osc_config:	
   495                           ; 1 bytes @ 0x0
   496                           
   497                           
   498                           ; 1 bytes @ 0x0
   499  0028                     	ds	2
   500  002A                     osc_config@freq:
   501                           
   502                           ; 1 bytes @ 0x2
   503  002A                     	ds	1
   504  002B                     ??_setup:
   505  002B                     ??_main:	
   506                           ; 1 bytes @ 0x3
   507                           
   508                           
   509                           	psect	maintext
   510  01C5                     __pmaintext:	
   511                           ; 1 bytes @ 0x3
   512 ;;
   513 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   514 ;;
   515 ;; *************** function _main *****************
   516 ;; Defined at:
   517 ;;		line 116 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
   518 ;; Parameters:    Size  Location     Type
   519 ;;		None
   520 ;; Auto vars:     Size  Location     Type
   521 ;;		None
   522 ;; Return value:  Size  Location     Type
   523 ;;                  1    wreg      void 
   524 ;; Registers used:
   525 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   526 ;; Tracked objects:
   527 ;;		On entry : B00/0
   528 ;;		On exit  : 0/0
   529 ;;		Unchanged: 0/0
   530 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   531 ;;      Params:         0       0       0       0       0
   532 ;;      Locals:         0       0       0       0       0
   533 ;;      Temps:          0       0       0       0       0
   534 ;;      Totals:         0       0       0       0       0
   535 ;;Total ram usage:        0 bytes
   536 ;; Hardware stack levels required when called: 4
   537 ;; This function calls:
   538 ;;		_botonazos
   539 ;;		_setup
   540 ;; This function is called by:
   541 ;;		Startup code after reset
   542 ;; This function uses a non-reentrant model
   543 ;;
   544                           
   545                           
   546                           ;psect for function _main
   547  01C5                     _main:
   548  01C5                     l1453:	
   549                           ;incstack = 0
   550                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   551                           
   552                           
   553                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 117:     setup();
   554  01C5  120A  118A  213A  120A  118A  	fcall	_setup
   555  01CA                     l1455:
   556                           
   557                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 119:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 120:         botonazos();
   558  01CA  120A  118A  2026  120A  118A  	fcall	_botonazos
   559  01CF  29CA               	goto	l1455
   560  01D0  120A  118A  280E   	ljmp	start
   561  01D3                     __end_of_main:
   562                           
   563                           	psect	text1
   564  013A                     __ptext1:	
   565 ;; *************** function _setup *****************
   566 ;; Defined at:
   567 ;;		line 128 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
   568 ;; Parameters:    Size  Location     Type
   569 ;;		None
   570 ;; Auto vars:     Size  Location     Type
   571 ;;		None
   572 ;; Return value:  Size  Location     Type
   573 ;;                  1    wreg      void 
   574 ;; Registers used:
   575 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   576 ;; Tracked objects:
   577 ;;		On entry : 0/0
   578 ;;		On exit  : 0/0
   579 ;;		Unchanged: 0/0
   580 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   581 ;;      Params:         0       0       0       0       0
   582 ;;      Locals:         0       0       0       0       0
   583 ;;      Temps:          0       0       0       0       0
   584 ;;      Totals:         0       0       0       0       0
   585 ;;Total ram usage:        0 bytes
   586 ;; Hardware stack levels used: 1
   587 ;; Hardware stack levels required when called: 3
   588 ;; This function calls:
   589 ;;		_osc_config
   590 ;;		_uart_config
   591 ;; This function is called by:
   592 ;;		_main
   593 ;; This function uses a non-reentrant model
   594 ;;
   595                           
   596                           
   597                           ;psect for function _setup
   598  013A                     _setup:
   599  013A                     l1329:	
   600                           ;incstack = 0
   601                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   602                           
   603                           
   604                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 132:     ANSEL=0;
   605  013A  1683               	bsf	3,5	;RP0=1, select bank3
   606  013B  1703               	bsf	3,6	;RP1=1, select bank3
   607  013C  0188               	clrf	8	;volatile
   608                           
   609                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 133:     ANSELH=0;
   610  013D  0189               	clrf	9	;volatile
   611                           
   612                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 135:     TRISA=0;
   613  013E  1683               	bsf	3,5	;RP0=1, select bank1
   614  013F  1303               	bcf	3,6	;RP1=0, select bank1
   615  0140  0185               	clrf	5	;volatile
   616  0141                     l1331:
   617                           
   618                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 136:     TRISBbits
      +                          .TRISB0=1;
   619  0141  1406               	bsf	6,0	;volatile
   620  0142                     l1333:
   621                           
   622                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 137:     TRISBbits
      +                          .TRISB1=1;
   623  0142  1486               	bsf	6,1	;volatile
   624  0143                     l1335:
   625                           
   626                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 138:     TRISBbits
      +                          .TRISB2=1;
   627  0143  1506               	bsf	6,2	;volatile
   628  0144                     l1337:
   629                           
   630                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 139:     TRISBbits
      +                          .TRISB3=1;
   631  0144  1586               	bsf	6,3	;volatile
   632  0145                     l1339:
   633                           
   634                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 140:     TRISBbits
      +                          .TRISB4=1;
   635  0145  1606               	bsf	6,4	;volatile
   636  0146                     l1341:
   637                           
   638                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 141:     TRISBbits
      +                          .TRISB5=1;
   639  0146  1686               	bsf	6,5	;volatile
   640  0147                     l1343:
   641                           
   642                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 142:     TRISBbits
      +                          .TRISB6=1;
   643  0147  1706               	bsf	6,6	;volatile
   644  0148                     l1345:
   645                           
   646                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 143:     TRISBbits
      +                          .TRISB7=1;
   647  0148  1786               	bsf	6,7	;volatile
   648                           
   649                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 144:     TRISD=0;
   650  0149  0188               	clrf	8	;volatile
   651                           
   652                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 146:     PORTA=0;
   653  014A  1283               	bcf	3,5	;RP0=0, select bank0
   654  014B  1303               	bcf	3,6	;RP1=0, select bank0
   655  014C  0185               	clrf	5	;volatile
   656                           
   657                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 147:     PORTB=0;
   658  014D  0186               	clrf	6	;volatile
   659                           
   660                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 148:     PORTD=0;
   661  014E  0188               	clrf	8	;volatile
   662  014F                     l1347:
   663                           
   664                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 150:     osc_confi
      +                          g(4);
   665  014F  3004               	movlw	4
   666  0150  120A  118A  2176  120A  118A  	fcall	_osc_config
   667  0155                     l1349:
   668                           
   669                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 152:     uart_conf
      +                          ig();
   670  0155  120A  118A  21AF  120A  118A  	fcall	_uart_config
   671  015A                     l1351:
   672                           
   673                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 154:     OPTION_RE
      +                          Gbits.nRBPU=0;
   674  015A  1683               	bsf	3,5	;RP0=1, select bank1
   675  015B  1303               	bcf	3,6	;RP1=0, select bank1
   676  015C  1381               	bcf	1,7	;volatile
   677  015D                     l1353:
   678                           
   679                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 155:     WPUBbits.
      +                          WPUB0=1;
   680  015D  1415               	bsf	21,0	;volatile
   681  015E                     l1355:
   682                           
   683                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 156:     WPUBbits.
      +                          WPUB1=1;
   684  015E  1495               	bsf	21,1	;volatile
   685  015F                     l1357:
   686                           
   687                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 157:     WPUBbits.
      +                          WPUB2=1;
   688  015F  1515               	bsf	21,2	;volatile
   689  0160                     l1359:
   690                           
   691                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 158:     WPUBbits.
      +                          WPUB3=1;
   692  0160  1595               	bsf	21,3	;volatile
   693  0161                     l1361:
   694                           
   695                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 159:     WPUBbits.
      +                          WPUB4=1;
   696  0161  1615               	bsf	21,4	;volatile
   697  0162                     l1363:
   698                           
   699                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 160:     WPUBbits.
      +                          WPUB5=1;
   700  0162  1695               	bsf	21,5	;volatile
   701  0163                     l1365:
   702                           
   703                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 161:     WPUBbits.
      +                          WPUB6=1;
   704  0163  1715               	bsf	21,6	;volatile
   705  0164                     l1367:
   706                           
   707                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 162:     WPUBbits.
      +                          WPUB7=1;
   708  0164  1795               	bsf	21,7	;volatile
   709  0165                     l1369:
   710                           
   711                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 164:     INTCONbit
      +                          s.GIE=1;
   712  0165  178B               	bsf	11,7	;volatile
   713  0166                     l1371:
   714                           
   715                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 165:     INTCONbit
      +                          s.PEIE = 1;
   716  0166  170B               	bsf	11,6	;volatile
   717  0167                     l1373:
   718                           
   719                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 166:     INTCONbit
      +                          s.RBIE=1;
   720  0167  158B               	bsf	11,3	;volatile
   721  0168                     l1375:
   722                           
   723                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 167:     INTCONbit
      +                          s.RBIF=0;
   724  0168  100B               	bcf	11,0	;volatile
   725  0169                     l1377:
   726                           
   727                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 168:     IOCBbits.
      +                          IOCB0=1;
   728  0169  1416               	bsf	22,0	;volatile
   729  016A                     l1379:
   730                           
   731                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 169:     IOCBbits.
      +                          IOCB1=1;
   732  016A  1496               	bsf	22,1	;volatile
   733  016B                     l1381:
   734                           
   735                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 170:     IOCBbits.
      +                          IOCB2=1;
   736  016B  1516               	bsf	22,2	;volatile
   737  016C                     l1383:
   738                           
   739                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 171:     IOCBbits.
      +                          IOCB3=1;
   740  016C  1596               	bsf	22,3	;volatile
   741  016D                     l1385:
   742                           
   743                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 172:     IOCBbits.
      +                          IOCB4=1;
   744  016D  1616               	bsf	22,4	;volatile
   745  016E                     l1387:
   746                           
   747                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 173:     IOCBbits.
      +                          IOCB5=1;
   748  016E  1696               	bsf	22,5	;volatile
   749  016F                     l1389:
   750                           
   751                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 174:     IOCBbits.
      +                          IOCB6=1;
   752  016F  1716               	bsf	22,6	;volatile
   753  0170                     l1391:
   754                           
   755                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 175:     IOCBbits.
      +                          IOCB7=1;
   756  0170  1796               	bsf	22,7	;volatile
   757  0171                     l1393:
   758                           
   759                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 176:     PIE1bits.
      +                          TXIE=1;
   760  0171  160C               	bsf	12,4	;volatile
   761  0172                     l1395:
   762                           
   763                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 177:     PIR1bits.
      +                          TXIF=0;
   764  0172  1283               	bcf	3,5	;RP0=0, select bank0
   765  0173  1303               	bcf	3,6	;RP1=0, select bank0
   766  0174  120C               	bcf	12,4	;volatile
   767  0175                     l109:
   768  0175  0008               	return
   769  0176                     __end_of_setup:
   770                           
   771                           	psect	text2
   772  01AF                     __ptext2:	
   773 ;; *************** function _uart_config *****************
   774 ;; Defined at:
   775 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c"
   776 ;; Parameters:    Size  Location     Type
   777 ;;		None
   778 ;; Auto vars:     Size  Location     Type
   779 ;;		None
   780 ;; Return value:  Size  Location     Type
   781 ;;                  1    wreg      void 
   782 ;; Registers used:
   783 ;;		wreg, status,2
   784 ;; Tracked objects:
   785 ;;		On entry : 0/0
   786 ;;		On exit  : 0/0
   787 ;;		Unchanged: 0/0
   788 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   789 ;;      Params:         0       0       0       0       0
   790 ;;      Locals:         0       0       0       0       0
   791 ;;      Temps:          0       0       0       0       0
   792 ;;      Totals:         0       0       0       0       0
   793 ;;Total ram usage:        0 bytes
   794 ;; Hardware stack levels used: 1
   795 ;; Hardware stack levels required when called: 2
   796 ;; This function calls:
   797 ;;		Nothing
   798 ;; This function is called by:
   799 ;;		_setup
   800 ;; This function uses a non-reentrant model
   801 ;;
   802                           
   803                           
   804                           ;psect for function _uart_config
   805  01AF                     _uart_config:
   806  01AF                     l1315:	
   807                           ;incstack = 0
   808                           ; Regs used in _uart_config: [wreg+status,2]
   809                           
   810                           
   811                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 24:     TXSTAbi
      +                          ts.SYNC = 0;
   812  01AF  1683               	bsf	3,5	;RP0=1, select bank1
   813  01B0  1303               	bcf	3,6	;RP1=0, select bank1
   814  01B1  1218               	bcf	24,4	;volatile
   815                           
   816                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 25:  TXSTAbits.
      +                          BRGH = 1;
   817  01B2  1518               	bsf	24,2	;volatile
   818                           
   819                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 26:  TXSTAbits.
      +                          TX9 = 0;
   820  01B3  1318               	bcf	24,6	;volatile
   821                           
   822                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 27:  BAUDCTLbit
      +                          s.BRG16 = 0;
   823  01B4  1683               	bsf	3,5	;RP0=1, select bank3
   824  01B5  1703               	bsf	3,6	;RP1=1, select bank3
   825  01B6  1187               	bcf	7,3	;volatile
   826  01B7                     l1317:
   827                           
   828                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 28:  SPBRGH = 0
      +                          ;
   829  01B7  1683               	bsf	3,5	;RP0=1, select bank1
   830  01B8  1303               	bcf	3,6	;RP1=0, select bank1
   831  01B9  019A               	clrf	26	;volatile
   832  01BA                     l1319:
   833                           
   834                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 29:  SPBRG = 25
      +                          ;
   835  01BA  3019               	movlw	25
   836  01BB  0099               	movwf	25	;volatile
   837  01BC                     l1321:
   838                           
   839                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 31:  RCSTAbits.
      +                          SPEN = 1;
   840  01BC  1283               	bcf	3,5	;RP0=0, select bank0
   841  01BD  1303               	bcf	3,6	;RP1=0, select bank0
   842  01BE  1798               	bsf	24,7	;volatile
   843  01BF                     l1323:
   844                           
   845                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 32:  RCSTAbits.
      +                          RX9 = 0;
   846  01BF  1318               	bcf	24,6	;volatile
   847  01C0                     l1325:
   848                           
   849                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 33:  RCSTAbits.
      +                          CREN = 0;
   850  01C0  1218               	bcf	24,4	;volatile
   851  01C1                     l1327:
   852                           
   853                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/UART_CONFIG.c: 34:  TXSTAbits.
      +                          TXEN = 1;
   854  01C1  1683               	bsf	3,5	;RP0=1, select bank1
   855  01C2  1303               	bcf	3,6	;RP1=0, select bank1
   856  01C3  1698               	bsf	24,5	;volatile
   857  01C4                     l149:
   858  01C4  0008               	return
   859  01C5                     __end_of_uart_config:
   860                           
   861                           	psect	text3
   862  0176                     __ptext3:	
   863 ;; *************** function _osc_config *****************
   864 ;; Defined at:
   865 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c"
   866 ;; Parameters:    Size  Location     Type
   867 ;;  freq            1    wreg     unsigned char 
   868 ;; Auto vars:     Size  Location     Type
   869 ;;  freq            1    2[BANK0 ] unsigned char 
   870 ;; Return value:  Size  Location     Type
   871 ;;                  1    wreg      void 
   872 ;; Registers used:
   873 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   874 ;; Tracked objects:
   875 ;;		On entry : 0/0
   876 ;;		On exit  : 0/0
   877 ;;		Unchanged: 0/0
   878 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   879 ;;      Params:         0       0       0       0       0
   880 ;;      Locals:         0       1       0       0       0
   881 ;;      Temps:          0       2       0       0       0
   882 ;;      Totals:         0       3       0       0       0
   883 ;;Total ram usage:        3 bytes
   884 ;; Hardware stack levels used: 1
   885 ;; Hardware stack levels required when called: 2
   886 ;; This function calls:
   887 ;;		Nothing
   888 ;; This function is called by:
   889 ;;		_setup
   890 ;; This function uses a non-reentrant model
   891 ;;
   892                           
   893                           
   894                           ;psect for function _osc_config
   895  0176                     _osc_config:
   896                           
   897                           ;incstack = 0
   898                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
   899                           ;osc_config@freq stored from wreg
   900  0176  1283               	bcf	3,5	;RP0=0, select bank0
   901  0177  1303               	bcf	3,6	;RP1=0, select bank0
   902  0178  00AA               	movwf	osc_config@freq
   903  0179                     l1029:
   904                           
   905                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 16: void osc_con
      +                          fig(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c:
      +                           17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 18:     sw
      +                          itch(freq)
   906  0179  2998               	goto	l1049
   907  017A                     l1031:
   908                           
   909                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 21:             
      +                          OSCCONbits.IRCF=0b100;
   910  017A  1683               	bsf	3,5	;RP0=1, select bank1
   911  017B  1303               	bcf	3,6	;RP1=0, select bank1
   912  017C  080F               	movf	15,w	;volatile
   913  017D  398F               	andlw	-113
   914  017E  3840               	iorlw	64
   915  017F  008F               	movwf	15	;volatile
   916  0180                     l1033:
   917                           
   918                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 22:             
      +                          OSCCONbits.SCS=1;
   919  0180  140F               	bsf	15,0	;volatile
   920                           
   921                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 23:             
      +                          break;
   922  0181  29AE               	goto	l11
   923  0182                     l1035:
   924                           
   925                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 26:             
      +                          OSCCONbits.IRCF=0b101;
   926  0182  1683               	bsf	3,5	;RP0=1, select bank1
   927  0183  1303               	bcf	3,6	;RP1=0, select bank1
   928  0184  080F               	movf	15,w	;volatile
   929  0185  398F               	andlw	-113
   930  0186  3850               	iorlw	80
   931  0187  008F               	movwf	15	;volatile
   932  0188                     l1037:
   933                           
   934                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 27:             
      +                          OSCCONbits.SCS=1;
   935  0188  140F               	bsf	15,0	;volatile
   936                           
   937                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 28:             
      +                          break;
   938  0189  29AE               	goto	l11
   939  018A                     l1039:
   940                           
   941                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 31:             
      +                          OSCCONbits.IRCF=0b110;
   942  018A  1683               	bsf	3,5	;RP0=1, select bank1
   943  018B  1303               	bcf	3,6	;RP1=0, select bank1
   944  018C  080F               	movf	15,w	;volatile
   945  018D  398F               	andlw	-113
   946  018E  3860               	iorlw	96
   947  018F  008F               	movwf	15	;volatile
   948  0190                     l1041:
   949                           
   950                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 32:             
      +                          OSCCONbits.SCS=1;
   951  0190  140F               	bsf	15,0	;volatile
   952                           
   953                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 33:             
      +                          break;
   954  0191  29AE               	goto	l11
   955  0192                     l1043:
   956                           
   957                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 36:             
      +                          OSCCONbits.IRCF=0b111;
   958  0192  3070               	movlw	112
   959  0193  1683               	bsf	3,5	;RP0=1, select bank1
   960  0194  1303               	bcf	3,6	;RP1=0, select bank1
   961  0195  048F               	iorwf	15,f	;volatile
   962  0196                     l1045:
   963                           
   964                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 37:             
      +                          OSCCONbits.SCS=1;
   965  0196  140F               	bsf	15,0	;volatile
   966                           
   967                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/Osc_config.c: 38:             
      +                          break;
   968  0197  29AE               	goto	l11
   969  0198                     l1049:
   970  0198  082A               	movf	osc_config@freq,w
   971  0199  00A8               	movwf	??_osc_config
   972  019A  01A9               	clrf	??_osc_config+1
   973                           
   974                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   975                           ; Switch size 1, requested type "simple"
   976                           ; Number of cases is 1, Range of values is 0 to 0
   977                           ; switch strategies available:
   978                           ; Name         Instructions Cycles
   979                           ; simple_byte            4     3 (average)
   980                           ; direct_byte           11     8 (fixed)
   981                           ; jumptable            260     6 (fixed)
   982                           ;	Chosen strategy is simple_byte
   983  019B  0829               	movf	??_osc_config+1,w
   984  019C  3A00               	xorlw	0	; case 0
   985  019D  1903               	skipnz
   986  019E  29A0               	goto	l1537
   987  019F  29AE               	goto	l11
   988  01A0                     l1537:
   989                           
   990                           ; Switch size 1, requested type "simple"
   991                           ; Number of cases is 4, Range of values is 1 to 8
   992                           ; switch strategies available:
   993                           ; Name         Instructions Cycles
   994                           ; simple_byte           13     7 (average)
   995                           ; direct_byte           35    11 (fixed)
   996                           ; jumptable            263     9 (fixed)
   997                           ;	Chosen strategy is simple_byte
   998  01A0  0828               	movf	??_osc_config,w
   999  01A1  3A01               	xorlw	1	; case 1
  1000  01A2  1903               	skipnz
  1001  01A3  297A               	goto	l1031
  1002  01A4  3A03               	xorlw	3	; case 2
  1003  01A5  1903               	skipnz
  1004  01A6  2982               	goto	l1035
  1005  01A7  3A06               	xorlw	6	; case 4
  1006  01A8  1903               	skipnz
  1007  01A9  298A               	goto	l1039
  1008  01AA  3A0C               	xorlw	12	; case 8
  1009  01AB  1903               	skipnz
  1010  01AC  2992               	goto	l1043
  1011  01AD  29AE               	goto	l11
  1012  01AE                     l11:
  1013  01AE  0008               	return
  1014  01AF                     __end_of_osc_config:
  1015                           
  1016                           	psect	text4
  1017  0026                     __ptext4:	
  1018 ;; *************** function _botonazos *****************
  1019 ;; Defined at:
  1020 ;;		line 183 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1021 ;; Parameters:    Size  Location     Type
  1022 ;;		None
  1023 ;; Auto vars:     Size  Location     Type
  1024 ;;		None
  1025 ;; Return value:  Size  Location     Type
  1026 ;;                  1    wreg      void 
  1027 ;; Registers used:
  1028 ;;		wreg, status,2, status,0
  1029 ;; Tracked objects:
  1030 ;;		On entry : 0/0
  1031 ;;		On exit  : 0/0
  1032 ;;		Unchanged: 0/0
  1033 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1034 ;;      Params:         0       0       0       0       0
  1035 ;;      Locals:         0       0       0       0       0
  1036 ;;      Temps:          0       0       0       0       0
  1037 ;;      Totals:         0       0       0       0       0
  1038 ;;Total ram usage:        0 bytes
  1039 ;; Hardware stack levels used: 1
  1040 ;; Hardware stack levels required when called: 2
  1041 ;; This function calls:
  1042 ;;		Nothing
  1043 ;; This function is called by:
  1044 ;;		_main
  1045 ;; This function uses a non-reentrant model
  1046 ;;
  1047                           
  1048                           
  1049                           ;psect for function _botonazos
  1050  0026                     _botonazos:
  1051  0026                     l1397:	
  1052                           ;incstack = 0
  1053                           ; Regs used in _botonazos: [wreg+status,2+status,0]
  1054                           
  1055                           
  1056                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 187:     if(antirr
      +                          ebote0==1 && PORTBbits.RB0==0)
  1057  0026  0376               	decf	_antirrebote0,w
  1058  0027  1D03               	btfss	3,2
  1059  0028  282A               	goto	u371
  1060  0029  282B               	goto	u370
  1061  002A                     u371:
  1062  002A  2833               	goto	l1403
  1063  002B                     u370:
  1064  002B                     l1399:
  1065  002B  1283               	bcf	3,5	;RP0=0, select bank0
  1066  002C  1303               	bcf	3,6	;RP1=0, select bank0
  1067  002D  1806               	btfsc	6,0	;volatile
  1068  002E  2830               	goto	u381
  1069  002F  2831               	goto	u380
  1070  0030                     u381:
  1071  0030  2833               	goto	l1403
  1072  0031                     u380:
  1073  0031                     l1401:
  1074                           
  1075                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 188:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 189:         antirrebote0=
      +                          0;
  1076  0031  01F6               	clrf	_antirrebote0
  1077                           
  1078                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 190:         horJ1
      +                          =0;
  1079  0032  01A6               	clrf	_horJ1
  1080  0033                     l1403:
  1081                           
  1082                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 193:     if(antirr
      +                          ebote1==1 && PORTBbits.RB1==0)
  1083  0033  0375               	decf	_antirrebote1,w
  1084  0034  1D03               	btfss	3,2
  1085  0035  2837               	goto	u391
  1086  0036  2838               	goto	u390
  1087  0037                     u391:
  1088  0037  2841               	goto	l1411
  1089  0038                     u390:
  1090  0038                     l1405:
  1091  0038  1283               	bcf	3,5	;RP0=0, select bank0
  1092  0039  1303               	bcf	3,6	;RP1=0, select bank0
  1093  003A  1886               	btfsc	6,1	;volatile
  1094  003B  283D               	goto	u401
  1095  003C  283E               	goto	u400
  1096  003D                     u401:
  1097  003D  2841               	goto	l1411
  1098  003E                     u400:
  1099  003E                     l1407:
  1100                           
  1101                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 194:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 195:         antirrebote1=
      +                          0;
  1102  003E  01F5               	clrf	_antirrebote1
  1103  003F                     l1409:
  1104                           
  1105                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 196:         horJ1
      +                          =1;
  1106  003F  01A6               	clrf	_horJ1
  1107  0040  0AA6               	incf	_horJ1,f
  1108  0041                     l1411:
  1109                           
  1110                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 200:     if(antirr
      +                          ebote2==1 && PORTBbits.RB2==0)
  1111  0041  0374               	decf	_antirrebote2,w
  1112  0042  1D03               	btfss	3,2
  1113  0043  2845               	goto	u411
  1114  0044  2846               	goto	u410
  1115  0045                     u411:
  1116  0045  284E               	goto	l1417
  1117  0046                     u410:
  1118  0046                     l1413:
  1119  0046  1283               	bcf	3,5	;RP0=0, select bank0
  1120  0047  1303               	bcf	3,6	;RP1=0, select bank0
  1121  0048  1906               	btfsc	6,2	;volatile
  1122  0049  284B               	goto	u421
  1123  004A  284C               	goto	u420
  1124  004B                     u421:
  1125  004B  284E               	goto	l1417
  1126  004C                     u420:
  1127  004C                     l1415:
  1128                           
  1129                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 201:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 202:         antirrebote2=
      +                          0;
  1130  004C  01F4               	clrf	_antirrebote2
  1131                           
  1132                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 203:         verJ1
      +                          =0;
  1133  004D  01A5               	clrf	_verJ1
  1134  004E                     l1417:
  1135                           
  1136                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 206:     if(antirr
      +                          ebote3==1 && PORTBbits.RB3==0)
  1137  004E  0373               	decf	_antirrebote3,w
  1138  004F  1D03               	btfss	3,2
  1139  0050  2852               	goto	u431
  1140  0051  2853               	goto	u430
  1141  0052                     u431:
  1142  0052  285C               	goto	l1425
  1143  0053                     u430:
  1144  0053                     l1419:
  1145  0053  1283               	bcf	3,5	;RP0=0, select bank0
  1146  0054  1303               	bcf	3,6	;RP1=0, select bank0
  1147  0055  1986               	btfsc	6,3	;volatile
  1148  0056  2858               	goto	u441
  1149  0057  2859               	goto	u440
  1150  0058                     u441:
  1151  0058  285C               	goto	l1425
  1152  0059                     u440:
  1153  0059                     l1421:
  1154                           
  1155                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 207:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 208:         antirrebote3=
      +                          0;
  1156  0059  01F3               	clrf	_antirrebote3
  1157  005A                     l1423:
  1158                           
  1159                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 209:         verJ1
      +                          =1;
  1160  005A  01A5               	clrf	_verJ1
  1161  005B  0AA5               	incf	_verJ1,f
  1162  005C                     l1425:
  1163                           
  1164                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 213:     if(antirr
      +                          ebote4==1 && PORTBbits.RB4==0)
  1165  005C  0372               	decf	_antirrebote4,w
  1166  005D  1D03               	btfss	3,2
  1167  005E  2860               	goto	u451
  1168  005F  2861               	goto	u450
  1169  0060                     u451:
  1170  0060  2869               	goto	l1431
  1171  0061                     u450:
  1172  0061                     l1427:
  1173  0061  1283               	bcf	3,5	;RP0=0, select bank0
  1174  0062  1303               	bcf	3,6	;RP1=0, select bank0
  1175  0063  1A06               	btfsc	6,4	;volatile
  1176  0064  2866               	goto	u461
  1177  0065  2867               	goto	u460
  1178  0066                     u461:
  1179  0066  2869               	goto	l1431
  1180  0067                     u460:
  1181  0067                     l1429:
  1182                           
  1183                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 214:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 215:         antirrebote4=
      +                          0;
  1184  0067  01F2               	clrf	_antirrebote4
  1185                           
  1186                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 216:         horJ2
      +                          =0;
  1187  0068  01A4               	clrf	_horJ2
  1188  0069                     l1431:
  1189                           
  1190                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 219:     if(antirr
      +                          ebote5==1 && PORTBbits.RB5==0)
  1191  0069  0371               	decf	_antirrebote5,w
  1192  006A  1D03               	btfss	3,2
  1193  006B  286D               	goto	u471
  1194  006C  286E               	goto	u470
  1195  006D                     u471:
  1196  006D  2877               	goto	l1439
  1197  006E                     u470:
  1198  006E                     l1433:
  1199  006E  1283               	bcf	3,5	;RP0=0, select bank0
  1200  006F  1303               	bcf	3,6	;RP1=0, select bank0
  1201  0070  1A86               	btfsc	6,5	;volatile
  1202  0071  2873               	goto	u481
  1203  0072  2874               	goto	u480
  1204  0073                     u481:
  1205  0073  2877               	goto	l1439
  1206  0074                     u480:
  1207  0074                     l1435:
  1208                           
  1209                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 220:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 221:         antirrebote5=
      +                          0;
  1210  0074  01F1               	clrf	_antirrebote5
  1211  0075                     l1437:
  1212                           
  1213                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 222:         horJ2
      +                          =1;
  1214  0075  01A4               	clrf	_horJ2
  1215  0076  0AA4               	incf	_horJ2,f
  1216  0077                     l1439:
  1217                           
  1218                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 225:     if(antirr
      +                          ebote6==1 && PORTBbits.RB6==0)
  1219  0077  0370               	decf	_antirrebote6,w
  1220  0078  1D03               	btfss	3,2
  1221  0079  287B               	goto	u491
  1222  007A  287C               	goto	u490
  1223  007B                     u491:
  1224  007B  2884               	goto	l1445
  1225  007C                     u490:
  1226  007C                     l1441:
  1227  007C  1283               	bcf	3,5	;RP0=0, select bank0
  1228  007D  1303               	bcf	3,6	;RP1=0, select bank0
  1229  007E  1B06               	btfsc	6,6	;volatile
  1230  007F  2881               	goto	u501
  1231  0080  2882               	goto	u500
  1232  0081                     u501:
  1233  0081  2884               	goto	l1445
  1234  0082                     u500:
  1235  0082                     l1443:
  1236                           
  1237                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 226:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 227:         antirrebote6=
      +                          0;
  1238  0082  01F0               	clrf	_antirrebote6
  1239                           
  1240                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 228:         verJ2
      +                          =0;
  1241  0083  01A3               	clrf	_verJ2
  1242  0084                     l1445:
  1243                           
  1244                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 231:     if(antirr
      +                          ebote7==1 && PORTBbits.RB7==0)
  1245  0084  1283               	bcf	3,5	;RP0=0, select bank0
  1246  0085  1303               	bcf	3,6	;RP1=0, select bank0
  1247  0086  0327               	decf	_antirrebote7,w
  1248  0087  1D03               	btfss	3,2
  1249  0088  288A               	goto	u511
  1250  0089  288B               	goto	u510
  1251  008A                     u511:
  1252  008A  2892               	goto	l120
  1253  008B                     u510:
  1254  008B                     l1447:
  1255  008B  1B86               	btfsc	6,7	;volatile
  1256  008C  288E               	goto	u521
  1257  008D  288F               	goto	u520
  1258  008E                     u521:
  1259  008E  2892               	goto	l120
  1260  008F                     u520:
  1261  008F                     l1449:
  1262                           
  1263                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 232:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 233:         antirrebote7=
      +                          0;
  1264  008F  01A7               	clrf	_antirrebote7
  1265  0090                     l1451:
  1266                           
  1267                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 234:         verJ2
      +                          =1;
  1268  0090  01A3               	clrf	_verJ2
  1269  0091  0AA3               	incf	_verJ2,f
  1270  0092                     l120:
  1271  0092  0008               	return
  1272  0093                     __end_of_botonazos:
  1273                           
  1274                           	psect	text5
  1275  0093                     __ptext5:	
  1276 ;; *************** function _isr *****************
  1277 ;; Defined at:
  1278 ;;		line 61 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1279 ;; Parameters:    Size  Location     Type
  1280 ;;		None
  1281 ;; Auto vars:     Size  Location     Type
  1282 ;;		None
  1283 ;; Return value:  Size  Location     Type
  1284 ;;                  1    wreg      void 
  1285 ;; Registers used:
  1286 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  1287 ;; Tracked objects:
  1288 ;;		On entry : 0/0
  1289 ;;		On exit  : 0/0
  1290 ;;		Unchanged: 0/0
  1291 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1292 ;;      Params:         0       0       0       0       0
  1293 ;;      Locals:         0       0       0       0       0
  1294 ;;      Temps:          5       0       0       0       0
  1295 ;;      Totals:         5       0       0       0       0
  1296 ;;Total ram usage:        5 bytes
  1297 ;; Hardware stack levels used: 1
  1298 ;; Hardware stack levels required when called: 1
  1299 ;; This function calls:
  1300 ;;		_mandar_datos
  1301 ;; This function is called by:
  1302 ;;		Interrupt level 1
  1303 ;; This function uses a non-reentrant model
  1304 ;;
  1305                           
  1306                           
  1307                           ;psect for function _isr
  1308  0093                     _isr:
  1309  0093                     i1l1211:
  1310                           
  1311                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 64:     if (INTCON
      +                          bits.RBIF)
  1312  0093  1C0B               	btfss	11,0	;volatile
  1313  0094  2896               	goto	u35_21
  1314  0095  2897               	goto	u35_20
  1315  0096                     u35_21:
  1316  0096  28D5               	goto	i1l86
  1317  0097                     u35_20:
  1318  0097  28B0               	goto	i1l1217
  1319  0098                     i1l88:	
  1320                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 67:         {;C:/U
      +                          sers/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 68:             case(0b
      +                          11111110):
  1321                           
  1322                           
  1323                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 69:               
      +                            antirrebote0=1;
  1324  0098  01F6               	clrf	_antirrebote0
  1325  0099  0AF6               	incf	_antirrebote0,f
  1326                           
  1327                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 70:               
      +                            break;
  1328  009A  28D4               	goto	i1l89
  1329  009B                     i1l90:	
  1330                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 71:             ca
      +                          se(0b11111101):
  1331                           
  1332                           
  1333                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 72:               
      +                            antirrebote1=1;
  1334  009B  01F5               	clrf	_antirrebote1
  1335  009C  0AF5               	incf	_antirrebote1,f
  1336                           
  1337                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 73:               
      +                            break;
  1338  009D  28D4               	goto	i1l89
  1339  009E                     i1l91:	
  1340                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 74:             ca
      +                          se(0b11111011):
  1341                           
  1342                           
  1343                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 75:               
      +                            antirrebote2=1;
  1344  009E  01F4               	clrf	_antirrebote2
  1345  009F  0AF4               	incf	_antirrebote2,f
  1346                           
  1347                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 76:               
      +                            break;
  1348  00A0  28D4               	goto	i1l89
  1349  00A1                     i1l92:	
  1350                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 77:             ca
      +                          se(0b11110111):
  1351                           
  1352                           
  1353                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 78:               
      +                            antirrebote3=1;
  1354  00A1  01F3               	clrf	_antirrebote3
  1355  00A2  0AF3               	incf	_antirrebote3,f
  1356                           
  1357                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 79:               
      +                            break;
  1358  00A3  28D4               	goto	i1l89
  1359  00A4                     i1l93:	
  1360                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 80:             ca
      +                          se(0b11101111):
  1361                           
  1362                           
  1363                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 81:               
      +                            antirrebote4=1;
  1364  00A4  01F2               	clrf	_antirrebote4
  1365  00A5  0AF2               	incf	_antirrebote4,f
  1366                           
  1367                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 82:               
      +                            break;
  1368  00A6  28D4               	goto	i1l89
  1369  00A7                     i1l94:	
  1370                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 83:             ca
      +                          se(0b11011111):
  1371                           
  1372                           
  1373                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 84:               
      +                            antirrebote5=1;
  1374  00A7  01F1               	clrf	_antirrebote5
  1375  00A8  0AF1               	incf	_antirrebote5,f
  1376                           
  1377                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 85:               
      +                            break;
  1378  00A9  28D4               	goto	i1l89
  1379  00AA                     i1l95:	
  1380                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 86:             ca
      +                          se(0b10111111):
  1381                           
  1382                           
  1383                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 87:               
      +                            antirrebote6=1;
  1384  00AA  01F0               	clrf	_antirrebote6
  1385  00AB  0AF0               	incf	_antirrebote6,f
  1386                           
  1387                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 88:               
      +                            break;
  1388  00AC  28D4               	goto	i1l89
  1389  00AD                     i1l96:	
  1390                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 89:             ca
      +                          se(0b01111111):
  1391                           
  1392                           
  1393                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 90:               
      +                            antirrebote7=1;
  1394  00AD  01A7               	clrf	_antirrebote7
  1395  00AE  0AA7               	incf	_antirrebote7,f
  1396                           
  1397                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 91:               
      +                            break;
  1398  00AF  28D4               	goto	i1l89
  1399  00B0                     i1l1217:
  1400  00B0  1283               	bcf	3,5	;RP0=0, select bank0
  1401  00B1  1303               	bcf	3,6	;RP1=0, select bank0
  1402  00B2  0806               	movf	6,w	;volatile
  1403  00B3  00F9               	movwf	??_isr
  1404  00B4  01FA               	clrf	??_isr+1
  1405                           
  1406                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1407                           ; Switch size 1, requested type "simple"
  1408                           ; Number of cases is 1, Range of values is 0 to 0
  1409                           ; switch strategies available:
  1410                           ; Name         Instructions Cycles
  1411                           ; simple_byte            4     3 (average)
  1412                           ; direct_byte           11     8 (fixed)
  1413                           ; jumptable            260     6 (fixed)
  1414                           ;	Chosen strategy is simple_byte
  1415  00B5  087A               	movf	??_isr+1,w
  1416  00B6  3A00               	xorlw	0	; case 0
  1417  00B7  1903               	skipnz
  1418  00B8  28BA               	goto	i1l1539
  1419  00B9  28D4               	goto	i1l89
  1420  00BA                     i1l1539:
  1421                           
  1422                           ; Switch size 1, requested type "simple"
  1423                           ; Number of cases is 8, Range of values is 127 to 254
  1424                           ; switch strategies available:
  1425                           ; Name         Instructions Cycles
  1426                           ; simple_byte           25    13 (average)
  1427                           ; jumptable            263     9 (fixed)
  1428                           ;	Chosen strategy is simple_byte
  1429  00BA  0879               	movf	??_isr,w
  1430  00BB  3A7F               	xorlw	127	; case 127
  1431  00BC  1903               	skipnz
  1432  00BD  28AD               	goto	i1l96
  1433  00BE  3AC0               	xorlw	192	; case 191
  1434  00BF  1903               	skipnz
  1435  00C0  28AA               	goto	i1l95
  1436  00C1  3A60               	xorlw	96	; case 223
  1437  00C2  1903               	skipnz
  1438  00C3  28A7               	goto	i1l94
  1439  00C4  3A30               	xorlw	48	; case 239
  1440  00C5  1903               	skipnz
  1441  00C6  28A4               	goto	i1l93
  1442  00C7  3A18               	xorlw	24	; case 247
  1443  00C8  1903               	skipnz
  1444  00C9  28A1               	goto	i1l92
  1445  00CA  3A0C               	xorlw	12	; case 251
  1446  00CB  1903               	skipnz
  1447  00CC  289E               	goto	i1l91
  1448  00CD  3A06               	xorlw	6	; case 253
  1449  00CE  1903               	skipnz
  1450  00CF  289B               	goto	i1l90
  1451  00D0  3A03               	xorlw	3	; case 254
  1452  00D1  1903               	skipnz
  1453  00D2  2898               	goto	i1l88
  1454  00D3  28D4               	goto	i1l89
  1455  00D4                     i1l89:
  1456                           
  1457                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 103:         INTCO
      +                          Nbits.RBIF=0;
  1458  00D4  100B               	bcf	11,0	;volatile
  1459  00D5                     i1l86:	
  1460                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 104:     }
  1461                           
  1462                           
  1463                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 106:     if (PIR1b
      +                          its.TXIF)
  1464  00D5  1283               	bcf	3,5	;RP0=0, select bank0
  1465  00D6  1303               	bcf	3,6	;RP1=0, select bank0
  1466  00D7  1E0C               	btfss	12,4	;volatile
  1467  00D8  28DA               	goto	u36_21
  1468  00D9  28DB               	goto	u36_20
  1469  00DA                     u36_21:
  1470  00DA  28E7               	goto	i1l98
  1471  00DB                     u36_20:
  1472  00DB                     i1l1219:
  1473                           
  1474                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 107:     {;C:/User
      +                          s/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 108:         cuenta_uart++
      +                          ;
  1475  00DB  3001               	movlw	1
  1476  00DC  00F9               	movwf	??_isr
  1477  00DD  0879               	movf	??_isr,w
  1478  00DE  07A2               	addwf	_cuenta_uart,f
  1479  00DF                     i1l1221:
  1480                           
  1481                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 109:         manda
      +                          r_datos();
  1482  00DF  120A  118A  20F0  120A  118A  	fcall	_mandar_datos
  1483  00E4                     i1l1223:
  1484                           
  1485                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 110:         PIR1b
      +                          its.TXIF=0;
  1486  00E4  1283               	bcf	3,5	;RP0=0, select bank0
  1487  00E5  1303               	bcf	3,6	;RP1=0, select bank0
  1488  00E6  120C               	bcf	12,4	;volatile
  1489  00E7                     i1l98:
  1490  00E7  087D               	movf	??_isr+4,w
  1491  00E8  008A               	movwf	10
  1492  00E9  087C               	movf	??_isr+3,w
  1493  00EA  0084               	movwf	4
  1494  00EB  0E7B               	swapf	??_isr+2,w
  1495  00EC  0083               	movwf	3
  1496  00ED  0EFE               	swapf	btemp,f
  1497  00EE  0E7E               	swapf	btemp,w
  1498  00EF  0009               	retfie
  1499  00F0                     __end_of_isr:
  1500                           
  1501                           	psect	intentry
  1502  0004                     __pintentry:	
  1503                           ;incstack = 0
  1504                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  1505                           
  1506  0004                     interrupt_function:
  1507  007E                     saved_w	set	btemp
  1508  0004  00FE               	movwf	btemp
  1509  0005  0E03               	swapf	3,w
  1510  0006  00FB               	movwf	??_isr+2
  1511  0007  0804               	movf	4,w
  1512  0008  00FC               	movwf	??_isr+3
  1513  0009  080A               	movf	10,w
  1514  000A  00FD               	movwf	??_isr+4
  1515  000B  120A  118A  2893   	ljmp	_isr
  1516                           
  1517                           	psect	text6
  1518  00F0                     __ptext6:	
  1519 ;; *************** function _mandar_datos *****************
  1520 ;; Defined at:
  1521 ;;		line 238 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c"
  1522 ;; Parameters:    Size  Location     Type
  1523 ;;		None
  1524 ;; Auto vars:     Size  Location     Type
  1525 ;;		None
  1526 ;; Return value:  Size  Location     Type
  1527 ;;                  1    wreg      void 
  1528 ;; Registers used:
  1529 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1530 ;; Tracked objects:
  1531 ;;		On entry : 0/0
  1532 ;;		On exit  : 0/0
  1533 ;;		Unchanged: 0/0
  1534 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1535 ;;      Params:         0       0       0       0       0
  1536 ;;      Locals:         0       0       0       0       0
  1537 ;;      Temps:          2       0       0       0       0
  1538 ;;      Totals:         2       0       0       0       0
  1539 ;;Total ram usage:        2 bytes
  1540 ;; Hardware stack levels used: 1
  1541 ;; This function calls:
  1542 ;;		Nothing
  1543 ;; This function is called by:
  1544 ;;		_isr
  1545 ;; This function uses a non-reentrant model
  1546 ;;
  1547                           
  1548                           
  1549                           ;psect for function _mandar_datos
  1550  00F0                     _mandar_datos:
  1551  00F0                     i1l1057:	
  1552                           ;incstack = 0
  1553                           ; Regs used in _mandar_datos: [wreg-fsr0h+status,2+status,0]
  1554                           
  1555                           
  1556                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 240:     switch(cu
      +                          enta_uart)
  1557  00F0  290C               	goto	i1l1081
  1558  00F1                     i1l1059:
  1559                           
  1560                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 246:             T
      +                          XREG=(verJ1+48);
  1561  00F1  0825               	movf	_verJ1,w
  1562  00F2  3E30               	addlw	48
  1563  00F3  0099               	movwf	25	;volatile
  1564                           
  1565                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 248:             b
      +                          reak;
  1566  00F4  2939               	goto	i1l136
  1567  00F5                     i1l1061:
  1568                           
  1569                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 250:             T
      +                          XREG=44;
  1570  00F5  302C               	movlw	44
  1571  00F6  0099               	movwf	25	;volatile
  1572                           
  1573                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 252:             b
      +                          reak;
  1574  00F7  2939               	goto	i1l136
  1575  00F8                     i1l1063:
  1576                           
  1577                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 254:             T
      +                          XREG=horJ1+48;
  1578  00F8  0826               	movf	_horJ1,w
  1579  00F9  3E30               	addlw	48
  1580  00FA  0099               	movwf	25	;volatile
  1581                           
  1582                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 256:             b
      +                          reak;
  1583  00FB  2939               	goto	i1l136
  1584  00FC                     i1l1067:
  1585                           
  1586                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 262:             T
      +                          XREG=horJ2+48;
  1587  00FC  0824               	movf	_horJ2,w
  1588  00FD  3E30               	addlw	48
  1589  00FE  0099               	movwf	25	;volatile
  1590                           
  1591                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 264:             b
      +                          reak;
  1592  00FF  2939               	goto	i1l136
  1593  0100                     i1l1071:
  1594                           
  1595                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 270:             T
      +                          XREG=verJ2+48;
  1596  0100  0823               	movf	_verJ2,w
  1597  0101  3E30               	addlw	48
  1598  0102  0099               	movwf	25	;volatile
  1599                           
  1600                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 271:             b
      +                          reak;
  1601  0103  2939               	goto	i1l136
  1602  0104                     i1l1073:
  1603                           
  1604                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 274:             T
      +                          XREG=10;
  1605  0104  300A               	movlw	10
  1606  0105  0099               	movwf	25	;volatile
  1607                           
  1608                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 275:             b
      +                          reak;
  1609  0106  2939               	goto	i1l136
  1610  0107                     i1l1075:
  1611                           
  1612                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 277:             T
      +                          XREG=13;
  1613  0107  300D               	movlw	13
  1614  0108  0099               	movwf	25	;volatile
  1615                           
  1616                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 278:             b
      +                          reak;
  1617  0109  2939               	goto	i1l136
  1618  010A                     i1l1077:
  1619                           
  1620                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 280:             c
      +                          uenta_uart=0;
  1621  010A  01A2               	clrf	_cuenta_uart
  1622                           
  1623                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Proyecto2_ED2/main_pic.c: 281:             b
      +                          reak;
  1624  010B  2939               	goto	i1l136
  1625  010C                     i1l1081:
  1626  010C  1283               	bcf	3,5	;RP0=0, select bank0
  1627  010D  1303               	bcf	3,6	;RP1=0, select bank0
  1628  010E  0822               	movf	_cuenta_uart,w
  1629  010F  00F7               	movwf	??_mandar_datos
  1630  0110  01F8               	clrf	??_mandar_datos+1
  1631                           
  1632                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1633                           ; Switch size 1, requested type "simple"
  1634                           ; Number of cases is 1, Range of values is 0 to 0
  1635                           ; switch strategies available:
  1636                           ; Name         Instructions Cycles
  1637                           ; simple_byte            4     3 (average)
  1638                           ; direct_byte           11     8 (fixed)
  1639                           ; jumptable            260     6 (fixed)
  1640                           ;	Chosen strategy is simple_byte
  1641  0111  0878               	movf	??_mandar_datos+1,w
  1642  0112  3A00               	xorlw	0	; case 0
  1643  0113  1903               	skipnz
  1644  0114  2916               	goto	i1l1541
  1645  0115  2939               	goto	i1l136
  1646  0116                     i1l1541:
  1647                           
  1648                           ; Switch size 1, requested type "simple"
  1649                           ; Number of cases is 11, Range of values is 0 to 15
  1650                           ; switch strategies available:
  1651                           ; Name         Instructions Cycles
  1652                           ; simple_byte           34    18 (average)
  1653                           ; direct_byte           56     8 (fixed)
  1654                           ; jumptable            260     6 (fixed)
  1655                           ;	Chosen strategy is simple_byte
  1656  0116  0877               	movf	??_mandar_datos,w
  1657  0117  3A00               	xorlw	0	; case 0
  1658  0118  1903               	skipnz
  1659  0119  2939               	goto	i1l136
  1660  011A  3A01               	xorlw	1	; case 1
  1661  011B  1903               	skipnz
  1662  011C  28F1               	goto	i1l1059
  1663  011D  3A03               	xorlw	3	; case 2
  1664  011E  1903               	skipnz
  1665  011F  28F5               	goto	i1l1061
  1666  0120  3A01               	xorlw	1	; case 3
  1667  0121  1903               	skipnz
  1668  0122  28F8               	goto	i1l1063
  1669  0123  3A07               	xorlw	7	; case 4
  1670  0124  1903               	skipnz
  1671  0125  28F5               	goto	i1l1061
  1672  0126  3A01               	xorlw	1	; case 5
  1673  0127  1903               	skipnz
  1674  0128  28FC               	goto	i1l1067
  1675  0129  3A03               	xorlw	3	; case 6
  1676  012A  1903               	skipnz
  1677  012B  28F5               	goto	i1l1061
  1678  012C  3A01               	xorlw	1	; case 7
  1679  012D  1903               	skipnz
  1680  012E  2900               	goto	i1l1071
  1681  012F  3A0F               	xorlw	15	; case 8
  1682  0130  1903               	skipnz
  1683  0131  2904               	goto	i1l1073
  1684  0132  3A01               	xorlw	1	; case 9
  1685  0133  1903               	skipnz
  1686  0134  2907               	goto	i1l1075
  1687  0135  3A06               	xorlw	6	; case 15
  1688  0136  1903               	skipnz
  1689  0137  290A               	goto	i1l1077
  1690  0138  2939               	goto	i1l136
  1691  0139                     i1l136:
  1692  0139  0008               	return
  1693  013A                     __end_of_mandar_datos:
  1694  007E                     btemp	set	126	;btemp
  1695  007E                     wtemp0	set	126
  1696                           
  1697                           	psect	config
  1698                           
  1699                           ;Config register CONFIG1 @ 0x2007
  1700                           ;	Oscillator Selection bits
  1701                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1702                           ;	Watchdog Timer Enable bit
  1703                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1704                           ;	Power-up Timer Enable bit
  1705                           ;	PWRTE = OFF, PWRT disabled
  1706                           ;	RE3/MCLR pin function select bit
  1707                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1708                           ;	Code Protection bit
  1709                           ;	CP = OFF, Program memory code protection is disabled
  1710                           ;	Data Code Protection bit
  1711                           ;	CPD = OFF, Data memory code protection is disabled
  1712                           ;	Brown Out Reset Selection bits
  1713                           ;	BOREN = OFF, BOR disabled
  1714                           ;	Internal External Switchover bit
  1715                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1716                           ;	Fail-Safe Clock Monitor Enabled bit
  1717                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1718                           ;	Low Voltage Programming Enable bit
  1719                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1720                           ;	In-Circuit Debugger Mode bit
  1721                           ;	DEBUG = 0x1, unprogrammed default
  1722  2007                     	org	8199
  1723  2007  20D4               	dw	8404
  1724                           
  1725                           ;Config register CONFIG2 @ 0x2008
  1726                           ;	Brown-out Reset Selection bit
  1727                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1728                           ;	Flash Program Memory Self Write Enable bits
  1729                           ;	WRT = OFF, Write protection off
  1730  2008                     	org	8200
  1731  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         15
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7      14
    BANK0            80      3      11
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    _isr->_mandar_datos

Critical Paths under _main in BANK0

    _setup->_osc_config

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0      22
                          _botonazos
                              _setup
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0      22
                         _osc_config
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      22
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 (1) _botonazos                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  5     5      0       0
                                              2 COMMON     5     5      0
                       _mandar_datos
 ---------------------------------------------------------------------------------
 (4) _mandar_datos                                         2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _botonazos
   _setup
     _osc_config
     _uart_config

 _isr (ROOT)
   _mandar_datos

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      7       E       1      100.0%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      19       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      3       B       5       13.8%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      19      12        0.0%


Microchip Technology PIC Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun Oct 17 10:27:40 2021

                     l11 01AE                      l120 0092                      l109 0175  
                    l149 01C4                      u400 003E                      u401 003D  
                    u410 0046                      u411 0045                      u500 0082  
                    u420 004C                      u501 0081                      u421 004B  
                    u510 008B                      u430 0053                      u511 008A  
                    u431 0052                      u520 008F                      u440 0059  
                    u521 008E                      u441 0058                      u450 0061  
                    u370 002B                      u451 0060                      u371 002A  
                    u460 0067                      u380 0031                      u461 0066  
                    u381 0030                      u470 006E                      u390 0038  
                    u471 006D                      u391 0037                      u480 0074  
                    u481 0073                      u490 007C                      u491 007B  
                    _isr 0093                      fsr0 0004                     l1031 017A  
                   l1041 0190                     l1033 0180                     l1043 0192  
                   l1035 0182                     l1045 0196                     l1037 0188  
                   l1029 0179                     l1039 018A                     l1401 0031  
                   l1049 0198                     l1321 01BC                     l1411 0041  
                   l1403 0033                     l1323 01BF                     l1315 01AF  
                   l1331 0141                     l1421 0059                     l1413 0046  
                   l1405 0038                     l1325 01C0                     l1317 01B7  
                   l1341 0146                     l1333 0142                     l1431 0069  
                   l1423 005A                     l1415 004C                     l1407 003E  
                   l1327 01C1                     l1319 01BA                     l1351 015A  
                   l1343 0147                     l1335 0143                     l1441 007C  
                   l1433 006E                     l1425 005C                     l1417 004E  
                   l1409 003F                     l1361 0161                     l1353 015D  
                   l1345 0148                     l1337 0144                     l1329 013A  
                   l1451 0090                     l1443 0082                     l1435 0074  
                   l1427 0061                     l1419 0053                     l1371 0166  
                   l1363 0162                     l1355 015E                     l1347 014F  
                   l1339 0145                     l1445 0084                     l1437 0075  
                   l1429 0067                     l1381 016B                     l1373 0167  
                   l1365 0163                     l1357 015F                     l1349 0155  
                   l1453 01C5                     l1447 008B                     l1439 0077  
                   l1391 0170                     l1383 016C                     l1375 0168  
                   l1367 0164                     l1359 0160                     l1455 01CA  
                   l1449 008F                     l1537 01A0                     l1393 0171  
                   l1385 016D                     l1377 0169                     l1369 0165  
                   l1395 0172                     l1387 016E                     l1379 016A  
                   l1397 0026                     l1389 016F                     l1399 002B  
                   ?_isr 0077                     i1l90 009B                     i1l91 009E  
                   i1l92 00A1                     i1l93 00A4                     i1l94 00A7  
                   i1l86 00D5                     i1l95 00AA                     i1l96 00AD  
                   i1l88 0098                     i1l89 00D4                     i1l98 00E7  
                   _main 01C5                     btemp 007E                     start 000E  
         osc_config@freq 002A                    ??_isr 0079            ?_mandar_datos 0077  
                  ?_main 0077                    _ANSEL 0188                    i1l136 0139  
                  _SPBRG 0099                    u35_20 0097                    u35_21 0096  
                  _PORTA 0005                    _PORTB 0006                    _PORTD 0008  
                  u36_20 00DB                    u36_21 00DA                    _TRISA 0085  
                  _TRISD 0088                    _TXREG 0019                    _horJ1 0026  
                  _horJ2 0024                    _verJ1 0025                    _verJ2 0023  
                  _setup 013A                    _wenas 0020                    pclath 000A  
                  status 0003                    wtemp0 007E          __initialization 0011  
           __end_of_main 01D3           ??_mandar_datos 0077                   ??_main 002B  
                 ?_setup 0077                   _ANSELH 0189                   i1l1211 0093  
                 i1l1061 00F5                   i1l1221 00DF                   i1l1071 0100  
                 i1l1063 00F8                   i1l1223 00E4                   i1l1073 0104  
                 i1l1081 010C                   i1l1057 00F0                   i1l1217 00B0  
                 i1l1075 0107                   i1l1067 00FC                   i1l1059 00F1  
                 i1l1219 00DB                   i1l1077 010A                   i1l1541 0116  
                 i1l1539 00BA                   _SPBRGH 009A             ?_uart_config 0077  
                 saved_w 007E  __end_of__initialization 0022           __pcstackCOMMON 0077  
          __end_of_setup 0176           _OPTION_REGbits 0081                  ??_setup 002B  
     __size_of_botonazos 006D               __pbssBANK0 0020     __end_of_mandar_datos 013A  
             __pmaintext 01C5               __pintentry 0004        __end_of_botonazos 0093  
                __ptext1 013A                  __ptext2 01AF                  __ptext3 0176  
                __ptext4 0026                  __ptext5 0093                  __ptext6 00F0  
           __size_of_isr 005D     __size_of_uart_config 0016     end_of_initialization 0022  
             _osc_config 0176                _RCSTAbits 0018             _antirrebote0 0076  
           _antirrebote1 0075             _antirrebote2 0074             _antirrebote3 0073  
           _antirrebote4 0072             _antirrebote5 0071             _antirrebote6 0070  
           _antirrebote7 0027                _PORTBbits 0006                _TRISBbits 0086  
  __size_of_mandar_datos 004A                _TXSTAbits 0098             _mandar_datos 00F0  
            _BAUDCTLbits 0187      start_initialization 0011              __end_of_isr 00F0  
            ?_osc_config 0077              __pbssCOMMON 0070                ___latbits 0002  
          __pcstackBANK0 0028      __size_of_osc_config 0039                _botonazos 0026  
         __size_of_setup 003C        interrupt_function 0004                 _IOCBbits 0096  
               _PIE1bits 008C                 _PIR1bits 000C            ??_uart_config 0028  
             ?_botonazos 0077                 _WPUBbits 0095              _cuenta_uart 0022  
    __end_of_uart_config 01C5             ??_osc_config 0028            __size_of_main 000E  
            ??_botonazos 0028               _INTCONbits 000B       __end_of_osc_config 01AF  
               intlevel1 0000               _OSCCONbits 008F              _uart_config 01AF  
