# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pci/sifive,fu740-pcie.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: SiFive fu740 PCIe host controller

description: |
  SiFive fu740 PCIe host controller is based on the Synopsys DesignWare
  PCI core. It shares common features with the PCIe DesignWare core and
  inherits common properties defined in
  Documentation/devicetree/bindings/pci/designware-pcie.txt.

maintainers:
  - Paul Walmsley <paul.walmsley@sifive.com>
  - Greentime Hu <greentime.hu@sifive.com>

allOf:
  - $ref: /schemas/pci/pci-bus.yaml#

properties:
  compatible:
    const: sifive,fu740-pcie

  reg:
    maxItems: 4

  reg-names:
    items:
      - const: dbi
      - const: config
      - const: mgmt

  device_type:
    const: pci

  dma-coherent:
    description: Indicates that the PCIe IP block can ensure the coherency

  bus-range:
    description: Range of bus numbers associated with this controller.

  num-lanes: true

  msi-parent: true

  interrupt-names:
    items:
      - const: msi
      - const: inta
      - const: intb
      - const: intc
      - const: intd

  resets:
    description: A phandle to the PCIe power up reset line

  pwren-gpios:
    description: Should specify the GPIO for controlling the PCI bus device power on

  perstn-gpios:
    description: Should specify the GPIO for controlling the PCI bus device reset

required:
  - compatible
  - reg
  - reg-names
  - device_type
  - dma-coherent
  - bus-range
  - ranges
  - num-lanes
  - interrupts
  - interrupt-names
  - interrupt-parent
  - interrupt-map-mask
  - interrupt-map
  - clock-names
  - clocks
  - resets
  - pwren-gpios
  - perstn-gpios

additionalProperties: false

examples:
  - |
    pcie@e00000000 {
        #address-cells = <3>;
        #interrupt-cells = <1>;
        #size-cells = <2>;
        compatible = "sifive,fu740-pcie";
        reg = <0xe 0x00000000 0x1 0x0
               0xd 0xf0000000 0x0 0x10000000
               0x0 0x100d0000 0x0 0x1000>;
        reg-names = "dbi", "config", "mgmt";
        device_type = "pci";
        dma-coherent;
        bus-range = <0x0 0xff>;
        ranges = <0x81000000  0x0 0x60080000  0x0 0x60080000 0x0 0x10000        /* I/O */
                  0x82000000  0x0 0x60090000  0x0 0x60090000 0x0 0xff70000      /* mem */
                  0x82000000  0x0 0x70000000  0x0 0x70000000 0x0 0x1000000      /* mem */
                  0xc3000000 0x20 0x00000000 0x20 0x00000000 0x20 0x00000000>;  /* mem prefetchable */
        num-lanes = <0x8>;
        interrupts = <56 57 58 59 60 61 62 63 64>;
        interrupt-names = "msi", "inta", "intb", "intc", "intd";
        interrupt-parent = <&plic0>;
        interrupt-map-mask = <0x0 0x0 0x0 0x7>;
        interrupt-map = <0x0 0x0 0x0 0x1 &plic0 57>,
                        <0x0 0x0 0x0 0x2 &plic0 58>,
                        <0x0 0x0 0x0 0x3 &plic0 59>,
                        <0x0 0x0 0x0 0x4 &plic0 60>;
	clock-names = "pcie_aux";
        clocks = <&prci PRCI_CLK_PCIE_AUX>;
        resets = <&prci 4>;
        pwren-gpios = <&gpio 5 0>;
        perstn-gpios = <&gpio 8 0>;
    };
