// Seed: 1257222235
module module_0 ();
  logic id_1;
  ;
  wire id_2;
endmodule
module module_1 (
    output supply0 id_0,
    input tri1 id_1,
    output supply1 id_2,
    input wor id_3,
    output wor id_4,
    output supply0 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_7 = 32'd27,
    parameter id_8 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  output wire id_9;
  input wire _id_8;
  input wire _id_7;
  output reg id_6;
  input wire id_5;
  inout wire id_4;
  output reg id_3;
  input logic [7:0] id_2;
  inout logic [7:0] id_1;
  logic id_10;
  ;
  always_ff @(*) id_3 = -1;
  always @(id_2[id_8 : 1'b0]) begin : LABEL_0
    id_1[id_7] <= id_8 == id_2;
    id_6 <= id_8;
  end
  logic id_11 = id_11;
  module_0 modCall_1 ();
endmodule
