/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [13:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [17:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[34] | celloutsig_0_0z[3]);
  assign celloutsig_1_1z = in_data[169] ^ celloutsig_1_0z;
  assign celloutsig_1_6z = { in_data[140:137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } & in_data[165:152];
  assign celloutsig_1_15z = celloutsig_1_9z[12:6] == celloutsig_1_6z[6:0];
  assign celloutsig_1_18z = ! { in_data[120:105], celloutsig_1_10z };
  assign celloutsig_1_3z = { in_data[145:132], celloutsig_1_2z } < in_data[152:138];
  assign celloutsig_1_19z = { in_data[130:105], celloutsig_1_15z } % { 1'h1, in_data[176:152], celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[100:99], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z } != celloutsig_1_6z[8:4];
  assign celloutsig_0_2z = ~ celloutsig_0_0z[3:0];
  assign celloutsig_1_0z = in_data[135] & in_data[171];
  assign celloutsig_1_5z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_6z[11:0], celloutsig_1_3z, celloutsig_1_5z } >>> in_data[143:130];
  assign celloutsig_1_9z = { celloutsig_1_7z[9:8], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z } - { celloutsig_1_7z[11:8], celloutsig_1_6z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_0z = in_data[88:84];
  assign celloutsig_1_2z = ~((celloutsig_1_0z & in_data[98]) | (celloutsig_1_1z & celloutsig_1_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_2z) | (celloutsig_1_1z & celloutsig_1_1z));
  assign { out_data[128], out_data[122:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
