# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do BomberMan_top_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Jerry/UIUC/ECE385/Final/project {C:/Jerry/UIUC/ECE385/Final/project/RNG.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:55 on Apr 28,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Jerry/UIUC/ECE385/Final/project" C:/Jerry/UIUC/ECE385/Final/project/RNG.sv 
# -- Compiling module RNG
# -- Compiling module LFSR_16
# -- Compiling module LFSR_13
# -- Compiling module LFSR_14
# -- Compiling module LFSR_10
# 
# Top level modules:
# 	RNG
# End time: 16:17:56 on Apr 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlib nios_system
# ** Warning: (vlib-34) Library already exists at "nios_system".
# vmap nios_system nios_system
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap nios_system nios_system 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Jerry/UIUC/ECE385/Final/project {C:/Jerry/UIUC/ECE385/Final/project/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:56 on Apr 28,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Jerry/UIUC/ECE385/Final/project" C:/Jerry/UIUC/ECE385/Final/project/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:17:57 on Apr 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L nios_system -voptargs=""+acc"" testbench 
# Start time: 16:17:58 on Apr 28,2019
# Loading sv_std.std
# Loading work.testbench
# Loading work.RNG
# Loading work.LFSR_16
# Loading work.LFSR_13
# Loading work.LFSR_10
# Loading work.LFSR_14
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# End time: 16:27:32 on Apr 28,2019, Elapsed time: 0:09:34
# Errors: 0, Warnings: 0
