#
# Copyright (c) 2015 Digilent Inc.
# Copyright (c) 2015 Tinghui Wang (Steve)
# All rights reserved.
#
# File:
# nf_sume_10g_loopback.xdc
#
# Project:
# acceptance_test
#
# Author:
# Tinghui Wang (Steve)
#
# Description:
# Location constraints for 4x 10GbE SFP+ interface used in production_test project.
#
# This software was developed by the University of Cambridge Computer Laboratory
# under EPSRC INTERNET Project EP/H040536/1, National Science Foundation under Grant No. CNS-0855268,
# and Defense Advanced Research Projects Agency (DARPA) and Air Force Research Laboratory (AFRL),
# under contract FA8750-11-C-0249.
#
# @NETFPGA_LICENSE_HEADER_START@
#
# Licensed to NetFPGA C.I.C. (NetFPGA) under one or more contributor
# license agreements. See the NOTICE file distributed with this work for
# additional information regarding copyright ownership. NetFPGA licenses this
# file to you under the NetFPGA Hardware-Software License, Version 1.0 (the
# "License"); you may not use this file except in compliance with the
# License. You may obtain a copy of the License at:
#
# http://netfpga-cic.org
#
# Unless required by applicable law or agreed to in writing, Work distributed
# under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
# CONDITIONS OF ANY KIND, either express or implied. See the License for the
# specific language governing permissions and limitations under the License.
#
# @NETFPGA_LICENSE_HEADER_END@
#

# XGE-SFP1
set_property PACKAGE_PIN M18 [get_ports eth0_xphy_tx_disable]
set_property IOSTANDARD LVCMOS15 [get_ports eth0_xphy_tx_disable]
set_property PACKAGE_PIN M19 [get_ports eth0_xphy_tx_fault]
set_property IOSTANDARD LVCMOS15 [get_ports eth0_xphy_tx_fault]
set_property PACKAGE_PIN N18 [get_ports eth0_xphy_abs]
set_property IOSTANDARD LVCMOS15 [get_ports eth0_xphy_abs]

set_property LOC GTHE2_CHANNEL_X1Y39 [get_cells system_i/nf_sume_10g_subsys/xge_eth0/inst/nf_sume_10g_interface_pcs_pma_wrapper_inst/nf_sume_10g_interface_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]

# XGE-SFP2
set_property PACKAGE_PIN B31 [get_ports eth1_xphy_tx_disable]
set_property IOSTANDARD LVCMOS15 [get_ports eth1_xphy_tx_disable]
set_property PACKAGE_PIN C26 [get_ports eth1_xphy_tx_fault]
set_property IOSTANDARD LVCMOS15 [get_ports eth1_xphy_tx_fault]
set_property PACKAGE_PIN L19 [get_ports eth1_xphy_abs]
set_property IOSTANDARD LVCMOS15 [get_ports eth1_xphy_abs]

set_property LOC GTHE2_CHANNEL_X1Y38 [get_cells system_i/nf_sume_10g_subsys/xge_eth1/inst/nf_sume_10g_interface_pcs_pma_wrapper_inst/nf_sume_10g_interface_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]

# XGE-SFP3
set_property PACKAGE_PIN J38 [get_ports eth2_xphy_tx_disable]
set_property IOSTANDARD LVCMOS15 [get_ports eth2_xphy_tx_disable]
set_property PACKAGE_PIN E39 [get_ports eth2_xphy_tx_fault]
set_property IOSTANDARD LVCMOS15 [get_ports eth2_xphy_tx_fault]
set_property PACKAGE_PIN J37 [get_ports eth2_xphy_abs]
set_property IOSTANDARD LVCMOS15 [get_ports eth2_xphy_abs]

set_property LOC GTHE2_CHANNEL_X1Y37 [get_cells system_i/nf_sume_10g_subsys/xge_eth2/inst/nf_sume_10g_interface_pcs_pma_wrapper_inst/nf_sume_10g_interface_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]

# XGE-SFP4
set_property PACKAGE_PIN L21 [get_ports eth3_xphy_tx_disable]
set_property IOSTANDARD LVCMOS15 [get_ports eth3_xphy_tx_disable]
set_property PACKAGE_PIN J26 [get_ports eth3_xphy_tx_fault]
set_property IOSTANDARD LVCMOS15 [get_ports eth3_xphy_tx_fault]
set_property PACKAGE_PIN H36 [get_ports eth3_xphy_abs]
set_property IOSTANDARD LVCMOS15 [get_ports eth3_xphy_abs]

set_property LOC GTHE2_CHANNEL_X1Y36 [get_cells system_i/nf_sume_10g_subsys/xge_eth3/inst/nf_sume_10g_interface_pcs_pma_wrapper_inst/nf_sume_10g_interface_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i]

# GT Ref clk
set_property PACKAGE_PIN E9 [get_ports {sfp_refclk_n[0]}]
create_clock -period 6.400 -name xgemac_clk_156 [get_ports sfp_refclk_p]

# XGE TX/RX LEDs
#   GRN - TX
#   YLW - RX
set_property PACKAGE_PIN G13 [get_ports eth0_tx_led]
set_property PACKAGE_PIN AL22 [get_ports eth1_tx_led]
set_property PACKAGE_PIN AY18 [get_ports eth2_tx_led]
set_property PACKAGE_PIN P31 [get_ports eth3_tx_led]

set_property PACKAGE_PIN L15 [get_ports eth0_rx_led]
set_property PACKAGE_PIN BA20 [get_ports eth1_rx_led]
set_property PACKAGE_PIN AY17 [get_ports eth2_rx_led]
set_property PACKAGE_PIN K32 [get_ports eth3_rx_led]

set_property IOSTANDARD LVCMOS15 [get_ports eth?_?x_led]

# XGE Timing Constraints
create_clock -period 3.103 -name xphy_rxusrclkout0 [get_pins -hier -filter name=~*xge_eth0*gthe2_i/RXOUTCLK]
create_clock -period 3.103 -name xphy_txusrclkout0 [get_pins -hier -filter name=~*xge_eth0*gthe2_i/TXOUTCLK]
create_clock -period 3.103 -name xphy_rxusrclkout1 [get_pins -hier -filter name=~*xge_eth1*gthe2_i/RXOUTCLK]
create_clock -period 3.103 -name xphy_txusrclkout1 [get_pins -hier -filter name=~*xge_eth1*gthe2_i/TXOUTCLK]
create_clock -period 3.103 -name xphy_rxusrclkout2 [get_pins -hier -filter name=~*xge_eth2*gthe2_i/RXOUTCLK]
create_clock -period 3.103 -name xphy_txusrclkout2 [get_pins -hier -filter name=~*xge_eth2*gthe2_i/TXOUTCLK]
create_clock -period 3.103 -name xphy_rxusrclkout3 [get_pins -hier -filter name=~*xge_eth3*gthe2_i/RXOUTCLK]
create_clock -period 3.103 -name xphy_txusrclkout3 [get_pins -hier -filter name=~*xge_eth3*gthe2_i/TXOUTCLK]

create_clock -period 6.400 -name clk156 [get_pins -hier -filter name=~*xge_shared_logic*clk156_bufg_inst/O]
create_clock -period 6.400 -name xge_refclk [get_pins -hier -filter name=~*sfp_ibufdsgte/IBUF_OUT*]

set_clock_groups -name async_sys_xgemac -asynchronous -group [get_clocks sys_clk_ref] -group [get_clocks clk156]

set_clock_groups -name async_rxusrclk_xgemac -asynchronous -group [get_clocks xphy_rxusrclkout?] -group [get_clocks clk156]

set_clock_groups -name async_txusrclk_xgemac -asynchronous -group [get_clocks xphy_txusrclkout?] -group [get_clocks clk156]

set_clock_groups -name async_txusrclk_refclk -asynchronous -group [get_clocks xphy_txusrclkout?] -group [get_clocks -include_generated_clocks xge_refclk]

set_false_path -from [get_clocks clk_out1_system_clk_wiz_1_0] -to [get_clocks clk156]
set_false_path -from [get_clocks clk156] -to [get_clocks clk_out1_system_clk_wiz_1_0]

# 200MHz System Clock
set_property PACKAGE_PIN H19 [get_ports {fpga_sysclk_p[0]}]

set_property VCCAUX_IO DONTCARE [get_ports {fpga_sysclk_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {fpga_sysclk_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {fpga_sysclk_n[0]}]

create_clock -period 5.000 -name sys_clk_ref [get_pins -hier -filter name=~*fpga_sysclk_ibuf/IBUF_OUT*]

# reset - Btn0
set_property PACKAGE_PIN AR13 [get_ports reset]
set_property IOSTANDARD LVCMOS15 [get_ports reset]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list system_i/nf_sume_10g_subsys/xge_shared_logic_clk156]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth0/inst/mac_status_vector[0]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/mac_status_vector[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[0]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[1]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[2]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[3]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[4]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[5]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[6]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_core_status[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_txd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth0/inst/xgmii_rxc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth1/inst/mac_status_vector[0]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/mac_status_vector[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[0]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[1]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[2]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[3]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[4]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[5]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[6]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_core_status[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_txd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth1/inst/xgmii_rxc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth2/inst/mac_status_vector[0]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/mac_status_vector[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[0]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[1]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[2]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[3]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[4]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[5]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[6]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_core_status[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_txd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth2/inst/xgmii_rxc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth3/inst/mac_status_vector[0]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/mac_status_vector[1]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[0]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[1]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[2]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[3]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[4]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[5]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[6]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_core_status[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[0]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[1]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[2]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[3]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[4]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[5]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[6]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[7]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[8]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[9]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[10]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[11]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[12]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[13]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[14]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[15]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[16]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[17]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[18]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[19]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[20]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[21]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[22]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[23]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[24]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[25]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[26]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[27]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[28]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[29]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[30]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[31]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[32]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[33]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[34]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[35]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[36]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[37]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[38]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[39]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[40]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[41]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[42]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[43]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[44]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[45]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[46]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[47]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[48]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[49]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[50]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[51]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[52]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[53]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[54]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[55]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[56]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[57]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[58]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[59]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[60]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[61]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[62]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_txd_core[63]}]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[0]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[1]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[2]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[3]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[4]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[5]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[6]} {system_i/nf_sume_10g_subsys/xge_eth3/inst/xgmii_rxc_core[7]}]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_rx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_rx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_rx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_rx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth1/inst/xphy_tx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth2/inst/xphy_tx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth0/inst/xphy_tx_resetdone]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list system_i/nf_sume_10g_subsys/xge_eth3/inst/xphy_tx_resetdone]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_xge_shared_logic_clk156]
