// Seed: 1548851640
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wire id_2
);
  assign id_1 = 1;
  module_2(
      id_0, id_1, id_2
  );
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6
);
  always id_1 = id_5;
  module_0(
      id_1, id_1, id_6
  );
  final begin
    id_1 = id_5;
  end
  wire id_8;
endmodule
module module_2 (
    output wor   id_0,
    output tri   id_1,
    input  uwire id_2
);
endmodule
