Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Apr  3 18:13:36 2019
| Host         : RaghavDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 76 register/latch pins with no clock driven by root clock pin: gbc/button_clock_reg/Q (HIGH)

 There are 313 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2457 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.010       -0.010                      1                  400        0.230        0.000                      0                  400        3.000        0.000                       0                   182  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.439        0.000                      0                  164        0.252        0.000                      0                  164        3.000        0.000                       0                   105  
  clk_out1_clk_wiz_0       -0.010       -0.010                      1                  236        0.230        0.000                      0                  236        4.130        0.000                       0                    74  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 vc1/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.530ns  (logic 1.138ns (20.579%)  route 4.392ns (79.421%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.559     5.080    vc1/CLK_IBUF_BUFG
    SLICE_X50Y54         FDRE                                         r  vc1/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  vc1/count2_reg[8]/Q
                         net (fo=5, routed)           1.113     6.711    vc1/count2_reg[8]
    SLICE_X51Y54         LUT5 (Prop_lut5_I2_O)        0.124     6.835 r  vc1/sclk_i_19/O
                         net (fo=1, routed)           0.852     7.687    vc1/sclk_i_19_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.811 r  vc1/sclk_i_15/O
                         net (fo=1, routed)           0.815     8.626    vc1/sclk_i_15_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     8.750 r  vc1/sclk_i_10/O
                         net (fo=1, routed)           0.807     9.557    vc1/sclk_i_10_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.681 r  vc1/sclk_i_4/O
                         net (fo=1, routed)           0.804    10.486    vc1/sclk_i_4_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.124    10.610 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.610    vc1/sclk_i_1_n_0
    SLICE_X51Y53         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.442    14.783    vc1/CLK_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y53         FDRE (Setup_fdre_C_D)        0.029    15.049    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.366ns (29.690%)  route 3.235ns (70.310%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.887     9.741    vi/max_value[11]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    vi/max_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.366ns (29.690%)  route 3.235ns (70.310%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.887     9.741    vi/max_value[11]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.366ns (29.690%)  route 3.235ns (70.310%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.887     9.741    vi/max_value[11]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    vi/max_value_reg[1]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.366ns (29.690%)  route 3.235ns (70.310%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.887     9.741    vi/max_value[11]_i_1_n_0
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  vi/max_value_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.429    14.638    vi/max_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.366ns (30.787%)  route 3.071ns (69.213%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.723     9.577    vi/max_value[11]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[3]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.652    vi/max_value_reg[3]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.366ns (30.787%)  route 3.071ns (69.213%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.723     9.577    vi/max_value[11]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[4]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.652    vi/max_value_reg[4]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.366ns (30.787%)  route 3.071ns (69.213%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.723     9.577    vi/max_value[11]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[5]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.652    vi/max_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 1.366ns (30.787%)  route 3.071ns (69.213%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.723     9.577    vi/max_value[11]_i_1_n_0
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.501    14.842    vi/CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  vi/max_value_reg[6]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y25         FDRE (Setup_fdre_C_R)       -0.429    14.652    vi/max_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 vi/max_value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.286ns  (logic 1.366ns (31.870%)  route 2.920ns (68.130%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.619     5.140    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.456     5.596 r  vi/max_value_reg[8]/Q
                         net (fo=20, routed)          1.520     7.116    vc1/max_value[6]
    SLICE_X58Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.240 r  vc1/max_value[11]_i_8/O
                         net (fo=1, routed)           0.000     7.240    vc1/max_value[11]_i_8_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.697 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.828     8.525    vi/CO[0]
    SLICE_X57Y26         LUT2 (Prop_lut2_I1_O)        0.329     8.854 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.573     9.426    vi/max_value[11]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.503    14.844    vi/CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X58Y26         FDRE (Setup_fdre_C_R)       -0.429    14.676    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    vi/CLK_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  vi/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.691    vi/counter_reg_n_0_[3]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  vi/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    vi/counter_reg[0]_i_1_n_4
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.827     1.954    vi/CLK_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  vi/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    vi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    vi/CLK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  vi/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vi/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.693    vi/counter_reg_n_0_[11]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  vi/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    vi/counter_reg[8]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  vi/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.957    vi/CLK_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  vi/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    vi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    vi/CLK_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  vi/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vi/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.693    vi/counter_reg_n_0_[15]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  vi/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    vi/counter_reg[12]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  vi/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.957    vi/CLK_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  vi/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    vi/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  vi/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[19]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[16]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  vi/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  vi/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  vi/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[23]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[20]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  vi/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X37Y41         FDRE                                         r  vi/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.560     1.443    vi/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  vi/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.692    vi/counter_reg_n_0_[7]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  vi/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    vi/counter_reg[4]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.828     1.955    vi/CLK_IBUF_BUFG
    SLICE_X37Y37         FDRE                                         r  vi/counter_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    vi/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gbc/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  gbc/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  gbc/counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.724    gbc/counter_reg_n_0_[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  gbc/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.834    gbc/counter_reg[8]_i_1__0_n_5
    SLICE_X34Y45         FDRE                                         r  gbc/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  gbc/counter_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    gbc/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gbc/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  gbc/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  gbc/counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.724    gbc/counter_reg_n_0_[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  gbc/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.834    gbc/counter_reg[12]_i_1__0_n_5
    SLICE_X34Y46         FDRE                                         r  gbc/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  gbc/counter_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    gbc/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gbc/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    gbc/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  gbc/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gbc/counter_reg[18]/Q
                         net (fo=1, routed)           0.114     1.725    gbc/counter_reg_n_0_[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  gbc/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.835    gbc/counter_reg[16]_i_1__0_n_5
    SLICE_X34Y47         FDRE                                         r  gbc/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    gbc/CLK_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  gbc/counter_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    gbc/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 gbc/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  gbc/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  gbc/counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.724    gbc/counter_reg_n_0_[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  gbc/counter_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.834    gbc/counter_reg[0]_i_1__0_n_5
    SLICE_X34Y43         FDRE                                         r  gbc/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  gbc/counter_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    gbc/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y47     gbc/counter_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y47     gbc/counter_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y47     gbc/counter_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y43     gbc/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y48     gbc/counter_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y43     gbc/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y43     gbc/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y44     gbc/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y45     my_20khz/clk_20k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y44     my_20khz/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     my_20khz/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     my_20khz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y46     my_20khz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     my_20khz/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     my_20khz/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     my_20khz/counter_reg[3]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y36     vi/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y24     vi/max_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y24     vi/max_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y24     vi/max_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X59Y24     vi/max_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.010ns,  Total Violation       -0.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 2.513ns (27.338%)  route 6.679ns (72.662%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.859    13.349    ts/h_cntr_reg_reg[10]
    SLICE_X45Y22         LUT4 (Prop_lut4_I1_O)        0.124    13.473 r  ts/VGA_RED[1]_i_5/O
                         net (fo=1, routed)           0.154    13.626    nolabel_line135/VGA_CONTROL/VGA_Red_waveform[1]
    SLICE_X45Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.750 r  nolabel_line135/VGA_CONTROL/VGA_RED[1]_i_4/O
                         net (fo=1, routed)           0.403    14.153    nolabel_line135/VGA_CONTROL/VGA_RED[1]_i_4_n_0
    SLICE_X45Y23         LUT6 (Prop_lut6_I5_O)        0.124    14.277 r  nolabel_line135/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    14.277    nolabel_line135/VGA_RED0[1]
    SLICE_X45Y23         FDRE                                         r  nolabel_line135/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.433    14.034    nolabel_line135/clk_out1
    SLICE_X45Y23         FDRE                                         r  nolabel_line135/VGA_RED_reg[1]/C
                         clock pessimism              0.274    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X45Y23         FDRE (Setup_fdre_C_D)        0.032    14.267    nolabel_line135/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.108ns  (logic 2.513ns (27.592%)  route 6.595ns (72.408%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.634    13.124    ts/h_cntr_reg_reg[10]
    SLICE_X49Y22         LUT4 (Prop_lut4_I1_O)        0.124    13.248 r  ts/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.294    13.542    nolabel_line135/VGA_CONTROL/VGA_Red_waveform[0]
    SLICE_X49Y23         LUT6 (Prop_lut6_I1_O)        0.124    13.666 r  nolabel_line135/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=1, routed)           0.403    14.069    nolabel_line135/VGA_CONTROL/VGA_RED[0]_i_4_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I5_O)        0.124    14.193 r  nolabel_line135/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    14.193    nolabel_line135/VGA_RED0[0]
    SLICE_X49Y24         FDRE                                         r  nolabel_line135/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.434    14.035    nolabel_line135/clk_out1
    SLICE_X49Y24         FDRE                                         r  nolabel_line135/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.295    
                         clock uncertainty           -0.072    14.222    
    SLICE_X49Y24         FDRE (Setup_fdre_C_D)        0.032    14.254    nolabel_line135/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.254    
                         arrival time                         -14.193    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.513ns (27.792%)  route 6.529ns (72.208%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.397    12.887    ts/h_cntr_reg_reg[10]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.011 r  ts/VGA_BLUE[2]_i_5/O
                         net (fo=1, routed)           0.446    13.456    nolabel_line135/VGA_CONTROL/VGA_Blue_waveform[2]
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124    13.580 r  nolabel_line135/VGA_CONTROL/VGA_BLUE[2]_i_4/O
                         net (fo=1, routed)           0.423    14.003    nolabel_line135/VGA_CONTROL/VGA_BLUE[2]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.127 r  nolabel_line135/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    14.127    nolabel_line135/VGA_BLUE0[2]
    SLICE_X48Y22         FDRE                                         r  nolabel_line135/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.437    14.038    nolabel_line135/clk_out1
    SLICE_X48Y22         FDRE                                         r  nolabel_line135/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.031    14.256    nolabel_line135/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.995ns  (logic 2.513ns (27.939%)  route 6.482ns (72.061%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.405    12.895    ts/h_cntr_reg_reg[10]
    SLICE_X51Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.019 r  ts/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.416    13.435    nolabel_line135/VGA_CONTROL/VGA_Red_waveform[3]
    SLICE_X50Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.559 r  nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=1, routed)           0.396    13.956    nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I5_O)        0.124    14.080 r  nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    14.080    nolabel_line135/VGA_RED0[3]
    SLICE_X53Y21         FDRE                                         r  nolabel_line135/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.440    14.041    nolabel_line135/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line135/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)        0.031    14.259    nolabel_line135/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 2.513ns (27.982%)  route 6.468ns (72.018%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.620    13.110    ts/h_cntr_reg_reg[10]
    SLICE_X44Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.234 r  ts/VGA_BLUE[0]_i_5/O
                         net (fo=1, routed)           0.320    13.554    nolabel_line135/VGA_CONTROL/VGA_Blue_waveform[0]
    SLICE_X43Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.678 r  nolabel_line135/VGA_CONTROL/VGA_BLUE[0]_i_4/O
                         net (fo=1, routed)           0.264    13.942    nolabel_line135/VGA_CONTROL/VGA_BLUE[0]_i_4_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.066 r  nolabel_line135/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    14.066    nolabel_line135/VGA_BLUE0[0]
    SLICE_X43Y22         FDRE                                         r  nolabel_line135/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.433    14.034    nolabel_line135/clk_out1
    SLICE_X43Y22         FDRE                                         r  nolabel_line135/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.294    
                         clock uncertainty           -0.072    14.221    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.031    14.252    nolabel_line135/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.987ns  (logic 2.513ns (27.961%)  route 6.474ns (72.039%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.042 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.504    12.994    ts/h_cntr_reg_reg[10]
    SLICE_X49Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.118 r  ts/VGA_RED[2]_i_5/O
                         net (fo=1, routed)           0.304    13.422    nolabel_line135/VGA_CONTROL/VGA_Red_waveform[2]
    SLICE_X51Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.546 r  nolabel_line135/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.403    13.949    nolabel_line135/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.124    14.073 r  nolabel_line135/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    14.073    nolabel_line135/VGA_RED0[2]
    SLICE_X51Y20         FDRE                                         r  nolabel_line135/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.441    14.042    nolabel_line135/clk_out1
    SLICE_X51Y20         FDRE                                         r  nolabel_line135/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.302    
                         clock uncertainty           -0.072    14.229    
    SLICE_X51Y20         FDRE (Setup_fdre_C_D)        0.032    14.261    nolabel_line135/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 3.839ns (43.022%)  route 5.084ns (56.978%))
  Logic Levels:           12  (CARRY4=5 LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.041 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q
                         net (fo=121, routed)         1.010     6.551    nolabel_line135/VGA_CONTROL/S[0]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.675 r  nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_102/O
                         net (fo=2, routed)           0.305     6.980    nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_102_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.104 r  nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_92/O
                         net (fo=2, routed)           0.639     7.743    nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_92_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.128 r  nolabel_line135/VGA_CONTROL/VGA_RED_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000     8.128    nolabel_line135/VGA_CONTROL/VGA_RED_reg[3]_i_80_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  nolabel_line135/VGA_CONTROL/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.242    nolabel_line135/VGA_CONTROL/VGA_RED_reg[3]_i_72_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.576 r  nolabel_line135/VGA_CONTROL/VGA_RED_reg[3]_i_69/O[1]
                         net (fo=2, routed)           0.456     9.032    nolabel_line135_n_161
    SLICE_X45Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550     9.582 r  VGA_RED_reg[3]_i_68/O[0]
                         net (fo=1, routed)           0.445    10.027    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[9]_0[0]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.299    10.326 r  nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_56/O
                         net (fo=1, routed)           0.000    10.326    nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_56_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.906 f  nolabel_line135/VGA_CONTROL/VGA_RED_reg[3]_i_44/O[2]
                         net (fo=2, routed)           0.558    11.464    nolabel_line135/VGA_CONTROL_n_167
    SLICE_X47Y24         LUT4 (Prop_lut4_I0_O)        0.298    11.762 r  nolabel_line135/VGA_RED[3]_i_30/O
                         net (fo=1, routed)           0.407    12.169    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[6]_1
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.327    12.496 r  nolabel_line135/VGA_CONTROL/VGA_RED[3]_i_11/O
                         net (fo=12, routed)          0.810    13.306    ts/v_cntr_reg_reg[2]
    SLICE_X52Y21         LUT5 (Prop_lut5_I3_O)        0.124    13.430 r  ts/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.454    13.885    nolabel_line135/VGA_CONTROL/cur_theme_axes_reg[5]
    SLICE_X53Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.009 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    14.009    nolabel_line135/VGA_GREEN0[1]
    SLICE_X53Y21         FDRE                                         r  nolabel_line135/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.440    14.041    nolabel_line135/clk_out1
    SLICE_X53Y21         FDRE                                         r  nolabel_line135/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.301    
                         clock uncertainty           -0.072    14.228    
    SLICE_X53Y21         FDRE (Setup_fdre_C_D)        0.031    14.259    nolabel_line135/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -14.009    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.917ns  (logic 2.513ns (28.182%)  route 6.404ns (71.818%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=120, routed)         1.369     6.911    dw1/Sample_Memory_reg_448_511_0_2/ADDRB0
    SLICE_X42Y13         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.035 f  dw1/Sample_Memory_reg_448_511_0_2/RAMB/O
                         net (fo=1, routed)           1.021     8.055    dw1/Sample_Memory_reg_448_511_0_2_n_1
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124     8.179 f  dw1/VGA_GREEN[3]_i_72/O
                         net (fo=1, routed)           0.000     8.179    dw1/VGA_GREEN[3]_i_72_n_0
    SLICE_X41Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.424 f  dw1/VGA_GREEN_reg[3]_i_40/O
                         net (fo=1, routed)           0.836     9.261    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_3
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.298     9.559 f  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_20/O
                         net (fo=4, routed)           0.680    10.239    nolabel_line135/VGA_CONTROL/dw1/VGA_Red_waveform5[1]
    SLICE_X48Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.363 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27/O
                         net (fo=3, routed)           0.326    10.689    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_27_n_0
    SLICE_X51Y18         LUT3 (Prop_lut3_I1_O)        0.124    10.813 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.431    11.244    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_15_n_0
    SLICE_X49Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.368 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10/O
                         net (fo=1, routed)           0.000    11.368    nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_10_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.766 r  nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.600    12.366    nolabel_line135/VGA_CONTROL/VGA_GREEN_reg[3]_i_7_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124    12.490 r  nolabel_line135/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=12, routed)          0.413    12.903    ts/h_cntr_reg_reg[10]
    SLICE_X50Y21         LUT4 (Prop_lut4_I1_O)        0.124    13.027 r  ts/VGA_BLUE[3]_i_5/O
                         net (fo=1, routed)           0.296    13.323    nolabel_line135/VGA_CONTROL/VGA_Blue_waveform[3]
    SLICE_X51Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.447 r  nolabel_line135/VGA_CONTROL/VGA_BLUE[3]_i_4/O
                         net (fo=1, routed)           0.431    13.878    nolabel_line135/VGA_CONTROL/VGA_BLUE[3]_i_4_n_0
    SLICE_X48Y22         LUT6 (Prop_lut6_I5_O)        0.124    14.002 r  nolabel_line135/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    14.002    nolabel_line135/VGA_BLUE0[3]
    SLICE_X48Y22         FDRE                                         r  nolabel_line135/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.437    14.038    nolabel_line135/clk_out1
    SLICE_X48Y22         FDRE                                         r  nolabel_line135/VGA_BLUE_reg[3]/C
                         clock pessimism              0.260    14.298    
                         clock uncertainty           -0.072    14.225    
    SLICE_X48Y22         FDRE (Setup_fdre_C_D)        0.031    14.256    nolabel_line135/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.256    
                         arrival time                         -14.002    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dt1/sw14/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.182ns  (logic 2.732ns (33.389%)  route 5.450ns (66.611%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q
                         net (fo=121, routed)         1.170     6.711    dt1/open_option/VGA_HORZ_COORD[1]
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.441 r  dt1/open_option/charPosition3_carry/O[3]
                         net (fo=5, routed)           1.006     8.447    dt1/open_option/FontRom/O[3]
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.306     8.753 r  dt1/open_option/FontRom/g0_b0_i_9/O
                         net (fo=2, routed)           0.477     9.230    dt1/open_option/FontRom/g0_b0_i_9_n_0
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.354 r  dt1/open_option/FontRom/g0_b0_i_5/O
                         net (fo=61, routed)          1.343    10.697    dt1/open_option/FontRom/g0_b0_i_5_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.150    10.847 r  dt1/open_option/FontRom/g0_b3__5/O
                         net (fo=4, routed)           0.734    11.582    dt1/open_option/FontRom/fontRow_reg_20[1]
    SLICE_X49Y5          LUT4 (Prop_lut4_I0_O)        0.326    11.908 r  dt1/open_option/FontRom/fontAddress_carry__0_i_2__4/O
                         net (fo=1, routed)           0.000    11.908    dt1/sw14/v_cntr_reg_reg[7][3]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.309 r  dt1/sw14/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.309    dt1/sw14/fontAddress_carry__0_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.548 r  dt1/sw14/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.720    13.268    dt1/sw14/FontRom/ADDRARDADDR[10]
    RAMB18_X1Y3          RAMB18E1                                     r  dt1/sw14/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.493    14.093    dt1/sw14/FontRom/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  dt1/sw14/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.353    
                         clock uncertainty           -0.072    14.281    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.537    dt1/sw14/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dt1/sw14/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 2.827ns (34.634%)  route 5.336ns (65.366%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.564     5.085    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X47Y11         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y11         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[1]_rep/Q
                         net (fo=121, routed)         1.170     6.711    dt1/open_option/VGA_HORZ_COORD[1]
    SLICE_X53Y15         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     7.441 r  dt1/open_option/charPosition3_carry/O[3]
                         net (fo=5, routed)           1.006     8.447    dt1/open_option/FontRom/O[3]
    SLICE_X54Y16         LUT6 (Prop_lut6_I0_O)        0.306     8.753 r  dt1/open_option/FontRom/g0_b0_i_9/O
                         net (fo=2, routed)           0.477     9.230    dt1/open_option/FontRom/g0_b0_i_9_n_0
    SLICE_X54Y16         LUT5 (Prop_lut5_I2_O)        0.124     9.354 r  dt1/open_option/FontRom/g0_b0_i_5/O
                         net (fo=61, routed)          1.343    10.697    dt1/open_option/FontRom/g0_b0_i_5_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I4_O)        0.150    10.847 r  dt1/open_option/FontRom/g0_b3__5/O
                         net (fo=4, routed)           0.734    11.582    dt1/open_option/FontRom/fontRow_reg_20[1]
    SLICE_X49Y5          LUT4 (Prop_lut4_I0_O)        0.326    11.908 r  dt1/open_option/FontRom/fontAddress_carry__0_i_2__4/O
                         net (fo=1, routed)           0.000    11.908    dt1/sw14/v_cntr_reg_reg[7][3]
    SLICE_X49Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.309 r  dt1/sw14/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.309    dt1/sw14/fontAddress_carry__0_n_0
    SLICE_X49Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.643 r  dt1/sw14/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.605    13.248    dt1/sw14/FontRom/ADDRARDADDR[9]
    RAMB18_X1Y3          RAMB18E1                                     r  dt1/sw14/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          1.493    14.093    dt1/sw14/FontRom/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  dt1/sw14/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    14.353    
                         clock uncertainty           -0.072    14.281    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    13.536    dt1/sw14/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.536    
                         arrival time                         -13.248    
  -------------------------------------------------------------------
                         slack                                  0.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dt1/sw2/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.000%)  route 0.329ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.564     1.447    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=51, routed)          0.329     1.917    dt1/sw2/FontRom/ADDRARDADDR[0]
    RAMB18_X2Y4          RAMB18E1                                     r  dt1/sw2/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.874     2.002    dt1/sw2/FontRom/clk_out1
    RAMB18_X2Y4          RAMB18E1                                     r  dt1/sw2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.497     1.505    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.688    dt1/sw2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.500%)  route 0.216ns (60.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.550     1.433    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X41Y24         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  nolabel_line135/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.216     1.790    nolabel_line135/h_sync_reg
    SLICE_X36Y26         FDRE                                         r  nolabel_line135/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.817     1.944    nolabel_line135/clk_out1
    SLICE_X36Y26         FDRE                                         r  nolabel_line135/VGA_HS_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.070     1.536    nolabel_line135/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.563     1.446    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=56, routed)          0.133     1.720    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[11]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_4
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.830     1.957    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.564     1.447    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=87, routed)          0.145     1.733    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[7]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.831     1.958    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.351%)  route 0.146ns (36.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.564     1.447    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=75, routed)          0.146     1.734    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[6]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.831     1.958    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.812%)  route 0.152ns (37.188%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.564     1.447    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=70, routed)          0.152     1.740    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[4]
    SLICE_X57Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.831     1.958    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y15         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X57Y15         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.810%)  route 0.152ns (37.190%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.563     1.446    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=87, routed)          0.152     1.739    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[8]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.854 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_7
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.830     1.957    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.252ns (61.247%)  route 0.159ns (38.753%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.563     1.446    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=67, routed)          0.159     1.747    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[10]
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.830     1.957    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y16         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.252ns (60.917%)  route 0.162ns (39.083%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.564     1.447    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=60, routed)          0.162     1.750    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[11]_0[2]
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.861    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_5
    SLICE_X57Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.832     1.959    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X57Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.105     1.552    nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.252ns (59.165%)  route 0.174ns (40.835%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.560     1.443    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X45Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=69, routed)          0.174     1.758    nolabel_line135/VGA_CONTROL/out[9]
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X45Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line135/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line135/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line135/VGA_CLK_108M/clkout1_buf/O
                         net (fo=72, routed)          0.829     1.956    nolabel_line135/VGA_CONTROL/CLK
    SLICE_X45Y14         FDRE                                         r  nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      grt/record_ins/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      grt/record_ins/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y3      dt1/sw14/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y3      dt1/sw14/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y4      dt1/sw2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y4      dt1/sw2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y8      dt1/modes/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y8      dt1/modes/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y6      dt1/open_option/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y6      dt1/open_option/FontRom/fontRow_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y24     nolabel_line135/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y14     nolabel_line135/VGA_CONTROL/v_cntr_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y11     grt/record_ins/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y11     grt/record_ins/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y24     nolabel_line135/VGA_CONTROL/h_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y10     dt1/sw3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X59Y10     dt1/sw3/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y12     dt1/sw2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y13     nolabel_line135/VGA_CONTROL/h_cntr_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X58Y22     dt1/modes/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y16     dt1/open_option/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y9      dt1/sw14/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y17     dt1/options/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y11     dt1/sw1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y11     dt1/sw1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y21     dgb/record_ins/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y21     dgb/record_ins/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line135/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line135/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



