// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.513750,HLS_SYN_LAT=3,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=301,HLS_SYN_LUT=3778,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [0:0] p_error;
reg   [1:0] reg_968;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [6:0] o_pcode_fu_991_p1;
wire   [2:0] funct3_fu_995_p4;
reg   [31:0] p_pc_load_reg_2684;
wire    ap_CS_fsm_state1;
reg   [6:0] o_pcode_reg_2697;
reg   [2:0] funct3_reg_2701;
wire   [6:0] funct7_fu_1005_p4;
reg   [6:0] funct7_reg_2705;
wire  signed [11:0] funct12_fu_1015_p4;
reg  signed [11:0] funct12_reg_2709;
wire  signed [31:0] sext_ln37_fu_1025_p1;
reg  signed [31:0] sext_ln37_reg_2714;
wire  signed [18:0] sext_ln37_1_fu_1029_p1;
reg  signed [18:0] sext_ln37_1_reg_2724;
wire   [4:0] rs1_fu_1033_p4;
reg   [4:0] rs1_reg_2733;
wire   [4:0] rs2_fu_1043_p4;
reg   [4:0] rs2_reg_2738;
wire   [4:0] rd_fu_1053_p4;
reg   [4:0] rd_reg_2747;
wire  signed [31:0] sext_ln41_fu_1113_p1;
reg  signed [31:0] sext_ln41_reg_2775;
wire  signed [31:0] imm_S_fu_1163_p5;
reg  signed [31:0] imm_S_reg_2780;
reg   [1:0] imm_S_cast_reg_2791;
wire   [0:0] icmp_ln209_fu_1204_p2;
reg   [0:0] icmp_ln209_reg_2797;
wire   [2:0] select_ln165_fu_2284_p3;
reg   [2:0] select_ln165_reg_3054;
wire    ap_CS_fsm_state16;
reg   [16:0] memory_addr_7_reg_3059;
wire   [2:0] select_ln157_fu_2416_p3;
reg   [2:0] select_ln157_reg_3069;
reg   [16:0] memory_addr_6_reg_3074;
wire   [1:0] add_ln141_1_fu_2446_p2;
reg   [1:0] add_ln141_1_reg_3084;
wire    ap_CS_fsm_state17;
wire   [1:0] add_ln134_1_fu_2480_p2;
reg   [1:0] add_ln134_1_reg_3094;
wire   [1:0] add_ln124_1_fu_2589_p2;
reg   [1:0] add_ln124_1_reg_3109;
wire   [1:0] add_ln117_1_fu_2623_p2;
reg   [1:0] add_ln117_1_reg_3119;
wire   [0:0] grp_fu_935_p2;
reg   [0:0] icmp_ln103_reg_3129;
wire    ap_CS_fsm_state18;
reg   [0:0] icmp_ln97_reg_3133;
wire   [0:0] grp_fu_941_p2;
reg   [0:0] icmp_ln91_reg_3137;
reg   [0:0] icmp_ln85_reg_3141;
wire   [0:0] grp_fu_962_p2;
reg   [0:0] icmp_ln79_reg_3145;
reg   [0:0] icmp_ln73_reg_3149;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln32_fu_986_p1;
wire   [63:0] zext_ln310_fu_1234_p1;
wire   [63:0] zext_ln310_1_fu_1239_p1;
wire   [63:0] zext_ln300_fu_1244_p1;
wire   [63:0] zext_ln300_1_fu_1249_p1;
wire   [63:0] zext_ln297_1_fu_1259_p1;
wire   [63:0] zext_ln297_fu_1254_p1;
wire   [63:0] zext_ln288_fu_1276_p1;
wire   [63:0] zext_ln288_1_fu_1281_p1;
wire   [63:0] zext_ln276_fu_1292_p1;
wire   [63:0] zext_ln276_1_fu_1297_p1;
wire   [63:0] zext_ln264_fu_1308_p1;
wire   [63:0] zext_ln264_1_fu_1313_p1;
wire   [63:0] zext_ln256_1_fu_1329_p1;
wire   [63:0] zext_ln256_fu_1324_p1;
wire   [63:0] zext_ln246_fu_1334_p1;
wire   [63:0] zext_ln246_1_fu_1339_p1;
wire   [63:0] zext_ln242_fu_1344_p1;
wire   [63:0] zext_ln242_1_fu_1349_p1;
wire   [63:0] zext_ln318_fu_1366_p1;
wire   [63:0] zext_ln318_1_fu_1371_p1;
wire   [63:0] zext_ln210_fu_1382_p1;
wire   [63:0] zext_ln206_fu_1387_p1;
wire   [63:0] zext_ln203_fu_1392_p1;
wire   [63:0] zext_ln200_fu_1397_p1;
wire   [63:0] zext_ln193_fu_1402_p1;
wire   [63:0] zext_ln186_fu_1407_p1;
wire   [63:0] zext_ln183_fu_1412_p1;
wire   [63:0] zext_ln222_fu_1417_p1;
wire   [63:0] zext_ln219_fu_1422_p1;
wire   [63:0] zext_ln172_fu_1433_p1;
wire   [63:0] zext_ln172_1_fu_1438_p1;
wire   [63:0] zext_ln164_fu_1443_p1;
wire   [63:0] zext_ln156_fu_1448_p1;
wire   [63:0] zext_ln141_fu_1459_p1;
wire   [63:0] zext_ln134_fu_1464_p1;
wire   [63:0] zext_ln131_fu_1469_p1;
wire   [63:0] zext_ln124_fu_1474_p1;
wire   [63:0] zext_ln117_fu_1479_p1;
wire   [63:0] zext_ln103_fu_1490_p1;
wire   [63:0] zext_ln103_1_fu_1495_p1;
wire   [63:0] zext_ln97_fu_1500_p1;
wire   [63:0] zext_ln97_1_fu_1505_p1;
wire   [63:0] zext_ln91_fu_1510_p1;
wire   [63:0] zext_ln91_1_fu_1515_p1;
wire   [63:0] zext_ln85_fu_1520_p1;
wire   [63:0] zext_ln85_1_fu_1525_p1;
wire   [63:0] zext_ln79_fu_1530_p1;
wire   [63:0] zext_ln79_1_fu_1535_p1;
wire   [63:0] zext_ln73_fu_1540_p1;
wire   [63:0] zext_ln73_1_fu_1545_p1;
wire   [63:0] zext_ln66_fu_1556_p1;
wire   [63:0] zext_ln61_fu_1561_p1;
wire   [63:0] zext_ln58_fu_1583_p1;
wire   [63:0] zext_ln55_fu_1588_p1;
wire   [63:0] zext_ln310_2_fu_1606_p1;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln300_2_fu_1625_p1;
wire    ap_CS_fsm_state4;
wire   [63:0] zext_ln297_2_fu_1644_p1;
wire   [63:0] zext_ln288_2_fu_1655_p1;
wire    ap_CS_fsm_state5;
wire   [63:0] zext_ln277_fu_1659_p1;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln265_fu_1668_p1;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln256_2_fu_1692_p1;
wire    ap_CS_fsm_state8;
wire   [63:0] zext_ln246_2_fu_1703_p1;
wire    ap_CS_fsm_state9;
wire   [63:0] zext_ln242_2_fu_1714_p1;
wire   [63:0] zext_ln318_2_fu_1725_p1;
wire    ap_CS_fsm_state10;
wire   [63:0] zext_ln144_1_fu_1871_p1;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln137_1_fu_1901_p1;
wire   [63:0] zext_ln131_2_fu_1905_p1;
wire   [63:0] zext_ln127_fu_1935_p1;
wire   [63:0] zext_ln120_fu_1965_p1;
wire   [63:0] zext_ln210_2_fu_1996_p1;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln206_1_fu_2006_p1;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln203_1_fu_2016_p1;
wire   [63:0] zext_ln200_1_fu_2026_p1;
wire   [63:0] zext_ln194_fu_2035_p1;
wire   [63:0] zext_ln187_fu_2049_p1;
wire   [63:0] zext_ln183_1_fu_2058_p1;
wire   [63:0] zext_ln222_2_fu_2072_p1;
wire    ap_CS_fsm_state14;
wire   [63:0] zext_ln219_2_fu_2086_p1;
wire   [63:0] zext_ln172_3_fu_2164_p1;
wire    ap_CS_fsm_state15;
wire   [63:0] zext_ln167_fu_2292_p1;
wire   [63:0] zext_ln168_fu_2297_p1;
wire   [63:0] zext_ln159_fu_2424_p1;
wire   [63:0] zext_ln160_fu_2429_p1;
wire   [63:0] zext_ln142_fu_2462_p1;
wire   [63:0] zext_ln135_fu_2496_p1;
wire   [63:0] zext_ln131_3_fu_2571_p1;
wire   [63:0] zext_ln125_fu_2605_p1;
wire   [63:0] zext_ln118_fu_2639_p1;
wire   [63:0] zext_ln67_fu_2680_p1;
wire   [31:0] grp_fu_958_p2;
wire   [31:0] grp_fu_947_p2;
wire   [31:0] grp_fu_929_p2;
wire   [31:0] add_ln62_fu_1566_p2;
wire   [0:0] icmp_ln335_fu_1210_p2;
wire   [31:0] or_ln167_fu_1780_p2;
wire   [31:0] or_ln159_fu_1838_p2;
wire   [31:0] add_ln58_fu_1577_p2;
wire   [31:0] imm_U_fu_1195_p3;
wire   [31:0] or_ln310_fu_1599_p2;
wire   [31:0] ashr_ln300_fu_1618_p2;
wire   [31:0] lshr_ln297_fu_1637_p2;
wire   [31:0] xor_ln288_fu_1648_p2;
wire   [31:0] zext_ln276_2_fu_1663_p1;
wire   [31:0] zext_ln264_2_fu_1672_p1;
wire   [31:0] shl_ln256_fu_1685_p2;
wire   [31:0] sub_ln246_fu_1696_p2;
wire   [31:0] add_ln242_fu_1707_p2;
wire   [31:0] and_ln318_fu_1718_p2;
wire   [31:0] zext_ln144_fu_1866_p1;
wire   [31:0] zext_ln137_fu_1896_p1;
wire  signed [31:0] sext_ln127_fu_1930_p1;
wire  signed [31:0] sext_ln120_fu_1960_p1;
wire   [31:0] shl_ln210_fu_1989_p2;
wire   [31:0] and_ln206_fu_2000_p2;
wire   [31:0] or_ln203_fu_2010_p2;
wire   [31:0] xor_ln200_fu_2020_p2;
wire   [31:0] zext_ln193_1_fu_2039_p1;
wire   [31:0] zext_ln186_1_fu_2053_p1;
wire   [31:0] ashr_ln222_fu_2065_p2;
wire   [31:0] lshr_ln219_fu_2079_p2;
wire   [16:0] lshr_ln_fu_976_p4;
wire   [0:0] tmp_3_fu_1091_p3;
wire   [0:0] tmp_2_fu_1083_p3;
wire   [5:0] tmp_1_fu_1073_p4;
wire   [3:0] tmp_fu_1063_p4;
wire   [12:0] imm_B_fu_1099_p6;
wire   [7:0] tmp_6_fu_1135_p4;
wire   [0:0] tmp_5_fu_1127_p3;
wire   [9:0] tmp_4_fu_1117_p4;
wire   [20:0] imm_J_fu_1145_p6;
wire   [19:0] tmp_8_fu_1185_p4;
wire  signed [31:0] sext_ln45_fu_1159_p1;
wire   [4:0] trunc_ln300_fu_1610_p1;
wire   [31:0] zext_ln300_3_fu_1614_p1;
wire   [4:0] trunc_ln297_fu_1629_p1;
wire   [31:0] zext_ln297_3_fu_1633_p1;
wire   [4:0] trunc_ln256_fu_1677_p1;
wire   [31:0] zext_ln256_3_fu_1681_p1;
wire   [5:0] offset_1_fu_1729_p3;
wire  signed [31:0] sext_ln165_fu_1736_p1;
wire   [31:0] mask_1_fu_1740_p2;
wire   [31:0] xor_ln167_fu_1746_p2;
wire   [15:0] trunc_ln168_fu_1758_p1;
wire   [32:0] zext_ln168_1_fu_1762_p1;
wire   [32:0] zext_ln168_2_fu_1766_p1;
wire   [32:0] shl_ln168_fu_1770_p2;
wire   [31:0] trunc_ln168_1_fu_1776_p1;
wire   [31:0] and_ln167_fu_1752_p2;
wire   [5:0] offset_fu_1787_p3;
wire  signed [31:0] sext_ln157_fu_1794_p1;
wire   [31:0] mask_fu_1798_p2;
wire   [31:0] xor_ln159_fu_1804_p2;
wire   [7:0] trunc_ln160_fu_1816_p1;
wire   [32:0] zext_ln160_1_fu_1820_p1;
wire   [32:0] zext_ln160_2_fu_1824_p1;
wire   [32:0] shl_ln160_fu_1828_p2;
wire   [31:0] trunc_ln160_1_fu_1834_p1;
wire   [31:0] and_ln159_fu_1810_p2;
wire   [4:0] shl_ln3_fu_1845_p3;
wire   [31:0] zext_ln143_fu_1852_p1;
wire   [31:0] lshr_ln143_fu_1856_p2;
wire   [15:0] result_3_fu_1862_p1;
wire   [4:0] shl_ln2_fu_1875_p3;
wire   [31:0] zext_ln136_fu_1882_p1;
wire   [31:0] lshr_ln136_fu_1886_p2;
wire   [7:0] result_2_fu_1892_p1;
wire   [4:0] shl_ln1_fu_1909_p3;
wire   [31:0] zext_ln126_fu_1916_p1;
wire   [31:0] lshr_ln126_fu_1920_p2;
wire   [15:0] result_1_fu_1926_p1;
wire   [4:0] shl_ln_fu_1939_p3;
wire   [31:0] zext_ln119_fu_1946_p1;
wire   [31:0] lshr_ln119_fu_1950_p2;
wire   [7:0] result_fu_1956_p1;
wire   [31:0] zext_ln210_1_fu_1986_p1;
wire   [0:0] icmp_ln193_fu_2030_p2;
wire   [0:0] icmp_ln186_fu_2044_p2;
wire   [31:0] zext_ln222_1_fu_2062_p1;
wire   [31:0] zext_ln219_1_fu_2076_p1;
wire   [33:0] zext_ln172_2_fu_2090_p1;
wire  signed [33:0] sext_ln172_fu_2094_p1;
wire   [18:0] trunc_ln172_1_fu_2100_p1;
wire   [18:0] trunc_ln172_fu_2097_p1;
wire   [33:0] add_ln172_fu_2104_p2;
wire   [18:0] add_ln172_1_fu_2110_p2;
wire   [18:0] sub_ln172_fu_2124_p2;
wire   [16:0] trunc_ln172_3_fu_2130_p4;
wire   [0:0] tmp_12_fu_2116_p3;
wire   [16:0] sub_ln172_1_fu_2140_p2;
wire   [16:0] trunc_ln172_4_fu_2146_p4;
wire   [16:0] select_ln172_fu_2156_p3;
wire   [1:0] trunc_ln164_fu_2169_p1;
wire   [33:0] zext_ln164_1_fu_2173_p1;
wire  signed [33:0] sext_ln164_fu_2177_p1;
wire   [31:0] grp_fu_953_p2;
wire   [18:0] trunc_ln164_4_fu_2183_p1;
wire   [18:0] trunc_ln164_3_fu_2180_p1;
wire   [33:0] add_ln164_fu_2192_p2;
wire   [18:0] add_ln164_1_fu_2202_p2;
wire   [18:0] sub_ln164_fu_2216_p2;
wire   [16:0] trunc_ln164_1_fu_2222_p4;
wire   [0:0] tmp_10_fu_2208_p3;
wire   [16:0] sub_ln164_1_fu_2232_p2;
wire   [16:0] trunc_ln164_2_fu_2238_p4;
wire   [1:0] trunc_ln164_5_fu_2198_p1;
wire   [1:0] sub_ln165_fu_2256_p2;
wire   [2:0] p_and_t3_fu_2262_p3;
wire   [1:0] add_ln164_2_fu_2187_p2;
wire   [2:0] sub_ln165_1_fu_2270_p2;
wire   [2:0] tmp_11_fu_2276_p3;
wire   [16:0] pos_5_fu_2248_p3;
wire   [1:0] trunc_ln156_fu_2301_p1;
wire   [33:0] zext_ln156_1_fu_2305_p1;
wire  signed [33:0] sext_ln156_fu_2309_p1;
wire   [18:0] trunc_ln156_4_fu_2315_p1;
wire   [18:0] trunc_ln156_3_fu_2312_p1;
wire   [33:0] add_ln156_fu_2324_p2;
wire   [18:0] add_ln156_1_fu_2334_p2;
wire   [18:0] sub_ln156_fu_2348_p2;
wire   [16:0] trunc_ln156_1_fu_2354_p4;
wire   [0:0] tmp_9_fu_2340_p3;
wire   [16:0] sub_ln156_1_fu_2364_p2;
wire   [16:0] trunc_ln156_2_fu_2370_p4;
wire   [1:0] trunc_ln156_5_fu_2330_p1;
wire   [1:0] sub_ln157_fu_2388_p2;
wire   [2:0] p_and_t_fu_2394_p3;
wire   [1:0] add_ln156_2_fu_2319_p2;
wire   [2:0] sub_ln157_1_fu_2402_p2;
wire   [2:0] tmp_s_fu_2408_p3;
wire   [16:0] pos_4_fu_2380_p3;
wire   [18:0] trunc_ln141_fu_2433_p1;
wire   [1:0] trunc_ln141_2_fu_2437_p1;
wire   [18:0] pos_3_fu_2441_p2;
wire   [16:0] lshr_ln4_fu_2452_p4;
wire   [18:0] trunc_ln134_fu_2467_p1;
wire   [1:0] trunc_ln134_2_fu_2471_p1;
wire   [18:0] pos_2_fu_2475_p2;
wire   [16:0] lshr_ln3_fu_2486_p4;
wire   [33:0] zext_ln131_1_fu_2501_p1;
wire  signed [33:0] sext_ln131_fu_2505_p1;
wire   [18:0] trunc_ln131_fu_2508_p1;
wire   [33:0] add_ln131_fu_2512_p2;
wire   [18:0] add_ln131_1_fu_2518_p2;
wire   [18:0] sub_ln131_fu_2531_p2;
wire   [16:0] trunc_ln131_2_fu_2537_p4;
wire   [0:0] tmp_7_fu_2523_p3;
wire   [16:0] sub_ln131_1_fu_2547_p2;
wire   [16:0] trunc_ln131_3_fu_2553_p4;
wire   [16:0] select_ln131_fu_2563_p3;
wire   [18:0] trunc_ln124_fu_2576_p1;
wire   [1:0] trunc_ln124_2_fu_2580_p1;
wire   [18:0] pos_1_fu_2584_p2;
wire   [16:0] lshr_ln2_fu_2595_p4;
wire   [18:0] trunc_ln117_fu_2610_p1;
wire   [1:0] trunc_ln117_2_fu_2614_p1;
wire   [18:0] pos_fu_2618_p2;
wire   [16:0] lshr_ln1_fu_2629_p4;
reg   [18:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 19'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((o_pcode_fu_991_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
            p_pc <= add_ln62_fu_1566_p2;
        end else if (((1'b1 == ap_CS_fsm_state11) & ((((((((((funct3_reg_2701 == 3'd6) & (o_pcode_reg_2697 == 7'd99) & (icmp_ln97_reg_3133 == 1'd0)) | ((funct3_reg_2701 == 3'd7) & (o_pcode_reg_2697 == 7'd99) & (icmp_ln103_reg_3129 == 1'd1))) | ((funct3_reg_2701 == 3'd5) & (o_pcode_reg_2697 == 7'd99) & (icmp_ln91_reg_3137 == 1'd1))) | ((funct3_reg_2701 == 3'd4) & (o_pcode_reg_2697 == 7'd99) & (icmp_ln85_reg_3141 == 1'd0))) | ((funct3_reg_2701 == 3'd3) & (o_pcode_reg_2697 == 7'd99))) | ((funct3_reg_2701 == 3'd2) & (o_pcode_reg_2697 == 7'd99))) | (~(funct3_reg_2701 == 3'd6) & ~(funct3_reg_2701 == 3'd7) & ~(funct3_reg_2701 == 3'd4) & ~(funct3_reg_2701 == 3'd5) & ~(funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd99) & (icmp_ln73_reg_3149 == 1'd0))) | ((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd99) & (icmp_ln79_reg_3145 == 1'd1))) | (~(o_pcode_reg_2697 == 7'd111) & ~(o_pcode_reg_2697 == 7'd99) & ~(o_pcode_reg_2697 == 7'd103))))) begin
            p_pc <= grp_fu_929_p2;
        end else if (((o_pcode_reg_2697 == 7'd103) & (1'b1 == ap_CS_fsm_state11))) begin
            p_pc <= grp_fu_947_p2;
        end else if ((((funct3_reg_2701 == 3'd6) & (grp_fu_935_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2701 == 3'd7) & (grp_fu_935_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2701 == 3'd4) & (grp_fu_941_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2701 == 3'd5) & (grp_fu_941_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2701 == 3'd0) & (grp_fu_962_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((funct3_reg_2701 == 3'd1) & (grp_fu_962_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18)))) begin
            p_pc <= grp_fu_958_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln117_1_reg_3119 <= add_ln117_1_fu_2623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln124_1_reg_3109 <= add_ln124_1_fu_2589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln134_1_reg_3094 <= add_ln134_1_fu_2480_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd5) & (1'b1 == ap_CS_fsm_state17))) begin
        add_ln141_1_reg_3084 <= add_ln141_1_fu_2446_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_2709 <= {{memory_q0[31:20]}};
        funct3_reg_2701 <= {{memory_q0[14:12]}};
        funct7_reg_2705 <= {{memory_q0[31:25]}};
        icmp_ln209_reg_2797 <= icmp_ln209_fu_1204_p2;
        imm_S_cast_reg_2791 <= {{memory_q0[8:7]}};
        imm_S_reg_2780 <= imm_S_fu_1163_p5;
        o_pcode_reg_2697 <= o_pcode_fu_991_p1;
        rd_reg_2747 <= {{memory_q0[11:7]}};
        rs1_reg_2733 <= {{memory_q0[19:15]}};
        rs2_reg_2738 <= {{memory_q0[24:20]}};
        sext_ln37_1_reg_2724 <= sext_ln37_1_fu_1029_p1;
        sext_ln37_reg_2714 <= sext_ln37_fu_1025_p1;
        sext_ln41_reg_2775[31 : 1] <= sext_ln41_fu_1113_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd7) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln103_reg_3129 <= grp_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln73_reg_3149 <= grp_fu_962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln79_reg_3145 <= grp_fu_962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln85_reg_3141 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd5) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln91_reg_3137 <= grp_fu_941_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd6) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln97_reg_3133 <= grp_fu_935_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        memory_addr_6_reg_3074 <= zext_ln159_fu_2424_p1;
        select_ln157_reg_3069 <= select_ln157_fu_2416_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        memory_addr_7_reg_3059 <= zext_ln167_fu_2292_p1;
        select_ln165_reg_3054 <= select_ln165_fu_2284_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)) | (~(o_pcode_fu_991_p1 == 7'd15) & ~(o_pcode_fu_991_p1 == 7'd115) & ~(o_pcode_fu_991_p1 == 7'd3) & ~(o_pcode_fu_991_p1 == 7'd55) & ~(o_pcode_fu_991_p1 == 7'd23) & ~(o_pcode_fu_991_p1 == 7'd111) & ~(o_pcode_fu_991_p1 == 7'd103) & ~(o_pcode_fu_991_p1 == 7'd99) & ~(o_pcode_fu_991_p1 == 7'd35) & ~(o_pcode_fu_991_p1 == 7'd19) & ~(o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_fu_995_p4 == 3'd0) & ~(funct3_fu_995_p4 == 3'd1) & ~(funct3_fu_995_p4 == 3'd4) & ~(funct3_fu_995_p4 == 3'd5) & ~(funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | (~(funct3_fu_995_p4 == 3'd0) & ~(funct3_fu_995_p4 == 3'd1) & ~(funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd4) 
    & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)) | (~(funct7_fu_1005_p4 == 7'd0) & ~(funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1005_p4 == 7'd0) & ~(funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | (~(funct7_fu_1005_p4 == 7'd0) & ~(funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd15) & (1'b1 == ap_CS_fsm_state2)) | ((icmp_ln335_fu_1210_p2 == 1'd0) & (o_pcode_fu_991_p1 == 7'd115) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd99)) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd99)))) | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)) | ((funct3_fu_995_p4 == 3'd2) 
    & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd0)))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_pc_load_reg_2684 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if ((((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)))) begin
        reg_968 <= {{memory_q0[21:20]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state17))) begin
        memory_address0 = zext_ln118_fu_2639_p1;
    end else if (((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        memory_address0 = zext_ln125_fu_2605_p1;
    end else if (((funct3_reg_2701 == 3'd2) & (1'b1 == ap_CS_fsm_state17))) begin
        memory_address0 = zext_ln131_3_fu_2571_p1;
    end else if (((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state17))) begin
        memory_address0 = zext_ln135_fu_2496_p1;
    end else if (((funct3_reg_2701 == 3'd5) & (1'b1 == ap_CS_fsm_state17))) begin
        memory_address0 = zext_ln142_fu_2462_p1;
    end else if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        memory_address0 = zext_ln159_fu_2424_p1;
    end else if (((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        memory_address0 = zext_ln167_fu_2292_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        memory_address0 = zext_ln172_3_fu_2164_p1;
    end else if (((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_6_reg_3074;
    end else if (((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_address0 = memory_addr_7_reg_3059;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln32_fu_986_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state15) | ((funct3_reg_2701 == 3'd2) & (1'b1 == ap_CS_fsm_state17)) | ((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state17)) | ((funct3_reg_2701 == 3'd5) & (1'b1 == ap_CS_fsm_state17)) | ((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state17)) | ((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state17)) | ((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state16)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        memory_d0 = xreg_q0;
    end else if (((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_d0 = or_ln159_fu_1838_p2;
    end else if (((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11))) begin
        memory_d0 = or_ln167_fu_1780_p2;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state15) | ((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd35) & (1'b1 == ap_CS_fsm_state11)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        xreg_address0 = zext_ln67_fu_2680_p1;
    end else if (((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_address0 = zext_ln219_2_fu_2086_p1;
    end else if (((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_address0 = zext_ln222_2_fu_2072_p1;
    end else if (((o_pcode_fu_991_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln55_fu_1588_p1;
    end else if (((o_pcode_fu_991_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln58_fu_1583_p1;
    end else if (((o_pcode_fu_991_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln61_fu_1561_p1;
    end else if (((o_pcode_fu_991_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln66_fu_1556_p1;
    end else if (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln73_1_fu_1545_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln79_1_fu_1535_p1;
    end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln85_1_fu_1525_p1;
    end else if (((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln91_1_fu_1515_p1;
    end else if (((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln97_1_fu_1505_p1;
    end else if (((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln103_1_fu_1495_p1;
    end else if (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln117_fu_1479_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln124_fu_1474_p1;
    end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln131_fu_1469_p1;
    end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln134_fu_1464_p1;
    end else if (((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln141_fu_1459_p1;
    end else if (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln156_fu_1448_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln164_fu_1443_p1;
    end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln172_fu_1433_p1;
    end else if (((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln219_fu_1422_p1;
    end else if (((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln222_fu_1417_p1;
    end else if (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln183_fu_1412_p1;
    end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln186_fu_1407_p1;
    end else if (((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln193_fu_1402_p1;
    end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln200_fu_1397_p1;
    end else if (((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln203_fu_1392_p1;
    end else if (((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln206_fu_1387_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln210_fu_1382_p1;
    end else if (((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln318_1_fu_1371_p1;
    end else if (((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln242_1_fu_1349_p1;
    end else if (((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln246_1_fu_1339_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln256_fu_1324_p1;
    end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln264_1_fu_1313_p1;
    end else if (((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln276_1_fu_1297_p1;
    end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln288_1_fu_1281_p1;
    end else if (((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln297_fu_1254_p1;
    end else if (((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address0 = zext_ln300_1_fu_1249_p1;
    end else if (((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address0 = zext_ln310_1_fu_1239_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        xreg_address1 = zext_ln160_fu_2429_p1;
    end else if (((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        xreg_address1 = zext_ln168_fu_2297_p1;
    end else if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address1 = zext_ln183_1_fu_2058_p1;
    end else if (((funct3_reg_2701 == 3'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address1 = zext_ln187_fu_2049_p1;
    end else if (((funct3_reg_2701 == 3'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address1 = zext_ln194_fu_2035_p1;
    end else if (((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address1 = zext_ln200_1_fu_2026_p1;
    end else if (((funct3_reg_2701 == 3'd6) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address1 = zext_ln203_1_fu_2016_p1;
    end else if (((funct3_reg_2701 == 3'd7) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_address1 = zext_ln206_1_fu_2006_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_address1 = zext_ln210_2_fu_1996_p1;
    end else if (((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln120_fu_1965_p1;
    end else if (((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln127_fu_1935_p1;
    end else if (((funct3_reg_2701 == 3'd2) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln131_2_fu_1905_p1;
    end else if (((funct3_reg_2701 == 3'd4) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln137_1_fu_1901_p1;
    end else if (((funct3_reg_2701 == 3'd5) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_address1 = zext_ln144_1_fu_1871_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_address1 = zext_ln318_2_fu_1725_p1;
    end else if (((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_address1 = zext_ln242_2_fu_1714_p1;
    end else if (((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_address1 = zext_ln246_2_fu_1703_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln256_2_fu_1692_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_address1 = zext_ln265_fu_1668_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_address1 = zext_ln277_fu_1659_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_address1 = zext_ln288_2_fu_1655_p1;
    end else if (((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_address1 = zext_ln297_2_fu_1644_p1;
    end else if (((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_address1 = zext_ln300_2_fu_1625_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_address1 = zext_ln310_2_fu_1606_p1;
    end else if (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln73_fu_1540_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln79_fu_1530_p1;
    end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln85_fu_1520_p1;
    end else if (((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln91_fu_1510_p1;
    end else if (((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln97_fu_1500_p1;
    end else if (((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln103_fu_1490_p1;
    end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln172_1_fu_1438_p1;
    end else if (((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address1 = zext_ln318_fu_1366_p1;
    end else if (((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln242_fu_1344_p1;
    end else if (((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln246_fu_1334_p1;
    end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address1 = zext_ln256_1_fu_1329_p1;
    end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address1 = zext_ln264_fu_1308_p1;
    end else if (((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address1 = zext_ln276_fu_1292_p1;
    end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address1 = zext_ln288_fu_1276_p1;
    end else if (((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln297_1_fu_1259_p1;
    end else if (((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_address1 = zext_ln300_fu_1244_p1;
    end else if (((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1))) begin
        xreg_address1 = zext_ln310_fu_1234_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state19) | ((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) 
    | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state14)) | ((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state14)) | ((o_pcode_fu_991_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) 
    | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 
    == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_reg_2701 == 3'd3) & (1'b1 == ap_CS_fsm_state13)) | ((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct7_reg_2705 == 7'd32) 
    & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_2701 == 3'd6) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd7) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd2) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd2) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd4) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd5) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd1) & (1'b1 == ap_CS_fsm_state16)) | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == 
    ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)) | ((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd0) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct7_fu_1005_p4 == 7'd32) & (funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 
    7'd99) & (1'b1 == ap_CS_fsm_state2)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln209_fu_1204_p2 == 1'd1)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_d0 = lshr_ln219_fu_2079_p2;
    end else if (((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state14))) begin
        xreg_d0 = ashr_ln222_fu_2065_p2;
    end else if (((o_pcode_fu_991_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = imm_U_fu_1195_p3;
    end else if (((o_pcode_fu_991_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2))) begin
        xreg_d0 = add_ln58_fu_1577_p2;
    end else if ((((o_pcode_fu_991_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_d0 = grp_fu_929_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d1 = grp_fu_947_p2;
    end else if (((funct3_reg_2701 == 3'd2) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d1 = zext_ln186_1_fu_2053_p1;
    end else if (((funct3_reg_2701 == 3'd3) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d1 = zext_ln193_1_fu_2039_p1;
    end else if (((funct3_reg_2701 == 3'd4) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d1 = xor_ln200_fu_2020_p2;
    end else if (((funct3_reg_2701 == 3'd6) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d1 = or_ln203_fu_2010_p2;
    end else if (((funct3_reg_2701 == 3'd7) & (1'b1 == ap_CS_fsm_state13))) begin
        xreg_d1 = and_ln206_fu_2000_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        xreg_d1 = shl_ln210_fu_1989_p2;
    end else if (((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln120_fu_1960_p1;
    end else if (((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = sext_ln127_fu_1930_p1;
    end else if (((funct3_reg_2701 == 3'd2) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = memory_q0;
    end else if (((funct3_reg_2701 == 3'd4) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln137_fu_1896_p1;
    end else if (((funct3_reg_2701 == 3'd5) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11))) begin
        xreg_d1 = zext_ln144_fu_1866_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        xreg_d1 = and_ln318_fu_1718_p2;
    end else if (((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_d1 = add_ln242_fu_1707_p2;
    end else if (((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state9))) begin
        xreg_d1 = sub_ln246_fu_1696_p2;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = shl_ln256_fu_1685_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        xreg_d1 = zext_ln264_2_fu_1672_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        xreg_d1 = zext_ln276_2_fu_1663_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        xreg_d1 = xor_ln288_fu_1648_p2;
    end else if (((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_d1 = lshr_ln297_fu_1637_p2;
    end else if (((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state4))) begin
        xreg_d1 = ashr_ln300_fu_1618_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        xreg_d1 = or_ln310_fu_1599_p2;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | ((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state14)) | ((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state14)) | ((o_pcode_fu_991_p1 == 7'd55) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd23) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd111) & (1'b1 == ap_CS_fsm_state2)) | ((o_pcode_fu_991_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2)))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((funct3_reg_2701 == 3'd3) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln209_reg_2797 == 1'd1)) | ((1'b1 == ap_CS_fsm_state10) & (icmp_ln209_reg_2797 == 1'd1)) | ((1'b1 == ap_CS_fsm_state8) & (icmp_ln209_reg_2797 == 1'd1)) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln209_reg_2797 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln209_reg_2797 == 1'd1)) | ((1'b1 == ap_CS_fsm_state5) & (icmp_ln209_reg_2797 == 1'd1)) | ((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2705 == 7'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state9)) | ((funct7_reg_2705 == 7'd32) & (1'b1 == ap_CS_fsm_state4)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln209_reg_2797 == 1'd1)) | ((funct3_reg_2701 == 3'd6) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd7) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd2) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd2) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 
    == 3'd4) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd4) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd5) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_2701 == 3'd0) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)) | ((funct3_reg_2701 == 3'd1) & (o_pcode_reg_2697 == 7'd3) & (1'b1 == ap_CS_fsm_state11)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_995_p4 == 3'd2) & ~(funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if ((~(funct3_fu_995_p4 == 3'd7) & ~(funct3_fu_995_p4 == 3'd3) & ~(funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd35)) | ((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if ((~(funct3_fu_995_p4 == 3'd1) & ~(funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd19) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if (((funct3_fu_995_p4 == 3'd0) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_fu_995_p4 == 3'd1) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd51) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((((((((((((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd35)) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd35))) | ((funct3_fu_995_p4 == 3'd5) & (o_pcode_fu_991_p1 == 7'd35))) | ((funct3_fu_995_p4 == 3'd4) & (o_pcode_fu_991_p1 == 7'd35))) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd35))) | ((funct3_fu_995_p4 == 3'd7) & (o_pcode_fu_991_p1 == 7'd3))) | ((funct3_fu_995_p4 == 3'd6) & (o_pcode_fu_991_p1 == 7'd3))) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd3))) | ((funct3_fu_995_p4 == 3'd3) & (o_pcode_fu_991_p1 == 7'd99))) | ((funct3_fu_995_p4 == 3'd2) & (o_pcode_fu_991_p1 == 7'd99))) | (~(o_pcode_fu_991_p1 == 7'd3) & ~(o_pcode_fu_991_p1 == 7'd103) & ~(o_pcode_fu_991_p1 == 7'd99) & ~(o_pcode_fu_991_p1 == 7'd35) & ~(o_pcode_fu_991_p1 == 7'd19) & ~(o_pcode_fu_991_p1 == 7'd51))))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln117_1_fu_2623_p2 = (trunc_ln117_2_fu_2614_p1 + reg_968);

assign add_ln124_1_fu_2589_p2 = (trunc_ln124_2_fu_2580_p1 + reg_968);

assign add_ln131_1_fu_2518_p2 = ($signed(trunc_ln131_fu_2508_p1) + $signed(sext_ln37_1_reg_2724));

assign add_ln131_fu_2512_p2 = ($signed(zext_ln131_1_fu_2501_p1) + $signed(sext_ln131_fu_2505_p1));

assign add_ln134_1_fu_2480_p2 = (trunc_ln134_2_fu_2471_p1 + reg_968);

assign add_ln141_1_fu_2446_p2 = (trunc_ln141_2_fu_2437_p1 + reg_968);

assign add_ln156_1_fu_2334_p2 = (trunc_ln156_4_fu_2315_p1 + trunc_ln156_3_fu_2312_p1);

assign add_ln156_2_fu_2319_p2 = (trunc_ln156_fu_2301_p1 + imm_S_cast_reg_2791);

assign add_ln156_fu_2324_p2 = ($signed(zext_ln156_1_fu_2305_p1) + $signed(sext_ln156_fu_2309_p1));

assign add_ln164_1_fu_2202_p2 = (trunc_ln164_4_fu_2183_p1 + trunc_ln164_3_fu_2180_p1);

assign add_ln164_2_fu_2187_p2 = (trunc_ln164_fu_2169_p1 + imm_S_cast_reg_2791);

assign add_ln164_fu_2192_p2 = ($signed(zext_ln164_1_fu_2173_p1) + $signed(sext_ln164_fu_2177_p1));

assign add_ln172_1_fu_2110_p2 = (trunc_ln172_1_fu_2100_p1 + trunc_ln172_fu_2097_p1);

assign add_ln172_fu_2104_p2 = ($signed(zext_ln172_2_fu_2090_p1) + $signed(sext_ln172_fu_2094_p1));

assign add_ln242_fu_1707_p2 = (xreg_q0 + xreg_q1);

assign add_ln58_fu_1577_p2 = (p_pc_load_reg_2684 + imm_U_fu_1195_p3);

assign add_ln62_fu_1566_p2 = ($signed(p_pc_load_reg_2684) + $signed(sext_ln45_fu_1159_p1));

assign and_ln159_fu_1810_p2 = (xor_ln159_fu_1804_p2 & memory_q0);

assign and_ln167_fu_1752_p2 = (xor_ln167_fu_1746_p2 & memory_q0);

assign and_ln206_fu_2000_p2 = (xreg_q0 & sext_ln37_reg_2714);

assign and_ln318_fu_1718_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln222_fu_2065_p2 = $signed(xreg_q0) >>> zext_ln222_1_fu_2062_p1;

assign ashr_ln300_fu_1618_p2 = $signed(xreg_q1) >>> zext_ln300_3_fu_1614_p1;

assign error = p_error;

assign funct12_fu_1015_p4 = {{memory_q0[31:20]}};

assign funct3_fu_995_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1005_p4 = {{memory_q0[31:25]}};

assign grp_fu_929_p2 = (p_pc_load_reg_2684 + 32'd4);

assign grp_fu_935_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_941_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_947_p2 = ($signed(xreg_q0) + $signed(sext_ln37_reg_2714));

assign grp_fu_953_p2 = ($signed(xreg_q0) + $signed(imm_S_reg_2780));

assign grp_fu_958_p2 = ($signed(p_pc_load_reg_2684) + $signed(sext_ln41_reg_2775));

assign grp_fu_962_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign icmp_ln186_fu_2044_p2 = (($signed(xreg_q0) < $signed(sext_ln37_reg_2714)) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_2030_p2 = ((xreg_q0 < sext_ln37_reg_2714) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1204_p2 = ((funct7_fu_1005_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_1210_p2 = ((funct12_fu_1015_p4 == 12'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1099_p6 = {{{{{tmp_3_fu_1091_p3}, {tmp_2_fu_1083_p3}}, {tmp_1_fu_1073_p4}}, {tmp_fu_1063_p4}}, {1'd0}};

assign imm_J_fu_1145_p6 = {{{{{tmp_3_fu_1091_p3}, {tmp_6_fu_1135_p4}}, {tmp_5_fu_1127_p3}}, {tmp_4_fu_1117_p4}}, {1'd0}};

assign imm_S_fu_1163_p5 = {{sext_ln37_fu_1025_p1[31:5]}, {rd_fu_1053_p4}};

assign imm_U_fu_1195_p3 = {{tmp_8_fu_1185_p4}, {12'd0}};

assign lshr_ln119_fu_1950_p2 = memory_q0 >> zext_ln119_fu_1946_p1;

assign lshr_ln126_fu_1920_p2 = memory_q0 >> zext_ln126_fu_1916_p1;

assign lshr_ln136_fu_1886_p2 = memory_q0 >> zext_ln136_fu_1882_p1;

assign lshr_ln143_fu_1856_p2 = memory_q0 >> zext_ln143_fu_1852_p1;

assign lshr_ln1_fu_2629_p4 = {{pos_fu_2618_p2[18:2]}};

assign lshr_ln219_fu_2079_p2 = xreg_q0 >> zext_ln219_1_fu_2076_p1;

assign lshr_ln297_fu_1637_p2 = xreg_q0 >> zext_ln297_3_fu_1633_p1;

assign lshr_ln2_fu_2595_p4 = {{pos_1_fu_2584_p2[18:2]}};

assign lshr_ln3_fu_2486_p4 = {{pos_2_fu_2475_p2[18:2]}};

assign lshr_ln4_fu_2452_p4 = {{pos_3_fu_2441_p2[18:2]}};

assign lshr_ln_fu_976_p4 = {{p_pc[18:2]}};

assign mask_1_fu_1740_p2 = 32'd65535 << sext_ln165_fu_1736_p1;

assign mask_fu_1798_p2 = 32'd255 << sext_ln157_fu_1794_p1;

assign o_pcode_fu_991_p1 = memory_q0[6:0];

assign offset_1_fu_1729_p3 = {{select_ln165_reg_3054}, {3'd0}};

assign offset_fu_1787_p3 = {{select_ln157_reg_3069}, {3'd0}};

assign or_ln159_fu_1838_p2 = (trunc_ln160_1_fu_1834_p1 | and_ln159_fu_1810_p2);

assign or_ln167_fu_1780_p2 = (trunc_ln168_1_fu_1776_p1 | and_ln167_fu_1752_p2);

assign or_ln203_fu_2010_p2 = (xreg_q0 | sext_ln37_reg_2714);

assign or_ln310_fu_1599_p2 = (xreg_q1 | xreg_q0);

assign p_and_t3_fu_2262_p3 = {{1'd0}, {sub_ln165_fu_2256_p2}};

assign p_and_t_fu_2394_p3 = {{1'd0}, {sub_ln157_fu_2388_p2}};

assign pos_1_fu_2584_p2 = ($signed(trunc_ln124_fu_2576_p1) + $signed(sext_ln37_1_reg_2724));

assign pos_2_fu_2475_p2 = ($signed(trunc_ln134_fu_2467_p1) + $signed(sext_ln37_1_reg_2724));

assign pos_3_fu_2441_p2 = ($signed(trunc_ln141_fu_2433_p1) + $signed(sext_ln37_1_reg_2724));

assign pos_4_fu_2380_p3 = ((tmp_9_fu_2340_p3[0:0] == 1'b1) ? sub_ln156_1_fu_2364_p2 : trunc_ln156_2_fu_2370_p4);

assign pos_5_fu_2248_p3 = ((tmp_10_fu_2208_p3[0:0] == 1'b1) ? sub_ln164_1_fu_2232_p2 : trunc_ln164_2_fu_2238_p4);

assign pos_fu_2618_p2 = ($signed(trunc_ln117_fu_2610_p1) + $signed(sext_ln37_1_reg_2724));

assign rd_fu_1053_p4 = {{memory_q0[11:7]}};

assign result_1_fu_1926_p1 = lshr_ln126_fu_1920_p2[15:0];

assign result_2_fu_1892_p1 = lshr_ln136_fu_1886_p2[7:0];

assign result_3_fu_1862_p1 = lshr_ln143_fu_1856_p2[15:0];

assign result_fu_1956_p1 = lshr_ln119_fu_1950_p2[7:0];

assign rs1_fu_1033_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1043_p4 = {{memory_q0[24:20]}};

assign select_ln131_fu_2563_p3 = ((tmp_7_fu_2523_p3[0:0] == 1'b1) ? sub_ln131_1_fu_2547_p2 : trunc_ln131_3_fu_2553_p4);

assign select_ln157_fu_2416_p3 = ((tmp_9_fu_2340_p3[0:0] == 1'b1) ? sub_ln157_1_fu_2402_p2 : tmp_s_fu_2408_p3);

assign select_ln165_fu_2284_p3 = ((tmp_10_fu_2208_p3[0:0] == 1'b1) ? sub_ln165_1_fu_2270_p2 : tmp_11_fu_2276_p3);

assign select_ln172_fu_2156_p3 = ((tmp_12_fu_2116_p3[0:0] == 1'b1) ? sub_ln172_1_fu_2140_p2 : trunc_ln172_4_fu_2146_p4);

assign sext_ln120_fu_1960_p1 = $signed(result_fu_1956_p1);

assign sext_ln127_fu_1930_p1 = $signed(result_1_fu_1926_p1);

assign sext_ln131_fu_2505_p1 = funct12_reg_2709;

assign sext_ln156_fu_2309_p1 = imm_S_reg_2780;

assign sext_ln157_fu_1794_p1 = $signed(offset_fu_1787_p3);

assign sext_ln164_fu_2177_p1 = imm_S_reg_2780;

assign sext_ln165_fu_1736_p1 = $signed(offset_1_fu_1729_p3);

assign sext_ln172_fu_2094_p1 = imm_S_reg_2780;

assign sext_ln37_1_fu_1029_p1 = funct12_fu_1015_p4;

assign sext_ln37_fu_1025_p1 = funct12_fu_1015_p4;

assign sext_ln41_fu_1113_p1 = $signed(imm_B_fu_1099_p6);

assign sext_ln45_fu_1159_p1 = $signed(imm_J_fu_1145_p6);

assign shl_ln160_fu_1828_p2 = zext_ln160_1_fu_1820_p1 << zext_ln160_2_fu_1824_p1;

assign shl_ln168_fu_1770_p2 = zext_ln168_1_fu_1762_p1 << zext_ln168_2_fu_1766_p1;

assign shl_ln1_fu_1909_p3 = {{add_ln124_1_reg_3109}, {3'd0}};

assign shl_ln210_fu_1989_p2 = xreg_q0 << zext_ln210_1_fu_1986_p1;

assign shl_ln256_fu_1685_p2 = xreg_q0 << zext_ln256_3_fu_1681_p1;

assign shl_ln2_fu_1875_p3 = {{add_ln134_1_reg_3094}, {3'd0}};

assign shl_ln3_fu_1845_p3 = {{add_ln141_1_reg_3084}, {3'd0}};

assign shl_ln_fu_1939_p3 = {{add_ln117_1_reg_3119}, {3'd0}};

assign sub_ln131_1_fu_2547_p2 = (17'd0 - trunc_ln131_2_fu_2537_p4);

assign sub_ln131_fu_2531_p2 = (19'd0 - add_ln131_1_fu_2518_p2);

assign sub_ln156_1_fu_2364_p2 = (17'd0 - trunc_ln156_1_fu_2354_p4);

assign sub_ln156_fu_2348_p2 = (19'd0 - add_ln156_1_fu_2334_p2);

assign sub_ln157_1_fu_2402_p2 = (3'd0 - p_and_t_fu_2394_p3);

assign sub_ln157_fu_2388_p2 = (2'd0 - trunc_ln156_5_fu_2330_p1);

assign sub_ln164_1_fu_2232_p2 = (17'd0 - trunc_ln164_1_fu_2222_p4);

assign sub_ln164_fu_2216_p2 = (19'd0 - add_ln164_1_fu_2202_p2);

assign sub_ln165_1_fu_2270_p2 = (3'd0 - p_and_t3_fu_2262_p3);

assign sub_ln165_fu_2256_p2 = (2'd0 - trunc_ln164_5_fu_2198_p1);

assign sub_ln172_1_fu_2140_p2 = (17'd0 - trunc_ln172_3_fu_2130_p4);

assign sub_ln172_fu_2124_p2 = (19'd0 - add_ln172_1_fu_2110_p2);

assign sub_ln246_fu_1696_p2 = (xreg_q1 - xreg_q0);

assign tmp_10_fu_2208_p3 = add_ln164_fu_2192_p2[32'd33];

assign tmp_11_fu_2276_p3 = {{1'd0}, {add_ln164_2_fu_2187_p2}};

assign tmp_12_fu_2116_p3 = add_ln172_fu_2104_p2[32'd33];

assign tmp_1_fu_1073_p4 = {{memory_q0[30:25]}};

assign tmp_2_fu_1083_p3 = memory_q0[32'd7];

assign tmp_3_fu_1091_p3 = memory_q0[32'd31];

assign tmp_4_fu_1117_p4 = {{memory_q0[30:21]}};

assign tmp_5_fu_1127_p3 = memory_q0[32'd20];

assign tmp_6_fu_1135_p4 = {{memory_q0[19:12]}};

assign tmp_7_fu_2523_p3 = add_ln131_fu_2512_p2[32'd33];

assign tmp_8_fu_1185_p4 = {{memory_q0[31:12]}};

assign tmp_9_fu_2340_p3 = add_ln156_fu_2324_p2[32'd33];

assign tmp_fu_1063_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_2408_p3 = {{1'd0}, {add_ln156_2_fu_2319_p2}};

assign trunc_ln117_2_fu_2614_p1 = xreg_q0[1:0];

assign trunc_ln117_fu_2610_p1 = xreg_q0[18:0];

assign trunc_ln124_2_fu_2580_p1 = xreg_q0[1:0];

assign trunc_ln124_fu_2576_p1 = xreg_q0[18:0];

assign trunc_ln131_2_fu_2537_p4 = {{sub_ln131_fu_2531_p2[18:2]}};

assign trunc_ln131_3_fu_2553_p4 = {{add_ln131_1_fu_2518_p2[18:2]}};

assign trunc_ln131_fu_2508_p1 = xreg_q0[18:0];

assign trunc_ln134_2_fu_2471_p1 = xreg_q0[1:0];

assign trunc_ln134_fu_2467_p1 = xreg_q0[18:0];

assign trunc_ln141_2_fu_2437_p1 = xreg_q0[1:0];

assign trunc_ln141_fu_2433_p1 = xreg_q0[18:0];

assign trunc_ln156_1_fu_2354_p4 = {{sub_ln156_fu_2348_p2[18:2]}};

assign trunc_ln156_2_fu_2370_p4 = {{add_ln156_1_fu_2334_p2[18:2]}};

assign trunc_ln156_3_fu_2312_p1 = imm_S_reg_2780[18:0];

assign trunc_ln156_4_fu_2315_p1 = xreg_q0[18:0];

assign trunc_ln156_5_fu_2330_p1 = grp_fu_953_p2[1:0];

assign trunc_ln156_fu_2301_p1 = xreg_q0[1:0];

assign trunc_ln160_1_fu_1834_p1 = shl_ln160_fu_1828_p2[31:0];

assign trunc_ln160_fu_1816_p1 = xreg_q1[7:0];

assign trunc_ln164_1_fu_2222_p4 = {{sub_ln164_fu_2216_p2[18:2]}};

assign trunc_ln164_2_fu_2238_p4 = {{add_ln164_1_fu_2202_p2[18:2]}};

assign trunc_ln164_3_fu_2180_p1 = imm_S_reg_2780[18:0];

assign trunc_ln164_4_fu_2183_p1 = xreg_q0[18:0];

assign trunc_ln164_5_fu_2198_p1 = grp_fu_953_p2[1:0];

assign trunc_ln164_fu_2169_p1 = xreg_q0[1:0];

assign trunc_ln168_1_fu_1776_p1 = shl_ln168_fu_1770_p2[31:0];

assign trunc_ln168_fu_1758_p1 = xreg_q1[15:0];

assign trunc_ln172_1_fu_2100_p1 = xreg_q1[18:0];

assign trunc_ln172_3_fu_2130_p4 = {{sub_ln172_fu_2124_p2[18:2]}};

assign trunc_ln172_4_fu_2146_p4 = {{add_ln172_1_fu_2110_p2[18:2]}};

assign trunc_ln172_fu_2097_p1 = imm_S_reg_2780[18:0];

assign trunc_ln256_fu_1677_p1 = xreg_q1[4:0];

assign trunc_ln297_fu_1629_p1 = xreg_q1[4:0];

assign trunc_ln300_fu_1610_p1 = xreg_q0[4:0];

assign xor_ln159_fu_1804_p2 = (mask_fu_1798_p2 ^ 32'd4294967295);

assign xor_ln167_fu_1746_p2 = (mask_1_fu_1740_p2 ^ 32'd4294967295);

assign xor_ln200_fu_2020_p2 = (xreg_q0 ^ sext_ln37_reg_2714);

assign xor_ln288_fu_1648_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln103_1_fu_1495_p1 = rs2_fu_1043_p4;

assign zext_ln103_fu_1490_p1 = rs1_fu_1033_p4;

assign zext_ln117_fu_1479_p1 = rs1_fu_1033_p4;

assign zext_ln118_fu_2639_p1 = lshr_ln1_fu_2629_p4;

assign zext_ln119_fu_1946_p1 = shl_ln_fu_1939_p3;

assign zext_ln120_fu_1965_p1 = rd_reg_2747;

assign zext_ln124_fu_1474_p1 = rs1_fu_1033_p4;

assign zext_ln125_fu_2605_p1 = lshr_ln2_fu_2595_p4;

assign zext_ln126_fu_1916_p1 = shl_ln1_fu_1909_p3;

assign zext_ln127_fu_1935_p1 = rd_reg_2747;

assign zext_ln131_1_fu_2501_p1 = xreg_q0;

assign zext_ln131_2_fu_1905_p1 = rd_reg_2747;

assign zext_ln131_3_fu_2571_p1 = select_ln131_fu_2563_p3;

assign zext_ln131_fu_1469_p1 = rs1_fu_1033_p4;

assign zext_ln134_fu_1464_p1 = rs1_fu_1033_p4;

assign zext_ln135_fu_2496_p1 = lshr_ln3_fu_2486_p4;

assign zext_ln136_fu_1882_p1 = shl_ln2_fu_1875_p3;

assign zext_ln137_1_fu_1901_p1 = rd_reg_2747;

assign zext_ln137_fu_1896_p1 = result_2_fu_1892_p1;

assign zext_ln141_fu_1459_p1 = rs1_fu_1033_p4;

assign zext_ln142_fu_2462_p1 = lshr_ln4_fu_2452_p4;

assign zext_ln143_fu_1852_p1 = shl_ln3_fu_1845_p3;

assign zext_ln144_1_fu_1871_p1 = rd_reg_2747;

assign zext_ln144_fu_1866_p1 = result_3_fu_1862_p1;

assign zext_ln156_1_fu_2305_p1 = xreg_q0;

assign zext_ln156_fu_1448_p1 = rs1_fu_1033_p4;

assign zext_ln159_fu_2424_p1 = pos_4_fu_2380_p3;

assign zext_ln160_1_fu_1820_p1 = trunc_ln160_fu_1816_p1;

assign zext_ln160_2_fu_1824_p1 = $unsigned(sext_ln157_fu_1794_p1);

assign zext_ln160_fu_2429_p1 = rs2_reg_2738;

assign zext_ln164_1_fu_2173_p1 = xreg_q0;

assign zext_ln164_fu_1443_p1 = rs1_fu_1033_p4;

assign zext_ln167_fu_2292_p1 = pos_5_fu_2248_p3;

assign zext_ln168_1_fu_1762_p1 = trunc_ln168_fu_1758_p1;

assign zext_ln168_2_fu_1766_p1 = $unsigned(sext_ln165_fu_1736_p1);

assign zext_ln168_fu_2297_p1 = rs2_reg_2738;

assign zext_ln172_1_fu_1438_p1 = rs1_fu_1033_p4;

assign zext_ln172_2_fu_2090_p1 = xreg_q1;

assign zext_ln172_3_fu_2164_p1 = select_ln172_fu_2156_p3;

assign zext_ln172_fu_1433_p1 = rs2_fu_1043_p4;

assign zext_ln183_1_fu_2058_p1 = rd_reg_2747;

assign zext_ln183_fu_1412_p1 = rs1_fu_1033_p4;

assign zext_ln186_1_fu_2053_p1 = icmp_ln186_fu_2044_p2;

assign zext_ln186_fu_1407_p1 = rs1_fu_1033_p4;

assign zext_ln187_fu_2049_p1 = rd_reg_2747;

assign zext_ln193_1_fu_2039_p1 = icmp_ln193_fu_2030_p2;

assign zext_ln193_fu_1402_p1 = rs1_fu_1033_p4;

assign zext_ln194_fu_2035_p1 = rd_reg_2747;

assign zext_ln200_1_fu_2026_p1 = rd_reg_2747;

assign zext_ln200_fu_1397_p1 = rs1_fu_1033_p4;

assign zext_ln203_1_fu_2016_p1 = rd_reg_2747;

assign zext_ln203_fu_1392_p1 = rs1_fu_1033_p4;

assign zext_ln206_1_fu_2006_p1 = rd_reg_2747;

assign zext_ln206_fu_1387_p1 = rs1_fu_1033_p4;

assign zext_ln210_1_fu_1986_p1 = rs2_reg_2738;

assign zext_ln210_2_fu_1996_p1 = rd_reg_2747;

assign zext_ln210_fu_1382_p1 = rs1_fu_1033_p4;

assign zext_ln219_1_fu_2076_p1 = rs2_reg_2738;

assign zext_ln219_2_fu_2086_p1 = rd_reg_2747;

assign zext_ln219_fu_1422_p1 = rs1_fu_1033_p4;

assign zext_ln222_1_fu_2062_p1 = rs2_reg_2738;

assign zext_ln222_2_fu_2072_p1 = rd_reg_2747;

assign zext_ln222_fu_1417_p1 = rs1_fu_1033_p4;

assign zext_ln242_1_fu_1349_p1 = rs2_fu_1043_p4;

assign zext_ln242_2_fu_1714_p1 = rd_reg_2747;

assign zext_ln242_fu_1344_p1 = rs1_fu_1033_p4;

assign zext_ln246_1_fu_1339_p1 = rs2_fu_1043_p4;

assign zext_ln246_2_fu_1703_p1 = rd_reg_2747;

assign zext_ln246_fu_1334_p1 = rs1_fu_1033_p4;

assign zext_ln256_1_fu_1329_p1 = rs2_fu_1043_p4;

assign zext_ln256_2_fu_1692_p1 = rd_reg_2747;

assign zext_ln256_3_fu_1681_p1 = trunc_ln256_fu_1677_p1;

assign zext_ln256_fu_1324_p1 = rs1_fu_1033_p4;

assign zext_ln264_1_fu_1313_p1 = rs2_fu_1043_p4;

assign zext_ln264_2_fu_1672_p1 = grp_fu_941_p2;

assign zext_ln264_fu_1308_p1 = rs1_fu_1033_p4;

assign zext_ln265_fu_1668_p1 = rd_reg_2747;

assign zext_ln276_1_fu_1297_p1 = rs2_fu_1043_p4;

assign zext_ln276_2_fu_1663_p1 = grp_fu_935_p2;

assign zext_ln276_fu_1292_p1 = rs1_fu_1033_p4;

assign zext_ln277_fu_1659_p1 = rd_reg_2747;

assign zext_ln288_1_fu_1281_p1 = rs2_fu_1043_p4;

assign zext_ln288_2_fu_1655_p1 = rd_reg_2747;

assign zext_ln288_fu_1276_p1 = rs1_fu_1033_p4;

assign zext_ln297_1_fu_1259_p1 = rs2_fu_1043_p4;

assign zext_ln297_2_fu_1644_p1 = rd_reg_2747;

assign zext_ln297_3_fu_1633_p1 = trunc_ln297_fu_1629_p1;

assign zext_ln297_fu_1254_p1 = rs1_fu_1033_p4;

assign zext_ln300_1_fu_1249_p1 = rs2_fu_1043_p4;

assign zext_ln300_2_fu_1625_p1 = rd_reg_2747;

assign zext_ln300_3_fu_1614_p1 = trunc_ln300_fu_1610_p1;

assign zext_ln300_fu_1244_p1 = rs1_fu_1033_p4;

assign zext_ln310_1_fu_1239_p1 = rs2_fu_1043_p4;

assign zext_ln310_2_fu_1606_p1 = rd_reg_2747;

assign zext_ln310_fu_1234_p1 = rs1_fu_1033_p4;

assign zext_ln318_1_fu_1371_p1 = rs2_fu_1043_p4;

assign zext_ln318_2_fu_1725_p1 = rd_reg_2747;

assign zext_ln318_fu_1366_p1 = rs1_fu_1033_p4;

assign zext_ln32_fu_986_p1 = lshr_ln_fu_976_p4;

assign zext_ln55_fu_1588_p1 = rd_fu_1053_p4;

assign zext_ln58_fu_1583_p1 = rd_fu_1053_p4;

assign zext_ln61_fu_1561_p1 = rd_fu_1053_p4;

assign zext_ln66_fu_1556_p1 = rd_fu_1053_p4;

assign zext_ln67_fu_2680_p1 = rs1_reg_2733;

assign zext_ln73_1_fu_1545_p1 = rs2_fu_1043_p4;

assign zext_ln73_fu_1540_p1 = rs1_fu_1033_p4;

assign zext_ln79_1_fu_1535_p1 = rs2_fu_1043_p4;

assign zext_ln79_fu_1530_p1 = rs1_fu_1033_p4;

assign zext_ln85_1_fu_1525_p1 = rs2_fu_1043_p4;

assign zext_ln85_fu_1520_p1 = rs1_fu_1033_p4;

assign zext_ln91_1_fu_1515_p1 = rs2_fu_1043_p4;

assign zext_ln91_fu_1510_p1 = rs1_fu_1033_p4;

assign zext_ln97_1_fu_1505_p1 = rs2_fu_1043_p4;

assign zext_ln97_fu_1500_p1 = rs1_fu_1033_p4;

always @ (posedge ap_clk) begin
    sext_ln41_reg_2775[0] <= 1'b0;
end

endmodule //processor
