{"vcs1":{"timestamp_begin":1699718992.219235689, "rt":1.70, "ut":0.47, "st":0.28}}
{"vcselab":{"timestamp_begin":1699718993.993830036, "rt":1.20, "ut":0.31, "st":0.18}}
{"link":{"timestamp_begin":1699718995.275410417, "rt":0.30, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699718991.615810806}
{"VCS_COMP_START_TIME": 1699718991.615810806}
{"VCS_COMP_END_TIME": 1699718997.041147372}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331408}}
{"stitch_vcselab": {"peak_mem": 223480}}
