INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.sim/sim_1/synth/func/xsim/testbench_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sim_1/new/MIPS_temp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/MIPS_single_cycle/temp_MIPS.srcs/sim_1/new/pc_inst_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_inst_tb
