$date
	Thu Dec 21 23:21:37 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! PCout [31:0] $end
$var reg 32 " PCin [31:0] $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 32 % PCin [31:0] $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 32 & PCout [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b0 %
1$
0#
b0 "
bx !
$end
#10000
b0 !
b0 &
1#
#20000
0#
#30000
1#
#40000
0#
#50000
1#
#60000
0#
#70000
1#
#80000
0#
#90000
1#
#100000
0#
0$
#110000
b100 !
b100 &
1#
#120000
0#
b100 "
b100 %
#130000
b1000 !
b1000 &
1#
#140000
0#
b1000 "
b1000 %
#150000
b1100 !
b1100 &
1#
#160000
0#
b1100 "
b1100 %
#170000
b10000 !
b10000 &
1#
#180000
0#
1$
#190000
b0 !
b0 &
1#
#200000
0#
b100000 "
b100000 %
0$
#210000
b100100 !
b100100 &
1#
#220000
0#
b100100 "
b100100 %
#230000
b101000 !
b101000 &
1#
#240000
0#
b101000 "
b101000 %
#250000
b101100 !
b101100 &
1#
#260000
0#
