--
-- VHDL Architecture Cursor.Compteur_10Bits.struct
--
-- Created:
--          by - Julie.UNKNOWN (LAPTOP-J400VU4F)
--          at - 08:48:51 10.12.2021
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;

LIBRARY Cursor;

ARCHITECTURE struct OF Compteur_10Bits IS

    -- Architecture declarations

    -- Internal signal declarations
    SIGNAL cout            : std_ulogic;
    SIGNAL en              : std_ulogic;
    SIGNAL en1             : std_ulogic;
    SIGNAL en2             : std_ulogic;
    SIGNAL en3             : std_ulogic;
    SIGNAL en4             : std_ulogic;
    SIGNAL en5             : std_ulogic;
    SIGNAL en6             : std_ulogic;
    SIGNAL en7             : std_ulogic;
    SIGNAL en8             : std_ulogic;
    SIGNAL val_cont_10bits : unsigned(9 DOWNTO 0);


    -- Component Declarations
    COMPONENT CNT_2Bit
    PORT (
        clock : IN     std_uLogic ;
        en    : IN     std_ulogic ;
        reset : IN     std_ulogic ;
        cnt   : OUT    std_ulogic ;
        cout  : OUT    std_uLogic 
    );
    END COMPONENT;
    COMPONENT bufferUnsigned
    GENERIC (
        dataBitNb : positive := 8;
        delay     : time     := gateDelay
    );
    PORT (
        in1  : IN     unsigned (dataBitNb-1 DOWNTO 0);
        out1 : OUT    unsigned (dataBitNb-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT logic1
    PORT (
        logic_1 : OUT    std_uLogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : CNT_2Bit USE ENTITY Cursor.CNT_2Bit;
    FOR ALL : bufferUnsigned USE ENTITY gates.bufferUnsigned;
    FOR ALL : logic1 USE ENTITY gates.logic1;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    U_2 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en,
            reset => reset,
            cnt   => val_cont_10bits(0),
            cout  => cout
        );
    U_3 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => cout,
            reset => reset,
            cnt   => val_cont_10bits(1),
            cout  => en8
        );
    U_4 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en8,
            reset => reset,
            cnt   => val_cont_10bits(2),
            cout  => en7
        );
    U_5 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en7,
            reset => reset,
            cnt   => val_cont_10bits(3),
            cout  => en6
        );
    U_6 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en6,
            reset => reset,
            cnt   => val_cont_10bits(4),
            cout  => en5
        );
    U_7 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en5,
            reset => reset,
            cnt   => val_cont_10bits(5),
            cout  => en4
        );
    U_8 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en4,
            reset => reset,
            cnt   => val_cont_10bits(6),
            cout  => en3
        );
    U_9 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en3,
            reset => reset,
            cnt   => val_cont_10bits(7),
            cout  => en2
        );
    U_10 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en2,
            reset => reset,
            cnt   => val_cont_10bits(8),
            cout  => en1
        );
    U_11 : CNT_2Bit
        PORT MAP (
            clock => clock,
            en    => en1,
            reset => reset,
            cnt   => val_cont_10bits(9),
            cout  => c_out
        );
    U_0 : bufferUnsigned
        GENERIC MAP (
            dataBitNb => 10,
            delay     => gateDelay
        )
        PORT MAP (
            in1  => val_cont_10bits,
            out1 => val_cont
        );
    U_1 : logic1
        PORT MAP (
            logic_1 => en
        );

END struct;
