#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000138e9be6cf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000138e9c2aed0_0 .net "PC", 31 0, v00000138e9c24540_0;  1 drivers
v00000138e9c2b0b0_0 .var "clk", 0 0;
v00000138e9c2b290_0 .net "clkout", 0 0, L_00000138e9c2c160;  1 drivers
v00000138e9c2b650_0 .net "cycles_consumed", 31 0, v00000138e9c2ae30_0;  1 drivers
v00000138e9c2b6f0_0 .var "rst", 0 0;
S_00000138e9be7010 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000138e9be6cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000138e9bff3d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000138e9bff408 .param/l "add" 0 4 5, C4<100000>;
P_00000138e9bff440 .param/l "addi" 0 4 8, C4<001000>;
P_00000138e9bff478 .param/l "addu" 0 4 5, C4<100001>;
P_00000138e9bff4b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000138e9bff4e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000138e9bff520 .param/l "beq" 0 4 10, C4<000100>;
P_00000138e9bff558 .param/l "bne" 0 4 10, C4<000101>;
P_00000138e9bff590 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000138e9bff5c8 .param/l "j" 0 4 12, C4<000010>;
P_00000138e9bff600 .param/l "jal" 0 4 12, C4<000011>;
P_00000138e9bff638 .param/l "jr" 0 4 6, C4<001000>;
P_00000138e9bff670 .param/l "lw" 0 4 8, C4<100011>;
P_00000138e9bff6a8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000138e9bff6e0 .param/l "or_" 0 4 5, C4<100101>;
P_00000138e9bff718 .param/l "ori" 0 4 8, C4<001101>;
P_00000138e9bff750 .param/l "sgt" 0 4 6, C4<101011>;
P_00000138e9bff788 .param/l "sll" 0 4 6, C4<000000>;
P_00000138e9bff7c0 .param/l "slt" 0 4 5, C4<101010>;
P_00000138e9bff7f8 .param/l "slti" 0 4 8, C4<101010>;
P_00000138e9bff830 .param/l "srl" 0 4 6, C4<000010>;
P_00000138e9bff868 .param/l "sub" 0 4 5, C4<100010>;
P_00000138e9bff8a0 .param/l "subu" 0 4 5, C4<100011>;
P_00000138e9bff8d8 .param/l "sw" 0 4 8, C4<101011>;
P_00000138e9bff910 .param/l "xor_" 0 4 5, C4<100110>;
P_00000138e9bff948 .param/l "xori" 0 4 8, C4<001110>;
L_00000138e9c2cef0 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2c390 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2cd30 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2cc50 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2ca90 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2c9b0 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2c550 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2c8d0 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2c160 .functor OR 1, v00000138e9c2b0b0_0, v00000138e9bf3d50_0, C4<0>, C4<0>;
L_00000138e9c2ccc0 .functor OR 1, L_00000138e9cae5c0, L_00000138e9caf9c0, C4<0>, C4<0>;
L_00000138e9c2c940 .functor AND 1, L_00000138e9caf2e0, L_00000138e9caf740, C4<1>, C4<1>;
L_00000138e9c2c400 .functor NOT 1, v00000138e9c2b6f0_0, C4<0>, C4<0>, C4<0>;
L_00000138e9c2c7f0 .functor OR 1, L_00000138e9cafd80, L_00000138e9cafa60, C4<0>, C4<0>;
L_00000138e9c2c1d0 .functor OR 1, L_00000138e9c2c7f0, L_00000138e9caeca0, C4<0>, C4<0>;
L_00000138e9c2cf60 .functor OR 1, L_00000138e9cadf80, L_00000138e9cc1260, C4<0>, C4<0>;
L_00000138e9c2c470 .functor AND 1, L_00000138e9caf240, L_00000138e9c2cf60, C4<1>, C4<1>;
L_00000138e9c2c0f0 .functor OR 1, L_00000138e9cc0540, L_00000138e9cc1440, C4<0>, C4<0>;
L_00000138e9c2cb00 .functor AND 1, L_00000138e9cc0f40, L_00000138e9c2c0f0, C4<1>, C4<1>;
L_00000138e9c2ce80 .functor NOT 1, L_00000138e9c2c160, C4<0>, C4<0>, C4<0>;
v00000138e9c25120_0 .net "ALUOp", 3 0, v00000138e9bf3530_0;  1 drivers
v00000138e9c251c0_0 .net "ALUResult", 31 0, v00000138e9c24220_0;  1 drivers
v00000138e9c25580_0 .net "ALUSrc", 0 0, v00000138e9bf33f0_0;  1 drivers
v00000138e9c27b30_0 .net "ALUin2", 31 0, L_00000138e9cc0900;  1 drivers
v00000138e9c274f0_0 .net "MemReadEn", 0 0, v00000138e9bf3490_0;  1 drivers
v00000138e9c27590_0 .net "MemWriteEn", 0 0, v00000138e9bf26d0_0;  1 drivers
v00000138e9c27630_0 .net "MemtoReg", 0 0, v00000138e9bf41b0_0;  1 drivers
v00000138e9c26690_0 .net "PC", 31 0, v00000138e9c24540_0;  alias, 1 drivers
v00000138e9c273b0_0 .net "PCPlus1", 31 0, L_00000138e9cae160;  1 drivers
v00000138e9c276d0_0 .net "PCsrc", 0 0, v00000138e9c242c0_0;  1 drivers
v00000138e9c27770_0 .net "RegDst", 0 0, v00000138e9bf2e50_0;  1 drivers
v00000138e9c27d10_0 .net "RegWriteEn", 0 0, v00000138e9bf2ef0_0;  1 drivers
v00000138e9c267d0_0 .net "WriteRegister", 4 0, L_00000138e9caeac0;  1 drivers
v00000138e9c27bd0_0 .net *"_ivl_0", 0 0, L_00000138e9c2cef0;  1 drivers
L_00000138e9c61ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000138e9c26550_0 .net/2u *"_ivl_10", 4 0, L_00000138e9c61ec0;  1 drivers
L_00000138e9c622b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c27450_0 .net *"_ivl_101", 15 0, L_00000138e9c622b0;  1 drivers
v00000138e9c26ff0_0 .net *"_ivl_102", 31 0, L_00000138e9caf600;  1 drivers
L_00000138e9c622f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c27810_0 .net *"_ivl_105", 25 0, L_00000138e9c622f8;  1 drivers
L_00000138e9c62340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c26af0_0 .net/2u *"_ivl_106", 31 0, L_00000138e9c62340;  1 drivers
v00000138e9c26190_0 .net *"_ivl_108", 0 0, L_00000138e9caf2e0;  1 drivers
L_00000138e9c62388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000138e9c260f0_0 .net/2u *"_ivl_110", 5 0, L_00000138e9c62388;  1 drivers
v00000138e9c26eb0_0 .net *"_ivl_112", 0 0, L_00000138e9caf740;  1 drivers
v00000138e9c269b0_0 .net *"_ivl_115", 0 0, L_00000138e9c2c940;  1 drivers
v00000138e9c26870_0 .net *"_ivl_116", 47 0, L_00000138e9caf920;  1 drivers
L_00000138e9c623d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c27130_0 .net *"_ivl_119", 15 0, L_00000138e9c623d0;  1 drivers
L_00000138e9c61f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000138e9c26050_0 .net/2u *"_ivl_12", 5 0, L_00000138e9c61f08;  1 drivers
v00000138e9c278b0_0 .net *"_ivl_120", 47 0, L_00000138e9cae200;  1 drivers
L_00000138e9c62418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c271d0_0 .net *"_ivl_123", 15 0, L_00000138e9c62418;  1 drivers
v00000138e9c26d70_0 .net *"_ivl_125", 0 0, L_00000138e9caf6a0;  1 drivers
v00000138e9c26a50_0 .net *"_ivl_126", 31 0, L_00000138e9caee80;  1 drivers
v00000138e9c27ef0_0 .net *"_ivl_128", 47 0, L_00000138e9cae8e0;  1 drivers
v00000138e9c27a90_0 .net *"_ivl_130", 47 0, L_00000138e9cae020;  1 drivers
v00000138e9c27c70_0 .net *"_ivl_132", 47 0, L_00000138e9caed40;  1 drivers
v00000138e9c26910_0 .net *"_ivl_134", 47 0, L_00000138e9cae2a0;  1 drivers
v00000138e9c26b90_0 .net *"_ivl_14", 0 0, L_00000138e9c2b150;  1 drivers
v00000138e9c26410_0 .net *"_ivl_140", 0 0, L_00000138e9c2c400;  1 drivers
L_00000138e9c624a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c26c30_0 .net/2u *"_ivl_142", 31 0, L_00000138e9c624a8;  1 drivers
L_00000138e9c62580 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000138e9c26cd0_0 .net/2u *"_ivl_146", 5 0, L_00000138e9c62580;  1 drivers
v00000138e9c26f50_0 .net *"_ivl_148", 0 0, L_00000138e9cafd80;  1 drivers
L_00000138e9c625c8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000138e9c26230_0 .net/2u *"_ivl_150", 5 0, L_00000138e9c625c8;  1 drivers
v00000138e9c26e10_0 .net *"_ivl_152", 0 0, L_00000138e9cafa60;  1 drivers
v00000138e9c262d0_0 .net *"_ivl_155", 0 0, L_00000138e9c2c7f0;  1 drivers
L_00000138e9c62610 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000138e9c27270_0 .net/2u *"_ivl_156", 5 0, L_00000138e9c62610;  1 drivers
v00000138e9c26730_0 .net *"_ivl_158", 0 0, L_00000138e9caeca0;  1 drivers
L_00000138e9c61f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000138e9c27090_0 .net/2u *"_ivl_16", 4 0, L_00000138e9c61f50;  1 drivers
v00000138e9c27310_0 .net *"_ivl_161", 0 0, L_00000138e9c2c1d0;  1 drivers
L_00000138e9c62658 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c27950_0 .net/2u *"_ivl_162", 15 0, L_00000138e9c62658;  1 drivers
v00000138e9c279f0_0 .net *"_ivl_164", 31 0, L_00000138e9caefc0;  1 drivers
v00000138e9c265f0_0 .net *"_ivl_167", 0 0, L_00000138e9caf060;  1 drivers
v00000138e9c26370_0 .net *"_ivl_168", 15 0, L_00000138e9cafce0;  1 drivers
v00000138e9c27db0_0 .net *"_ivl_170", 31 0, L_00000138e9cadee0;  1 drivers
v00000138e9c27e50_0 .net *"_ivl_174", 31 0, L_00000138e9caf1a0;  1 drivers
L_00000138e9c626a0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c264b0_0 .net *"_ivl_177", 25 0, L_00000138e9c626a0;  1 drivers
L_00000138e9c626e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c28ba0_0 .net/2u *"_ivl_178", 31 0, L_00000138e9c626e8;  1 drivers
v00000138e9c284c0_0 .net *"_ivl_180", 0 0, L_00000138e9caf240;  1 drivers
L_00000138e9c62730 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29820_0 .net/2u *"_ivl_182", 5 0, L_00000138e9c62730;  1 drivers
v00000138e9c29be0_0 .net *"_ivl_184", 0 0, L_00000138e9cadf80;  1 drivers
L_00000138e9c62778 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000138e9c29280_0 .net/2u *"_ivl_186", 5 0, L_00000138e9c62778;  1 drivers
v00000138e9c28d80_0 .net *"_ivl_188", 0 0, L_00000138e9cc1260;  1 drivers
v00000138e9c28ce0_0 .net *"_ivl_19", 4 0, L_00000138e9c2bc90;  1 drivers
v00000138e9c28560_0 .net *"_ivl_191", 0 0, L_00000138e9c2cf60;  1 drivers
v00000138e9c28c40_0 .net *"_ivl_193", 0 0, L_00000138e9c2c470;  1 drivers
L_00000138e9c627c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000138e9c28060_0 .net/2u *"_ivl_194", 5 0, L_00000138e9c627c0;  1 drivers
v00000138e9c28740_0 .net *"_ivl_196", 0 0, L_00000138e9cc13a0;  1 drivers
L_00000138e9c62808 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000138e9c28420_0 .net/2u *"_ivl_198", 31 0, L_00000138e9c62808;  1 drivers
L_00000138e9c61e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c28e20_0 .net/2u *"_ivl_2", 5 0, L_00000138e9c61e78;  1 drivers
v00000138e9c28380_0 .net *"_ivl_20", 4 0, L_00000138e9c2b970;  1 drivers
v00000138e9c295a0_0 .net *"_ivl_200", 31 0, L_00000138e9cc1300;  1 drivers
v00000138e9c29c80_0 .net *"_ivl_204", 31 0, L_00000138e9cc1080;  1 drivers
L_00000138e9c62850 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29960_0 .net *"_ivl_207", 25 0, L_00000138e9c62850;  1 drivers
L_00000138e9c62898 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c298c0_0 .net/2u *"_ivl_208", 31 0, L_00000138e9c62898;  1 drivers
v00000138e9c29aa0_0 .net *"_ivl_210", 0 0, L_00000138e9cc0f40;  1 drivers
L_00000138e9c628e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29000_0 .net/2u *"_ivl_212", 5 0, L_00000138e9c628e0;  1 drivers
v00000138e9c29b40_0 .net *"_ivl_214", 0 0, L_00000138e9cc0540;  1 drivers
L_00000138e9c62928 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000138e9c28600_0 .net/2u *"_ivl_216", 5 0, L_00000138e9c62928;  1 drivers
v00000138e9c296e0_0 .net *"_ivl_218", 0 0, L_00000138e9cc1440;  1 drivers
v00000138e9c281a0_0 .net *"_ivl_221", 0 0, L_00000138e9c2c0f0;  1 drivers
v00000138e9c29d20_0 .net *"_ivl_223", 0 0, L_00000138e9c2cb00;  1 drivers
L_00000138e9c62970 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000138e9c290a0_0 .net/2u *"_ivl_224", 5 0, L_00000138e9c62970;  1 drivers
v00000138e9c286a0_0 .net *"_ivl_226", 0 0, L_00000138e9cc19e0;  1 drivers
v00000138e9c28ec0_0 .net *"_ivl_228", 31 0, L_00000138e9cc0680;  1 drivers
v00000138e9c29640_0 .net *"_ivl_24", 0 0, L_00000138e9c2cd30;  1 drivers
L_00000138e9c61f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29dc0_0 .net/2u *"_ivl_26", 4 0, L_00000138e9c61f98;  1 drivers
v00000138e9c287e0_0 .net *"_ivl_29", 4 0, L_00000138e9c2bab0;  1 drivers
v00000138e9c28920_0 .net *"_ivl_32", 0 0, L_00000138e9c2cc50;  1 drivers
L_00000138e9c61fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000138e9c28f60_0 .net/2u *"_ivl_34", 4 0, L_00000138e9c61fe0;  1 drivers
v00000138e9c28880_0 .net *"_ivl_37", 4 0, L_00000138e9c2a070;  1 drivers
v00000138e9c29e60_0 .net *"_ivl_40", 0 0, L_00000138e9c2ca90;  1 drivers
L_00000138e9c62028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29a00_0 .net/2u *"_ivl_42", 15 0, L_00000138e9c62028;  1 drivers
v00000138e9c29f00_0 .net *"_ivl_45", 15 0, L_00000138e9caf380;  1 drivers
v00000138e9c291e0_0 .net *"_ivl_48", 0 0, L_00000138e9c2c9b0;  1 drivers
v00000138e9c29140_0 .net *"_ivl_5", 5 0, L_00000138e9c2b790;  1 drivers
L_00000138e9c62070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c28100_0 .net/2u *"_ivl_50", 36 0, L_00000138e9c62070;  1 drivers
L_00000138e9c620b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c289c0_0 .net/2u *"_ivl_52", 31 0, L_00000138e9c620b8;  1 drivers
v00000138e9c29320_0 .net *"_ivl_55", 4 0, L_00000138e9cafba0;  1 drivers
v00000138e9c28240_0 .net *"_ivl_56", 36 0, L_00000138e9cae840;  1 drivers
v00000138e9c282e0_0 .net *"_ivl_58", 36 0, L_00000138e9caf4c0;  1 drivers
v00000138e9c28a60_0 .net *"_ivl_62", 0 0, L_00000138e9c2c550;  1 drivers
L_00000138e9c62100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c28b00_0 .net/2u *"_ivl_64", 5 0, L_00000138e9c62100;  1 drivers
v00000138e9c293c0_0 .net *"_ivl_67", 5 0, L_00000138e9cae480;  1 drivers
v00000138e9c29460_0 .net *"_ivl_70", 0 0, L_00000138e9c2c8d0;  1 drivers
L_00000138e9c62148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29500_0 .net/2u *"_ivl_72", 57 0, L_00000138e9c62148;  1 drivers
L_00000138e9c62190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c29780_0 .net/2u *"_ivl_74", 31 0, L_00000138e9c62190;  1 drivers
v00000138e9c2b830_0 .net *"_ivl_77", 25 0, L_00000138e9cae340;  1 drivers
v00000138e9c2a930_0 .net *"_ivl_78", 57 0, L_00000138e9caede0;  1 drivers
v00000138e9c2a570_0 .net *"_ivl_8", 0 0, L_00000138e9c2c390;  1 drivers
v00000138e9c2a7f0_0 .net *"_ivl_80", 57 0, L_00000138e9cae660;  1 drivers
L_00000138e9c621d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000138e9c2ba10_0 .net/2u *"_ivl_84", 31 0, L_00000138e9c621d8;  1 drivers
L_00000138e9c62220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000138e9c2b8d0_0 .net/2u *"_ivl_88", 5 0, L_00000138e9c62220;  1 drivers
v00000138e9c2b330_0 .net *"_ivl_90", 0 0, L_00000138e9cae5c0;  1 drivers
L_00000138e9c62268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000138e9c2a430_0 .net/2u *"_ivl_92", 5 0, L_00000138e9c62268;  1 drivers
v00000138e9c2bb50_0 .net *"_ivl_94", 0 0, L_00000138e9caf9c0;  1 drivers
v00000138e9c2bf10_0 .net *"_ivl_97", 0 0, L_00000138e9c2ccc0;  1 drivers
v00000138e9c2bd30_0 .net *"_ivl_98", 47 0, L_00000138e9cae520;  1 drivers
v00000138e9c2a110_0 .net "adderResult", 31 0, L_00000138e9cae3e0;  1 drivers
v00000138e9c2a6b0_0 .net "address", 31 0, L_00000138e9cafb00;  1 drivers
v00000138e9c2b3d0_0 .net "clk", 0 0, L_00000138e9c2c160;  alias, 1 drivers
v00000138e9c2ae30_0 .var "cycles_consumed", 31 0;
v00000138e9c2a1b0_0 .net "extImm", 31 0, L_00000138e9caf100;  1 drivers
v00000138e9c2a750_0 .net "funct", 5 0, L_00000138e9cae0c0;  1 drivers
v00000138e9c2b470_0 .net "hlt", 0 0, v00000138e9bf3d50_0;  1 drivers
v00000138e9c2b510_0 .net "imm", 15 0, L_00000138e9caf420;  1 drivers
v00000138e9c2a390_0 .net "immediate", 31 0, L_00000138e9cc1940;  1 drivers
v00000138e9c2bdd0_0 .net "input_clk", 0 0, v00000138e9c2b0b0_0;  1 drivers
v00000138e9c2a890_0 .net "instruction", 31 0, L_00000138e9caea20;  1 drivers
v00000138e9c2bbf0_0 .net "memoryReadData", 31 0, v00000138e9c245e0_0;  1 drivers
v00000138e9c2a610_0 .net "nextPC", 31 0, L_00000138e9cae980;  1 drivers
v00000138e9c2b5b0_0 .net "opcode", 5 0, L_00000138e9c2af70;  1 drivers
v00000138e9c2b010_0 .net "rd", 4 0, L_00000138e9c2b1f0;  1 drivers
v00000138e9c2a9d0_0 .net "readData1", 31 0, L_00000138e9c2ce10;  1 drivers
v00000138e9c2aa70_0 .net "readData1_w", 31 0, L_00000138e9cc1760;  1 drivers
v00000138e9c2a2f0_0 .net "readData2", 31 0, L_00000138e9c2c780;  1 drivers
v00000138e9c2ab10_0 .net "rs", 4 0, L_00000138e9c2be70;  1 drivers
v00000138e9c2a250_0 .net "rst", 0 0, v00000138e9c2b6f0_0;  1 drivers
v00000138e9c2abb0_0 .net "rt", 4 0, L_00000138e9cae7a0;  1 drivers
v00000138e9c2ac50_0 .net "shamt", 31 0, L_00000138e9caf560;  1 drivers
v00000138e9c2a4d0_0 .net "wire_instruction", 31 0, L_00000138e9c2ca20;  1 drivers
v00000138e9c2acf0_0 .net "writeData", 31 0, L_00000138e9cc0b80;  1 drivers
v00000138e9c2ad90_0 .net "zero", 0 0, L_00000138e9cc0720;  1 drivers
L_00000138e9c2b790 .part L_00000138e9caea20, 26, 6;
L_00000138e9c2af70 .functor MUXZ 6, L_00000138e9c2b790, L_00000138e9c61e78, L_00000138e9c2cef0, C4<>;
L_00000138e9c2b150 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c61f08;
L_00000138e9c2bc90 .part L_00000138e9caea20, 11, 5;
L_00000138e9c2b970 .functor MUXZ 5, L_00000138e9c2bc90, L_00000138e9c61f50, L_00000138e9c2b150, C4<>;
L_00000138e9c2b1f0 .functor MUXZ 5, L_00000138e9c2b970, L_00000138e9c61ec0, L_00000138e9c2c390, C4<>;
L_00000138e9c2bab0 .part L_00000138e9caea20, 21, 5;
L_00000138e9c2be70 .functor MUXZ 5, L_00000138e9c2bab0, L_00000138e9c61f98, L_00000138e9c2cd30, C4<>;
L_00000138e9c2a070 .part L_00000138e9caea20, 16, 5;
L_00000138e9cae7a0 .functor MUXZ 5, L_00000138e9c2a070, L_00000138e9c61fe0, L_00000138e9c2cc50, C4<>;
L_00000138e9caf380 .part L_00000138e9caea20, 0, 16;
L_00000138e9caf420 .functor MUXZ 16, L_00000138e9caf380, L_00000138e9c62028, L_00000138e9c2ca90, C4<>;
L_00000138e9cafba0 .part L_00000138e9caea20, 6, 5;
L_00000138e9cae840 .concat [ 5 32 0 0], L_00000138e9cafba0, L_00000138e9c620b8;
L_00000138e9caf4c0 .functor MUXZ 37, L_00000138e9cae840, L_00000138e9c62070, L_00000138e9c2c9b0, C4<>;
L_00000138e9caf560 .part L_00000138e9caf4c0, 0, 32;
L_00000138e9cae480 .part L_00000138e9caea20, 0, 6;
L_00000138e9cae0c0 .functor MUXZ 6, L_00000138e9cae480, L_00000138e9c62100, L_00000138e9c2c550, C4<>;
L_00000138e9cae340 .part L_00000138e9caea20, 0, 26;
L_00000138e9caede0 .concat [ 26 32 0 0], L_00000138e9cae340, L_00000138e9c62190;
L_00000138e9cae660 .functor MUXZ 58, L_00000138e9caede0, L_00000138e9c62148, L_00000138e9c2c8d0, C4<>;
L_00000138e9cafb00 .part L_00000138e9cae660, 0, 32;
L_00000138e9cae160 .arith/sum 32, v00000138e9c24540_0, L_00000138e9c621d8;
L_00000138e9cae5c0 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c62220;
L_00000138e9caf9c0 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c62268;
L_00000138e9cae520 .concat [ 32 16 0 0], L_00000138e9cafb00, L_00000138e9c622b0;
L_00000138e9caf600 .concat [ 6 26 0 0], L_00000138e9c2af70, L_00000138e9c622f8;
L_00000138e9caf2e0 .cmp/eq 32, L_00000138e9caf600, L_00000138e9c62340;
L_00000138e9caf740 .cmp/eq 6, L_00000138e9cae0c0, L_00000138e9c62388;
L_00000138e9caf920 .concat [ 32 16 0 0], L_00000138e9c2ce10, L_00000138e9c623d0;
L_00000138e9cae200 .concat [ 32 16 0 0], v00000138e9c24540_0, L_00000138e9c62418;
L_00000138e9caf6a0 .part L_00000138e9caf420, 15, 1;
LS_00000138e9caee80_0_0 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_4 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_8 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_12 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_16 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_20 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_24 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_0_28 .concat [ 1 1 1 1], L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0, L_00000138e9caf6a0;
LS_00000138e9caee80_1_0 .concat [ 4 4 4 4], LS_00000138e9caee80_0_0, LS_00000138e9caee80_0_4, LS_00000138e9caee80_0_8, LS_00000138e9caee80_0_12;
LS_00000138e9caee80_1_4 .concat [ 4 4 4 4], LS_00000138e9caee80_0_16, LS_00000138e9caee80_0_20, LS_00000138e9caee80_0_24, LS_00000138e9caee80_0_28;
L_00000138e9caee80 .concat [ 16 16 0 0], LS_00000138e9caee80_1_0, LS_00000138e9caee80_1_4;
L_00000138e9cae8e0 .concat [ 16 32 0 0], L_00000138e9caf420, L_00000138e9caee80;
L_00000138e9cae020 .arith/sum 48, L_00000138e9cae200, L_00000138e9cae8e0;
L_00000138e9caed40 .functor MUXZ 48, L_00000138e9cae020, L_00000138e9caf920, L_00000138e9c2c940, C4<>;
L_00000138e9cae2a0 .functor MUXZ 48, L_00000138e9caed40, L_00000138e9cae520, L_00000138e9c2ccc0, C4<>;
L_00000138e9cae3e0 .part L_00000138e9cae2a0, 0, 32;
L_00000138e9cae980 .functor MUXZ 32, L_00000138e9cae160, L_00000138e9cae3e0, v00000138e9c242c0_0, C4<>;
L_00000138e9caea20 .functor MUXZ 32, L_00000138e9c2ca20, L_00000138e9c624a8, L_00000138e9c2c400, C4<>;
L_00000138e9cafd80 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c62580;
L_00000138e9cafa60 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c625c8;
L_00000138e9caeca0 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c62610;
L_00000138e9caefc0 .concat [ 16 16 0 0], L_00000138e9caf420, L_00000138e9c62658;
L_00000138e9caf060 .part L_00000138e9caf420, 15, 1;
LS_00000138e9cafce0_0_0 .concat [ 1 1 1 1], L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060;
LS_00000138e9cafce0_0_4 .concat [ 1 1 1 1], L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060;
LS_00000138e9cafce0_0_8 .concat [ 1 1 1 1], L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060;
LS_00000138e9cafce0_0_12 .concat [ 1 1 1 1], L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060, L_00000138e9caf060;
L_00000138e9cafce0 .concat [ 4 4 4 4], LS_00000138e9cafce0_0_0, LS_00000138e9cafce0_0_4, LS_00000138e9cafce0_0_8, LS_00000138e9cafce0_0_12;
L_00000138e9cadee0 .concat [ 16 16 0 0], L_00000138e9caf420, L_00000138e9cafce0;
L_00000138e9caf100 .functor MUXZ 32, L_00000138e9cadee0, L_00000138e9caefc0, L_00000138e9c2c1d0, C4<>;
L_00000138e9caf1a0 .concat [ 6 26 0 0], L_00000138e9c2af70, L_00000138e9c626a0;
L_00000138e9caf240 .cmp/eq 32, L_00000138e9caf1a0, L_00000138e9c626e8;
L_00000138e9cadf80 .cmp/eq 6, L_00000138e9cae0c0, L_00000138e9c62730;
L_00000138e9cc1260 .cmp/eq 6, L_00000138e9cae0c0, L_00000138e9c62778;
L_00000138e9cc13a0 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c627c0;
L_00000138e9cc1300 .functor MUXZ 32, L_00000138e9caf100, L_00000138e9c62808, L_00000138e9cc13a0, C4<>;
L_00000138e9cc1940 .functor MUXZ 32, L_00000138e9cc1300, L_00000138e9caf560, L_00000138e9c2c470, C4<>;
L_00000138e9cc1080 .concat [ 6 26 0 0], L_00000138e9c2af70, L_00000138e9c62850;
L_00000138e9cc0f40 .cmp/eq 32, L_00000138e9cc1080, L_00000138e9c62898;
L_00000138e9cc0540 .cmp/eq 6, L_00000138e9cae0c0, L_00000138e9c628e0;
L_00000138e9cc1440 .cmp/eq 6, L_00000138e9cae0c0, L_00000138e9c62928;
L_00000138e9cc19e0 .cmp/eq 6, L_00000138e9c2af70, L_00000138e9c62970;
L_00000138e9cc0680 .functor MUXZ 32, L_00000138e9c2ce10, v00000138e9c24540_0, L_00000138e9cc19e0, C4<>;
L_00000138e9cc1760 .functor MUXZ 32, L_00000138e9cc0680, L_00000138e9c2c780, L_00000138e9c2cb00, C4<>;
S_00000138e9be71a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000138e9beae50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000138e9c2c240 .functor NOT 1, v00000138e9bf33f0_0, C4<0>, C4<0>, C4<0>;
v00000138e9bf2db0_0 .net *"_ivl_0", 0 0, L_00000138e9c2c240;  1 drivers
v00000138e9bf2b30_0 .net "in1", 31 0, L_00000138e9c2c780;  alias, 1 drivers
v00000138e9bf3710_0 .net "in2", 31 0, L_00000138e9cc1940;  alias, 1 drivers
v00000138e9bf3cb0_0 .net "out", 31 0, L_00000138e9cc0900;  alias, 1 drivers
v00000138e9bf2a90_0 .net "s", 0 0, v00000138e9bf33f0_0;  alias, 1 drivers
L_00000138e9cc0900 .functor MUXZ 32, L_00000138e9cc1940, L_00000138e9c2c780, L_00000138e9c2c240, C4<>;
S_00000138e9ab69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000138e9c21a20 .param/l "RType" 0 4 2, C4<000000>;
P_00000138e9c21a58 .param/l "add" 0 4 5, C4<100000>;
P_00000138e9c21a90 .param/l "addi" 0 4 8, C4<001000>;
P_00000138e9c21ac8 .param/l "addu" 0 4 5, C4<100001>;
P_00000138e9c21b00 .param/l "and_" 0 4 5, C4<100100>;
P_00000138e9c21b38 .param/l "andi" 0 4 8, C4<001100>;
P_00000138e9c21b70 .param/l "beq" 0 4 10, C4<000100>;
P_00000138e9c21ba8 .param/l "bne" 0 4 10, C4<000101>;
P_00000138e9c21be0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000138e9c21c18 .param/l "j" 0 4 12, C4<000010>;
P_00000138e9c21c50 .param/l "jal" 0 4 12, C4<000011>;
P_00000138e9c21c88 .param/l "jr" 0 4 6, C4<001000>;
P_00000138e9c21cc0 .param/l "lw" 0 4 8, C4<100011>;
P_00000138e9c21cf8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000138e9c21d30 .param/l "or_" 0 4 5, C4<100101>;
P_00000138e9c21d68 .param/l "ori" 0 4 8, C4<001101>;
P_00000138e9c21da0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000138e9c21dd8 .param/l "sll" 0 4 6, C4<000000>;
P_00000138e9c21e10 .param/l "slt" 0 4 5, C4<101010>;
P_00000138e9c21e48 .param/l "slti" 0 4 8, C4<101010>;
P_00000138e9c21e80 .param/l "srl" 0 4 6, C4<000010>;
P_00000138e9c21eb8 .param/l "sub" 0 4 5, C4<100010>;
P_00000138e9c21ef0 .param/l "subu" 0 4 5, C4<100011>;
P_00000138e9c21f28 .param/l "sw" 0 4 8, C4<101011>;
P_00000138e9c21f60 .param/l "xor_" 0 4 5, C4<100110>;
P_00000138e9c21f98 .param/l "xori" 0 4 8, C4<001110>;
v00000138e9bf3530_0 .var "ALUOp", 3 0;
v00000138e9bf33f0_0 .var "ALUSrc", 0 0;
v00000138e9bf3490_0 .var "MemReadEn", 0 0;
v00000138e9bf26d0_0 .var "MemWriteEn", 0 0;
v00000138e9bf41b0_0 .var "MemtoReg", 0 0;
v00000138e9bf2e50_0 .var "RegDst", 0 0;
v00000138e9bf2ef0_0 .var "RegWriteEn", 0 0;
v00000138e9bf35d0_0 .net "funct", 5 0, L_00000138e9cae0c0;  alias, 1 drivers
v00000138e9bf3d50_0 .var "hlt", 0 0;
v00000138e9bf3fd0_0 .net "opcode", 5 0, L_00000138e9c2af70;  alias, 1 drivers
v00000138e9bf2f90_0 .net "rst", 0 0, v00000138e9c2b6f0_0;  alias, 1 drivers
E_00000138e9beb510 .event anyedge, v00000138e9bf2f90_0, v00000138e9bf3fd0_0, v00000138e9bf35d0_0;
S_00000138e9ab6c10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000138e9beb590 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000138e9c2ca20 .functor BUFZ 32, L_00000138e9cae700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138e9bf37b0_0 .net "Data_Out", 31 0, L_00000138e9c2ca20;  alias, 1 drivers
v00000138e9bf3f30 .array "InstMem", 0 1023, 31 0;
v00000138e9bf3030_0 .net *"_ivl_0", 31 0, L_00000138e9cae700;  1 drivers
v00000138e9bf3850_0 .net *"_ivl_3", 9 0, L_00000138e9cafc40;  1 drivers
v00000138e9bf4110_0 .net *"_ivl_4", 11 0, L_00000138e9caf7e0;  1 drivers
L_00000138e9c62460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000138e9bf38f0_0 .net *"_ivl_7", 1 0, L_00000138e9c62460;  1 drivers
v00000138e9bf44d0_0 .net "addr", 31 0, v00000138e9c24540_0;  alias, 1 drivers
v00000138e9bf4390_0 .var/i "i", 31 0;
L_00000138e9cae700 .array/port v00000138e9bf3f30, L_00000138e9caf7e0;
L_00000138e9cafc40 .part v00000138e9c24540_0, 0, 10;
L_00000138e9caf7e0 .concat [ 10 2 0 0], L_00000138e9cafc40, L_00000138e9c62460;
S_00000138e9b91320 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000138e9c2ce10 .functor BUFZ 32, L_00000138e9caeb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000138e9c2c780 .functor BUFZ 32, L_00000138e9caef20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000138e9bf3990_0 .net *"_ivl_0", 31 0, L_00000138e9caeb60;  1 drivers
v00000138e9bf2770_0 .net *"_ivl_10", 6 0, L_00000138e9caf880;  1 drivers
L_00000138e9c62538 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000138e9bd2740_0 .net *"_ivl_13", 1 0, L_00000138e9c62538;  1 drivers
v00000138e9bd2ce0_0 .net *"_ivl_2", 6 0, L_00000138e9caec00;  1 drivers
L_00000138e9c624f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000138e9c25620_0 .net *"_ivl_5", 1 0, L_00000138e9c624f0;  1 drivers
v00000138e9c25440_0 .net *"_ivl_8", 31 0, L_00000138e9caef20;  1 drivers
v00000138e9c247c0_0 .net "clk", 0 0, L_00000138e9c2c160;  alias, 1 drivers
v00000138e9c258a0_0 .var/i "i", 31 0;
v00000138e9c25800_0 .net "readData1", 31 0, L_00000138e9c2ce10;  alias, 1 drivers
v00000138e9c24f40_0 .net "readData2", 31 0, L_00000138e9c2c780;  alias, 1 drivers
v00000138e9c25a80_0 .net "readRegister1", 4 0, L_00000138e9c2be70;  alias, 1 drivers
v00000138e9c25ee0_0 .net "readRegister2", 4 0, L_00000138e9cae7a0;  alias, 1 drivers
v00000138e9c24860 .array "registers", 31 0, 31 0;
v00000138e9c256c0_0 .net "rst", 0 0, v00000138e9c2b6f0_0;  alias, 1 drivers
v00000138e9c24c20_0 .net "we", 0 0, v00000138e9bf2ef0_0;  alias, 1 drivers
v00000138e9c24680_0 .net "writeData", 31 0, L_00000138e9cc0b80;  alias, 1 drivers
v00000138e9c25760_0 .net "writeRegister", 4 0, L_00000138e9caeac0;  alias, 1 drivers
E_00000138e9beaf10/0 .event negedge, v00000138e9bf2f90_0;
E_00000138e9beaf10/1 .event posedge, v00000138e9c247c0_0;
E_00000138e9beaf10 .event/or E_00000138e9beaf10/0, E_00000138e9beaf10/1;
L_00000138e9caeb60 .array/port v00000138e9c24860, L_00000138e9caec00;
L_00000138e9caec00 .concat [ 5 2 0 0], L_00000138e9c2be70, L_00000138e9c624f0;
L_00000138e9caef20 .array/port v00000138e9c24860, L_00000138e9caf880;
L_00000138e9caf880 .concat [ 5 2 0 0], L_00000138e9cae7a0, L_00000138e9c62538;
S_00000138e9b914b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000138e9b91320;
 .timescale 0 0;
v00000138e9bf2630_0 .var/i "i", 31 0;
S_00000138e9b7af60 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000138e9beb0d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000138e9c2cda0 .functor NOT 1, v00000138e9bf2e50_0, C4<0>, C4<0>, C4<0>;
v00000138e9c25d00_0 .net *"_ivl_0", 0 0, L_00000138e9c2cda0;  1 drivers
v00000138e9c25940_0 .net "in1", 4 0, L_00000138e9cae7a0;  alias, 1 drivers
v00000138e9c24180_0 .net "in2", 4 0, L_00000138e9c2b1f0;  alias, 1 drivers
v00000138e9c24cc0_0 .net "out", 4 0, L_00000138e9caeac0;  alias, 1 drivers
v00000138e9c259e0_0 .net "s", 0 0, v00000138e9bf2e50_0;  alias, 1 drivers
L_00000138e9caeac0 .functor MUXZ 5, L_00000138e9c2b1f0, L_00000138e9cae7a0, L_00000138e9c2cda0, C4<>;
S_00000138e9b7b0f0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000138e9beaa50 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000138e9c2c860 .functor NOT 1, v00000138e9bf41b0_0, C4<0>, C4<0>, C4<0>;
v00000138e9c25300_0 .net *"_ivl_0", 0 0, L_00000138e9c2c860;  1 drivers
v00000138e9c240e0_0 .net "in1", 31 0, v00000138e9c24220_0;  alias, 1 drivers
v00000138e9c24720_0 .net "in2", 31 0, v00000138e9c245e0_0;  alias, 1 drivers
v00000138e9c24360_0 .net "out", 31 0, L_00000138e9cc0b80;  alias, 1 drivers
v00000138e9c24a40_0 .net "s", 0 0, v00000138e9bf41b0_0;  alias, 1 drivers
L_00000138e9cc0b80 .functor MUXZ 32, v00000138e9c245e0_0, v00000138e9c24220_0, L_00000138e9c2c860, C4<>;
S_00000138e9bc0980 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000138e9bc0b10 .param/l "ADD" 0 9 12, C4<0000>;
P_00000138e9bc0b48 .param/l "AND" 0 9 12, C4<0010>;
P_00000138e9bc0b80 .param/l "NOR" 0 9 12, C4<0101>;
P_00000138e9bc0bb8 .param/l "OR" 0 9 12, C4<0011>;
P_00000138e9bc0bf0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000138e9bc0c28 .param/l "SLL" 0 9 12, C4<1000>;
P_00000138e9bc0c60 .param/l "SLT" 0 9 12, C4<0110>;
P_00000138e9bc0c98 .param/l "SRL" 0 9 12, C4<1001>;
P_00000138e9bc0cd0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000138e9bc0d08 .param/l "XOR" 0 9 12, C4<0100>;
P_00000138e9bc0d40 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000138e9bc0d78 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000138e9c629b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000138e9c24d60_0 .net/2u *"_ivl_0", 31 0, L_00000138e9c629b8;  1 drivers
v00000138e9c25b20_0 .net "opSel", 3 0, v00000138e9bf3530_0;  alias, 1 drivers
v00000138e9c25bc0_0 .net "operand1", 31 0, L_00000138e9cc1760;  alias, 1 drivers
v00000138e9c24900_0 .net "operand2", 31 0, L_00000138e9cc0900;  alias, 1 drivers
v00000138e9c24220_0 .var "result", 31 0;
v00000138e9c25c60_0 .net "zero", 0 0, L_00000138e9cc0720;  alias, 1 drivers
E_00000138e9beb550 .event anyedge, v00000138e9bf3530_0, v00000138e9c25bc0_0, v00000138e9bf3cb0_0;
L_00000138e9cc0720 .cmp/eq 32, v00000138e9c24220_0, L_00000138e9c629b8;
S_00000138e9baa800 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000138e9c610a0 .param/l "RType" 0 4 2, C4<000000>;
P_00000138e9c610d8 .param/l "add" 0 4 5, C4<100000>;
P_00000138e9c61110 .param/l "addi" 0 4 8, C4<001000>;
P_00000138e9c61148 .param/l "addu" 0 4 5, C4<100001>;
P_00000138e9c61180 .param/l "and_" 0 4 5, C4<100100>;
P_00000138e9c611b8 .param/l "andi" 0 4 8, C4<001100>;
P_00000138e9c611f0 .param/l "beq" 0 4 10, C4<000100>;
P_00000138e9c61228 .param/l "bne" 0 4 10, C4<000101>;
P_00000138e9c61260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000138e9c61298 .param/l "j" 0 4 12, C4<000010>;
P_00000138e9c612d0 .param/l "jal" 0 4 12, C4<000011>;
P_00000138e9c61308 .param/l "jr" 0 4 6, C4<001000>;
P_00000138e9c61340 .param/l "lw" 0 4 8, C4<100011>;
P_00000138e9c61378 .param/l "nor_" 0 4 5, C4<100111>;
P_00000138e9c613b0 .param/l "or_" 0 4 5, C4<100101>;
P_00000138e9c613e8 .param/l "ori" 0 4 8, C4<001101>;
P_00000138e9c61420 .param/l "sgt" 0 4 6, C4<101011>;
P_00000138e9c61458 .param/l "sll" 0 4 6, C4<000000>;
P_00000138e9c61490 .param/l "slt" 0 4 5, C4<101010>;
P_00000138e9c614c8 .param/l "slti" 0 4 8, C4<101010>;
P_00000138e9c61500 .param/l "srl" 0 4 6, C4<000010>;
P_00000138e9c61538 .param/l "sub" 0 4 5, C4<100010>;
P_00000138e9c61570 .param/l "subu" 0 4 5, C4<100011>;
P_00000138e9c615a8 .param/l "sw" 0 4 8, C4<101011>;
P_00000138e9c615e0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000138e9c61618 .param/l "xori" 0 4 8, C4<001110>;
v00000138e9c242c0_0 .var "PCsrc", 0 0;
v00000138e9c24fe0_0 .net "funct", 5 0, L_00000138e9cae0c0;  alias, 1 drivers
v00000138e9c249a0_0 .net "opcode", 5 0, L_00000138e9c2af70;  alias, 1 drivers
v00000138e9c253a0_0 .net "operand1", 31 0, L_00000138e9c2ce10;  alias, 1 drivers
v00000138e9c25260_0 .net "operand2", 31 0, L_00000138e9cc0900;  alias, 1 drivers
v00000138e9c254e0_0 .net "rst", 0 0, v00000138e9c2b6f0_0;  alias, 1 drivers
E_00000138e9beaf50/0 .event anyedge, v00000138e9bf2f90_0, v00000138e9bf3fd0_0, v00000138e9c25800_0, v00000138e9bf3cb0_0;
E_00000138e9beaf50/1 .event anyedge, v00000138e9bf35d0_0;
E_00000138e9beaf50 .event/or E_00000138e9beaf50/0, E_00000138e9beaf50/1;
S_00000138e9baa990 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000138e9c24400 .array "DataMem", 0 1023, 31 0;
v00000138e9c25080_0 .net "address", 31 0, v00000138e9c24220_0;  alias, 1 drivers
v00000138e9c25da0_0 .net "clock", 0 0, L_00000138e9c2ce80;  1 drivers
v00000138e9c25e40_0 .net "data", 31 0, L_00000138e9c2c780;  alias, 1 drivers
v00000138e9c24ae0_0 .var/i "i", 31 0;
v00000138e9c245e0_0 .var "q", 31 0;
v00000138e9c24b80_0 .net "rden", 0 0, v00000138e9bf3490_0;  alias, 1 drivers
v00000138e9c244a0_0 .net "wren", 0 0, v00000138e9bf26d0_0;  alias, 1 drivers
E_00000138e9beb750 .event posedge, v00000138e9c25da0_0;
S_00000138e9b76a80 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000138e9be7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000138e9beb2d0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000138e9c24040_0 .net "PCin", 31 0, L_00000138e9cae980;  alias, 1 drivers
v00000138e9c24540_0 .var "PCout", 31 0;
v00000138e9c24e00_0 .net "clk", 0 0, L_00000138e9c2c160;  alias, 1 drivers
v00000138e9c24ea0_0 .net "rst", 0 0, v00000138e9c2b6f0_0;  alias, 1 drivers
    .scope S_00000138e9baa800;
T_0 ;
    %wait E_00000138e9beaf50;
    %load/vec4 v00000138e9c254e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138e9c242c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000138e9c249a0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000138e9c253a0_0;
    %load/vec4 v00000138e9c25260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000138e9c249a0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000138e9c253a0_0;
    %load/vec4 v00000138e9c25260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000138e9c249a0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000138e9c249a0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000138e9c249a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000138e9c24fe0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000138e9c242c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000138e9b76a80;
T_1 ;
    %wait E_00000138e9beaf10;
    %load/vec4 v00000138e9c24ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000138e9c24540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000138e9c24040_0;
    %assign/vec4 v00000138e9c24540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000138e9ab6c10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138e9bf4390_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000138e9bf4390_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000138e9bf4390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %load/vec4 v00000138e9bf4390_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138e9bf4390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9bf3f30, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000138e9ab69c0;
T_3 ;
    %wait E_00000138e9beb510;
    %load/vec4 v00000138e9bf2f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000138e9bf3d50_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138e9bf26d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138e9bf41b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000138e9bf3490_0, 0;
    %assign/vec4 v00000138e9bf2e50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000138e9bf3d50_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000138e9bf3530_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000138e9bf33f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138e9bf2ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138e9bf26d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138e9bf41b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000138e9bf3490_0, 0, 1;
    %store/vec4 v00000138e9bf2e50_0, 0, 1;
    %load/vec4 v00000138e9bf3fd0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf3d50_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %load/vec4 v00000138e9bf35d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000138e9bf2e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf3490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf2ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf41b0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf26d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000138e9bf33f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000138e9bf3530_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000138e9b91320;
T_4 ;
    %wait E_00000138e9beaf10;
    %fork t_1, S_00000138e9b914b0;
    %jmp t_0;
    .scope S_00000138e9b914b0;
t_1 ;
    %load/vec4 v00000138e9c256c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138e9bf2630_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000138e9bf2630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000138e9bf2630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9c24860, 0, 4;
    %load/vec4 v00000138e9bf2630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138e9bf2630_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000138e9c24c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000138e9c24680_0;
    %load/vec4 v00000138e9c25760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9c24860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9c24860, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000138e9b91320;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000138e9b91320;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138e9c258a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000138e9c258a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000138e9c258a0_0;
    %ix/getv/s 4, v00000138e9c258a0_0;
    %load/vec4a v00000138e9c24860, 4;
    %ix/getv/s 4, v00000138e9c258a0_0;
    %load/vec4a v00000138e9c24860, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000138e9c258a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138e9c258a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000138e9bc0980;
T_6 ;
    %wait E_00000138e9beb550;
    %load/vec4 v00000138e9c25b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %add;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %sub;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %and;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %or;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %xor;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %or;
    %inv;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000138e9c25bc0_0;
    %load/vec4 v00000138e9c24900_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000138e9c24900_0;
    %load/vec4 v00000138e9c25bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000138e9c25bc0_0;
    %ix/getv 4, v00000138e9c24900_0;
    %shiftl 4;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000138e9c25bc0_0;
    %ix/getv 4, v00000138e9c24900_0;
    %shiftr 4;
    %assign/vec4 v00000138e9c24220_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000138e9baa990;
T_7 ;
    %wait E_00000138e9beb750;
    %load/vec4 v00000138e9c24b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000138e9c25080_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000138e9c24400, 4;
    %assign/vec4 v00000138e9c245e0_0, 0;
T_7.0 ;
    %load/vec4 v00000138e9c244a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000138e9c25e40_0;
    %ix/getv 3, v00000138e9c25080_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9c24400, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000138e9baa990;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138e9c24ae0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000138e9c24ae0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000138e9c24ae0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000138e9c24400, 0, 4;
    %load/vec4 v00000138e9c24ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138e9c24ae0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000138e9baa990;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138e9c24ae0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000138e9c24ae0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000138e9c24ae0_0;
    %load/vec4a v00000138e9c24400, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000138e9c24ae0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000138e9c24ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138e9c24ae0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000138e9be7010;
T_10 ;
    %wait E_00000138e9beaf10;
    %load/vec4 v00000138e9c2a250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000138e9c2ae30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000138e9c2ae30_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000138e9c2ae30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000138e9be6cf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138e9c2b0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138e9c2b6f0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000138e9be6cf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000138e9c2b0b0_0;
    %inv;
    %assign/vec4 v00000138e9c2b0b0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000138e9be6cf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SumOfNumbers/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138e9c2b6f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138e9c2b6f0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000138e9c2b650_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
