Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 20:18:53 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.912        0.000                      0                 1570        0.087        0.000                      0                 1570       54.305        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.912        0.000                      0                 1566        0.087        0.000                      0                 1566       54.305        0.000                       0                   581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.541        0.000                      0                    4        0.936        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.912ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.387ns  (logic 4.385ns (16.618%)  route 22.002ns (83.382%))
  Logic Levels:           20  (LUT2=1 LUT4=1 LUT5=7 LUT6=11)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 115.994 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.774    19.735    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.885 r  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.568    20.453    L_reg/D_registers_q[7][19]_i_24_n_0
    SLICE_X51Y72         LUT5 (Prop_lut5_I0_O)        0.354    20.807 r  L_reg/D_registers_q[7][19]_i_19/O
                         net (fo=1, routed)           0.521    21.327    L_reg/D_registers_q[7][19]_i_19_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.332    21.659 r  L_reg/D_registers_q[7][19]_i_12/O
                         net (fo=5, routed)           0.581    22.241    L_reg/D_registers_q[7][19]_i_20
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.118    22.359 r  L_reg/D_registers_q[7][20]_i_11/O
                         net (fo=2, routed)           0.637    22.996    L_reg/D_registers_q[7][20]_i_11_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.326    23.322 r  L_reg/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.739    24.060    L_reg/D_registers_q[7][0]_i_106_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.184 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.633    24.817    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.941 r  L_reg/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.475    25.416    L_reg/D_registers_q[7][0]_i_43_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.540 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.301    25.841    sm/D_states_q[0]_i_23_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I2_O)        0.124    25.965 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.989    26.954    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.078 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.258    29.336    sm/M_alum_out[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.152    29.488 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.103    30.591    sm/brams/override_address[0]
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.357    30.948 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.582    31.530    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.478   115.994    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.251    
                         clock uncertainty           -0.035   116.216    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.442    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.442    
                         arrival time                         -31.530    
  -------------------------------------------------------------------
                         slack                                 83.912    

Slack (MET) :             84.135ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.372ns  (logic 4.360ns (16.533%)  route 22.012ns (83.467%))
  Logic Levels:           20  (LUT2=1 LUT4=1 LUT5=7 LUT6=11)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 115.994 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.774    19.735    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.885 r  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.568    20.453    L_reg/D_registers_q[7][19]_i_24_n_0
    SLICE_X51Y72         LUT5 (Prop_lut5_I0_O)        0.354    20.807 r  L_reg/D_registers_q[7][19]_i_19/O
                         net (fo=1, routed)           0.521    21.327    L_reg/D_registers_q[7][19]_i_19_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.332    21.659 r  L_reg/D_registers_q[7][19]_i_12/O
                         net (fo=5, routed)           0.581    22.241    L_reg/D_registers_q[7][19]_i_20
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.118    22.359 r  L_reg/D_registers_q[7][20]_i_11/O
                         net (fo=2, routed)           0.637    22.996    L_reg/D_registers_q[7][20]_i_11_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.326    23.322 r  L_reg/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.739    24.060    L_reg/D_registers_q[7][0]_i_106_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.184 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.633    24.817    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.941 r  L_reg/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.475    25.416    L_reg/D_registers_q[7][0]_i_43_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.540 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.301    25.841    sm/D_states_q[0]_i_23_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I2_O)        0.124    25.965 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.989    26.954    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.078 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.258    29.336    sm/M_alum_out[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I4_O)        0.152    29.488 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           1.103    30.591    sm/brams/override_address[0]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.332    30.923 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.592    31.515    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.478   115.994    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.251    
                         clock uncertainty           -0.035   116.216    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.650    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.650    
                         arrival time                         -31.515    
  -------------------------------------------------------------------
                         slack                                 84.135    

Slack (MET) :             84.392ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.476ns  (logic 4.468ns (16.876%)  route 22.008ns (83.124%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.238    31.619    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y54         FDRE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X54Y54         FDRE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X54Y54         FDRE (Setup_fdre_C_CE)      -0.169   116.011    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.011    
                         arrival time                         -31.619    
  -------------------------------------------------------------------
                         slack                                 84.392    

Slack (MET) :             84.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.286ns  (logic 4.468ns (16.997%)  route 21.818ns (83.003%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.049    31.429    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y54         FDRE (Setup_fdre_C_CE)      -0.205   115.975    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.975    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                 84.545    

Slack (MET) :             84.545ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.286ns  (logic 4.468ns (16.997%)  route 21.818ns (83.003%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.049    31.429    sm/D_states_q[7]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y54         FDRE (Setup_fdre_C_CE)      -0.205   115.975    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        115.975    
                         arrival time                         -31.429    
  -------------------------------------------------------------------
                         slack                                 84.545    

Slack (MET) :             84.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.292ns  (logic 4.468ns (16.994%)  route 21.824ns (83.006%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.054    31.435    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169   116.011    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.011    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                 84.576    

Slack (MET) :             84.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.292ns  (logic 4.468ns (16.994%)  route 21.824ns (83.006%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.054    31.435    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169   116.011    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.011    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                 84.576    

Slack (MET) :             84.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.292ns  (logic 4.468ns (16.994%)  route 21.824ns (83.006%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.054    31.435    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169   116.011    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.011    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                 84.576    

Slack (MET) :             84.576ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.292ns  (logic 4.468ns (16.994%)  route 21.824ns (83.006%))
  Logic Levels:           21  (LUT2=1 LUT4=1 LUT5=8 LUT6=11)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.493    19.454    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    19.578 f  L_reg/D_registers_q[7][22]_i_27/O
                         net (fo=1, routed)           0.637    20.215    L_reg/D_registers_q[7][22]_i_27_n_0
    SLICE_X50Y72         LUT6 (Prop_lut6_I1_O)        0.124    20.339 r  L_reg/D_registers_q[7][22]_i_25/O
                         net (fo=2, routed)           0.812    21.151    L_reg/D_registers_q[7][22]_i_25_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.146    21.297 r  L_reg/D_registers_q[7][22]_i_23/O
                         net (fo=1, routed)           0.478    21.775    L_reg/D_registers_q[7][22]_i_23_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.328    22.103 r  L_reg/D_registers_q[7][22]_i_14/O
                         net (fo=3, routed)           0.635    22.738    L_reg/D_registers_q[7][22]_i_14_n_0
    SLICE_X50Y75         LUT5 (Prop_lut5_I0_O)        0.150    22.888 r  L_reg/D_registers_q[7][24]_i_14/O
                         net (fo=4, routed)           0.891    23.779    L_reg/D_registers_q[7][24]_i_14_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.352    24.131 r  L_reg/D_registers_q[7][25]_i_11/O
                         net (fo=1, routed)           0.602    24.733    L_reg/D_registers_q[7][25]_i_11_n_0
    SLICE_X52Y74         LUT5 (Prop_lut5_I2_O)        0.320    25.053 r  L_reg/D_registers_q[7][25]_i_5/O
                         net (fo=1, routed)           0.623    25.677    sm/D_registers_q_reg[1][25]
    SLICE_X53Y74         LUT6 (Prop_lut6_I3_O)        0.328    26.005 f  sm/D_registers_q[7][25]_i_2/O
                         net (fo=2, routed)           0.805    26.810    sm/M_alum_out[25]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.124    26.934 f  sm/D_states_q[7]_i_49/O
                         net (fo=1, routed)           0.791    27.725    sm/D_states_q[7]_i_49_n_0
    SLICE_X53Y74         LUT5 (Prop_lut5_I0_O)        0.124    27.849 f  sm/D_states_q[7]_i_27/O
                         net (fo=3, routed)           0.995    28.844    sm/D_states_q[7]_i_27_n_0
    SLICE_X51Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.968 r  sm/D_states_q[7]_i_16/O
                         net (fo=1, routed)           0.758    29.726    sm/D_states_q[7]_i_16_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I2_O)        0.124    29.850 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.407    30.257    sm/D_states_q[7]_i_5_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I3_O)        0.124    30.381 r  sm/D_states_q[7]_i_1/O
                         net (fo=23, routed)          1.054    31.435    sm/D_states_q[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X54Y53         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X54Y53         FDRE (Setup_fdre_C_CE)      -0.169   116.011    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.011    
                         arrival time                         -31.435    
  -------------------------------------------------------------------
                         slack                                 84.576    

Slack (MET) :             84.602ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        26.368ns  (logic 4.484ns (17.006%)  route 21.884ns (82.994%))
  Logic Levels:           21  (LUT2=1 LUT5=7 LUT6=13)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.559     5.143    sm/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y55         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  sm/D_states_q_reg[6]/Q
                         net (fo=186, routed)         4.031     9.692    sm/D_states_q[6]
    SLICE_X41Y55         LUT5 (Prop_lut5_I3_O)        0.152     9.844 f  sm/D_registers_q[7][27]_i_30/O
                         net (fo=1, routed)           0.805    10.648    sm/D_registers_q[7][27]_i_30_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I4_O)        0.332    10.980 r  sm/D_registers_q[7][27]_i_20/O
                         net (fo=1, routed)           0.801    11.781    sm/D_registers_q[7][27]_i_20_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.905 r  sm/D_registers_q[7][27]_i_9/O
                         net (fo=39, routed)          2.053    13.958    sm/M_sm_bsel[0]
    SLICE_X48Y71         LUT5 (Prop_lut5_I2_O)        0.124    14.082 r  sm/D_registers_q[7][4]_i_3/O
                         net (fo=67, routed)          2.159    16.242    sm/D_states_q_reg[6]_0[4]
    SLICE_X62Y76         LUT2 (Prop_lut2_I0_O)        0.152    16.394 f  sm/D_registers_q[7][6]_i_8/O
                         net (fo=3, routed)           1.529    17.923    sm/D_registers_q[7][6]_i_8_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.326    18.249 r  sm/D_registers_q[7][19]_i_29/O
                         net (fo=1, routed)           0.162    18.410    L_reg/D_registers_q[7][19]_i_25_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    18.534 f  L_reg/D_registers_q[7][19]_i_27/O
                         net (fo=1, routed)           0.303    18.837    L_reg/D_registers_q[7][19]_i_27_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    18.961 r  L_reg/D_registers_q[7][19]_i_25/O
                         net (fo=2, routed)           0.774    19.735    L_reg/D_registers_q[7][19]_i_25_n_0
    SLICE_X52Y72         LUT5 (Prop_lut5_I0_O)        0.150    19.885 r  L_reg/D_registers_q[7][19]_i_24/O
                         net (fo=1, routed)           0.568    20.453    L_reg/D_registers_q[7][19]_i_24_n_0
    SLICE_X51Y72         LUT5 (Prop_lut5_I0_O)        0.354    20.807 r  L_reg/D_registers_q[7][19]_i_19/O
                         net (fo=1, routed)           0.521    21.327    L_reg/D_registers_q[7][19]_i_19_n_0
    SLICE_X50Y72         LUT5 (Prop_lut5_I0_O)        0.332    21.659 r  L_reg/D_registers_q[7][19]_i_12/O
                         net (fo=5, routed)           0.581    22.241    L_reg/D_registers_q[7][19]_i_20
    SLICE_X49Y73         LUT5 (Prop_lut5_I0_O)        0.118    22.359 r  L_reg/D_registers_q[7][20]_i_11/O
                         net (fo=2, routed)           0.637    22.996    L_reg/D_registers_q[7][20]_i_11_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I3_O)        0.326    23.322 r  L_reg/D_registers_q[7][0]_i_106/O
                         net (fo=1, routed)           0.739    24.060    L_reg/D_registers_q[7][0]_i_106_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.124    24.184 r  L_reg/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.633    24.817    L_reg/D_registers_q[7][0]_i_78_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I2_O)        0.124    24.941 r  L_reg/D_registers_q[7][0]_i_43/O
                         net (fo=1, routed)           0.475    25.416    L_reg/D_registers_q[7][0]_i_43_n_0
    SLICE_X54Y77         LUT6 (Prop_lut6_I2_O)        0.124    25.540 f  L_reg/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.301    25.841    sm/D_states_q[0]_i_23_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I2_O)        0.124    25.965 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=3, routed)           0.989    26.954    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.124    27.078 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.918    28.996    sm/M_alum_out[0]
    SLICE_X57Y55         LUT5 (Prop_lut5_I4_O)        0.152    29.148 r  sm/D_states_q[6]_i_6/O
                         net (fo=3, routed)           0.618    29.767    sm/D_states_q[6]_i_6_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.099 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.817    30.916    sm/D_states_q[3]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.124    31.040 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.471    31.511    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)       -0.067   116.113    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.113    
                         arrival time                         -31.511    
  -------------------------------------------------------------------
                         slack                                 84.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.921    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X52Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.921    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X52Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.921    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X52Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X51Y55         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.921    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y55         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X52Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.834%)  route 0.258ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.258     1.931    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.834%)  route 0.258ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.258     1.931    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.834%)  route 0.258ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.258     1.931    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.834%)  route 0.258ns (61.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    sr1/clk_IBUF_BUFG
    SLICE_X52Y51         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.258     1.931    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y52         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.834    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.620%)  route 0.261ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.932    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X52Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.620%)  route 0.261ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    sr2/clk_IBUF_BUFG
    SLICE_X50Y55         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.261     1.932    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.834     2.024    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y56         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.524    
    SLICE_X52Y56         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y67   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y74   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y73   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y77   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y77   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y73   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y74   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y56   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.541ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.766ns (14.903%)  route 4.374ns (85.097%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X54Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDSE (Prop_fdse_C_Q)         0.518     5.657 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=86, routed)          3.155     8.812    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.936 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.662     9.598    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.722 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.557    10.279    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                105.541    

Slack (MET) :             105.541ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.766ns (14.903%)  route 4.374ns (85.097%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X54Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDSE (Prop_fdse_C_Q)         0.518     5.657 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=86, routed)          3.155     8.812    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.936 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.662     9.598    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.722 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.557    10.279    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                105.541    

Slack (MET) :             105.541ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.766ns (14.903%)  route 4.374ns (85.097%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X54Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDSE (Prop_fdse_C_Q)         0.518     5.657 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=86, routed)          3.155     8.812    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.936 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.662     9.598    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.722 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.557    10.279    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                105.541    

Slack (MET) :             105.541ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__1/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 0.766ns (14.903%)  route 4.374ns (85.097%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X54Y62         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDSE (Prop_fdse_C_Q)         0.518     5.657 r  sm/D_states_q_reg[0]_rep__1/Q
                         net (fo=86, routed)          3.155     8.812    sm/D_states_q_reg[0]_rep__1_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.124     8.936 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.662     9.598    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     9.722 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.557    10.279    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.441   115.956    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X49Y53         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                105.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.254ns (28.937%)  route 0.624ns (71.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          0.119     1.789    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.290     2.125    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.170 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.215     2.385    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X49Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.254ns (28.937%)  route 0.624ns (71.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          0.119     1.789    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.290     2.125    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.170 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.215     2.385    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X49Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.254ns (28.937%)  route 0.624ns (71.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          0.119     1.789    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.290     2.125    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.170 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.215     2.385    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X49Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.936ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.254ns (28.937%)  route 0.624ns (71.063%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X54Y57         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 f  sm/D_states_q_reg[1]_rep__0/Q
                         net (fo=89, routed)          0.119     1.789    sm/D_states_q_reg[1]_rep__0_n_0
    SLICE_X55Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.290     2.125    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.170 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.215     2.385    fifo_reset_cond/AS[0]
    SLICE_X49Y53         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.023    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X49Y53         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.544    
    SLICE_X49Y53         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.936    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.935ns  (logic 11.825ns (31.171%)  route 26.110ns (68.829%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.019    33.444    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.568 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.664    34.231    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.355 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.218    35.573    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y81         LUT4 (Prop_lut4_I3_O)        0.152    35.725 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.586    39.311    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    43.065 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.065    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.715ns  (logic 11.587ns (30.722%)  route 26.128ns (69.278%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.019    33.444    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.568 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.664    34.231    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.355 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.216    35.571    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y81         LUT4 (Prop_lut4_I2_O)        0.124    35.695 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.606    39.301    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    42.845 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.845    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.714ns  (logic 11.780ns (31.234%)  route 25.934ns (68.766%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 f  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.019    33.444    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.568 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.664    34.231    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.355 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.216    35.571    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y81         LUT4 (Prop_lut4_I3_O)        0.152    35.723 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.412    39.135    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    42.844 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.844    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.479ns  (logic 11.588ns (30.919%)  route 25.891ns (69.081%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.963    33.388    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124    33.512 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.651    34.163    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.287 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039    35.325    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.124    35.449 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.615    39.064    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    42.609 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.609    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.210ns  (logic 11.553ns (31.048%)  route 25.657ns (68.952%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 f  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.019    33.444    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.568 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.664    34.231    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.355 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.209    35.564    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y81         LUT3 (Prop_lut3_I2_O)        0.124    35.688 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.142    38.830    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.340 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.340    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.112ns  (logic 11.557ns (31.141%)  route 25.555ns (68.859%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.019    33.444    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.568 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.664    34.231    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I5_O)        0.124    34.355 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.218    35.573    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X57Y81         LUT4 (Prop_lut4_I3_O)        0.124    35.697 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.031    38.728    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    42.242 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.242    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.038ns  (logic 11.770ns (31.779%)  route 25.267ns (68.221%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=3 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.546     5.130    L_reg/clk_IBUF_BUFG
    SLICE_X48Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 f  L_reg/D_registers_q_reg[3][6]/Q
                         net (fo=15, routed)          1.937     7.523    L_reg/M_sm_pbc[6]
    SLICE_X44Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.647 f  L_reg/L_2bff46f6_remainder0_carry_i_24__0/O
                         net (fo=2, routed)           0.593     8.240    L_reg/L_2bff46f6_remainder0_carry_i_24__0_n_0
    SLICE_X46Y81         LUT6 (Prop_lut6_I3_O)        0.124     8.364 f  L_reg/L_2bff46f6_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.169     9.532    L_reg/L_2bff46f6_remainder0_carry_i_12__0_n_0
    SLICE_X44Y82         LUT3 (Prop_lut3_I0_O)        0.152     9.684 f  L_reg/L_2bff46f6_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.686    10.370    L_reg/L_2bff46f6_remainder0_carry_i_20__0_n_0
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.352    10.722 r  L_reg/L_2bff46f6_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.802    11.524    L_reg/L_2bff46f6_remainder0_carry_i_10__0_n_0
    SLICE_X47Y82         LUT4 (Prop_lut4_I1_O)        0.326    11.850 r  L_reg/L_2bff46f6_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.850    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X47Y82         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.490 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/O[3]
                         net (fo=1, routed)           0.808    13.297    L_reg/L_2bff46f6_remainder0_1[3]
    SLICE_X45Y82         LUT4 (Prop_lut4_I1_O)        0.306    13.603 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.576    15.179    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X54Y83         LUT2 (Prop_lut2_I1_O)        0.124    15.303 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           0.981    16.284    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I1_O)        0.124    16.408 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.812    17.221    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X52Y84         LUT5 (Prop_lut5_I1_O)        0.146    17.367 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.785    18.151    L_reg/i__carry_i_19__1_n_0
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.354    18.505 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.896    19.401    L_reg/i__carry_i_11__1_n_0
    SLICE_X51Y81         LUT2 (Prop_lut2_I1_O)        0.328    19.729 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.598    20.327    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y82         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.834 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.834    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.948 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.948    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.282 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.857    22.139    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X50Y85         LUT5 (Prop_lut5_I4_O)        0.303    22.442 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.608    23.050    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X50Y84         LUT5 (Prop_lut5_I0_O)        0.124    23.174 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.379    24.553    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X46Y82         LUT2 (Prop_lut2_I0_O)        0.157    24.710 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.891    25.601    L_reg/i__carry_i_13__1_0
    SLICE_X48Y81         LUT5 (Prop_lut5_I1_O)        0.349    25.950 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           1.031    26.981    L_reg/i__carry_i_18__1_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.326    27.307 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.696    28.003    L_reg/i__carry_i_13__1_n_0
    SLICE_X48Y82         LUT3 (Prop_lut3_I1_O)        0.150    28.153 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           1.060    29.213    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y82         LUT5 (Prop_lut5_I0_O)        0.326    29.539 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.539    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.089 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.089    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.203 r  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.203    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.537 f  bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.819    31.356    bseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X48Y85         LUT6 (Prop_lut6_I3_O)        0.303    31.659 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.642    32.301    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y83         LUT6 (Prop_lut6_I1_O)        0.124    32.425 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.963    33.388    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I2_O)        0.124    33.512 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.651    34.163    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I5_O)        0.124    34.287 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.039    35.325    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y81         LUT4 (Prop_lut4_I0_O)        0.154    35.479 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.991    38.470    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.168 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.168    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.726ns  (logic 12.152ns (33.089%)  route 24.574ns (66.911%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.489     7.070    L_reg/M_sm_pac[7]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.148     7.218 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.872     8.090    L_reg/i__carry_i_14__2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.328     8.418 f  L_reg/L_2bff46f6_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.018     9.436    L_reg/L_2bff46f6_remainder0_carry_i_16_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.588 f  L_reg/L_2bff46f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.257    L_reg/L_2bff46f6_remainder0_carry_i_19_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.360    10.617 r  L_reg/L_2bff46f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.802    11.419    L_reg/L_2bff46f6_remainder0_carry_i_10_n_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.326    11.745 r  L_reg/L_2bff46f6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.745    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.277 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.499 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.186    13.685    L_reg/L_2bff46f6_remainder0[4]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.325    14.010 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.001    15.011    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    15.337 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.789    16.127    L_reg/i__carry__1_i_15_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.279 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.261    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.326    17.587 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.953    18.540    L_reg/i__carry_i_19_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.690 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.872    19.562    L_reg/i__carry_i_11_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.328    19.890 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.364    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.871 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.871    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.985    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.298 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    22.120    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.306    22.426 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.574    23.001    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.125 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.388    24.513    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.662 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.517    L_reg/i__carry_i_13_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.360    25.877 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.812    26.688    L_reg/i__carry_i_23_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.332    27.020 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.581    27.601    L_reg/i__carry_i_13_n_0
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.153    27.754 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.292    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.327    28.619 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.619    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.152 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.269 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.269    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.584 f  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.207    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.307    30.514 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.311    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    31.435 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    32.256    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.124    32.380 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.976    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I3_O)        0.124    33.100 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.048    34.148    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.124    34.272 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.011    38.283    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.851 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.851    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.526ns  (logic 12.157ns (33.284%)  route 24.369ns (66.716%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=7 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.489     7.070    L_reg/M_sm_pac[7]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.148     7.218 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.872     8.090    L_reg/i__carry_i_14__2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.328     8.418 f  L_reg/L_2bff46f6_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.018     9.436    L_reg/L_2bff46f6_remainder0_carry_i_16_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.588 f  L_reg/L_2bff46f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.257    L_reg/L_2bff46f6_remainder0_carry_i_19_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.360    10.617 r  L_reg/L_2bff46f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.802    11.419    L_reg/L_2bff46f6_remainder0_carry_i_10_n_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.326    11.745 r  L_reg/L_2bff46f6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.745    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.277 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.499 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.186    13.685    L_reg/L_2bff46f6_remainder0[4]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.325    14.010 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.001    15.011    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    15.337 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.789    16.127    L_reg/i__carry__1_i_15_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.279 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.261    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.326    17.587 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.953    18.540    L_reg/i__carry_i_19_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.690 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.872    19.562    L_reg/i__carry_i_11_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.328    19.890 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.364    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.871 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.871    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.985    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.298 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    22.120    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.306    22.426 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.574    23.001    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.125 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.388    24.513    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.662 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.517    L_reg/i__carry_i_13_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.360    25.877 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.812    26.688    L_reg/i__carry_i_23_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.332    27.020 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.581    27.601    L_reg/i__carry_i_13_n_0
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.153    27.754 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.292    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.327    28.619 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.619    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.152 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.269 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.269    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.584 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.207    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.307    30.514 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.311    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    31.435 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    32.256    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.124    32.380 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.679    33.059    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I4_O)        0.124    33.183 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.652    33.835    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y64         LUT3 (Prop_lut3_I1_O)        0.124    33.959 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.119    38.078    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.651 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.651    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.521ns  (logic 12.390ns (33.925%)  route 24.132ns (66.075%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          1.489     7.070    L_reg/M_sm_pac[7]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.148     7.218 r  L_reg/i__carry_i_14__2/O
                         net (fo=2, routed)           0.872     8.090    L_reg/i__carry_i_14__2_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I2_O)        0.328     8.418 f  L_reg/L_2bff46f6_remainder0_carry_i_16/O
                         net (fo=3, routed)           1.018     9.436    L_reg/L_2bff46f6_remainder0_carry_i_16_n_0
    SLICE_X43Y68         LUT3 (Prop_lut3_I0_O)        0.152     9.588 f  L_reg/L_2bff46f6_remainder0_carry_i_19/O
                         net (fo=2, routed)           0.669    10.257    L_reg/L_2bff46f6_remainder0_carry_i_19_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I3_O)        0.360    10.617 r  L_reg/L_2bff46f6_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.802    11.419    L_reg/L_2bff46f6_remainder0_carry_i_10_n_0
    SLICE_X41Y68         LUT2 (Prop_lut2_I1_O)        0.326    11.745 r  L_reg/L_2bff46f6_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.745    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.277 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.277    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.499 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.186    13.685    L_reg/L_2bff46f6_remainder0[4]
    SLICE_X39Y67         LUT3 (Prop_lut3_I0_O)        0.325    14.010 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           1.001    15.011    L_reg/i__carry__1_i_14_n_0
    SLICE_X37Y68         LUT6 (Prop_lut6_I4_O)        0.326    15.337 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.789    16.127    L_reg/i__carry__1_i_15_n_0
    SLICE_X39Y68         LUT5 (Prop_lut5_I3_O)        0.152    16.279 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.983    17.261    L_reg/i__carry__1_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I4_O)        0.326    17.587 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.953    18.540    L_reg/i__carry_i_19_n_0
    SLICE_X42Y67         LUT3 (Prop_lut3_I0_O)        0.150    18.690 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.872    19.562    L_reg/i__carry_i_11_n_0
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.328    19.890 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.473    20.364    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.871 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.871    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.985 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.985    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.298 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.823    22.120    L_reg/L_2bff46f6_remainder0_inferred__1/i__carry__2[3]
    SLICE_X39Y68         LUT5 (Prop_lut5_I0_O)        0.306    22.426 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.574    23.001    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y67         LUT5 (Prop_lut5_I0_O)        0.124    23.125 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.388    24.513    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__0/i__carry__0_0
    SLICE_X36Y65         LUT2 (Prop_lut2_I0_O)        0.149    24.662 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.855    25.517    L_reg/i__carry_i_13_0
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.360    25.877 r  L_reg/i__carry_i_23/O
                         net (fo=1, routed)           0.812    26.688    L_reg/i__carry_i_23_n_0
    SLICE_X37Y65         LUT6 (Prop_lut6_I0_O)        0.332    27.020 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.581    27.601    L_reg/i__carry_i_13_n_0
    SLICE_X39Y65         LUT3 (Prop_lut3_I1_O)        0.153    27.754 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    28.292    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X38Y65         LUT5 (Prop_lut5_I0_O)        0.327    28.619 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.619    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.152 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.152    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.269 r  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.269    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.584 f  aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.623    30.207    aseg_driver/decimal_renderer/L_2bff46f6_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.307    30.514 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.797    31.311    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    31.435 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    32.256    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.124    32.380 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.595    32.976    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I3_O)        0.124    33.100 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.048    34.148    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.152    34.300 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.569    37.869    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.646 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.646    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.350ns (70.025%)  route 0.578ns (29.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.578     2.226    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.435 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.435    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_848171933[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.454ns (73.214%)  route 0.532ns (26.786%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.591     1.535    forLoop_idx_0_848171933[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y60         FDRE                                         r  forLoop_idx_0_848171933[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_848171933[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.076     1.752    forLoop_idx_0_848171933[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  forLoop_idx_0_848171933[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.849    forLoop_idx_0_848171933[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X64Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  forLoop_idx_0_848171933[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.404     2.298    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.521 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.521    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_848171933[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.481ns (73.345%)  route 0.538ns (26.655%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.588     1.532    forLoop_idx_0_848171933[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y63         FDRE                                         r  forLoop_idx_0_848171933[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  forLoop_idx_0_848171933[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     1.768    forLoop_idx_0_848171933[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  forLoop_idx_0_848171933[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.865    forLoop_idx_0_848171933[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X61Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.910 r  forLoop_idx_0_848171933[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.414     2.324    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.550 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.550    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_848171933[2].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.408ns (69.674%)  route 0.613ns (30.326%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    forLoop_idx_0_848171933[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_848171933[2].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_848171933[2].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.227     1.905    forLoop_idx_0_848171933[2].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X62Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.950 r  forLoop_idx_0_848171933[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.386     2.336    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.558 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.558    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_848171933[0].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.032ns  (logic 1.412ns (69.490%)  route 0.620ns (30.510%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.588     1.532    forLoop_idx_0_848171933[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  forLoop_idx_0_848171933[0].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  forLoop_idx_0_848171933[0].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.176     1.848    forLoop_idx_0_848171933[0].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X58Y64         LUT4 (Prop_lut4_I1_O)        0.045     1.893 r  forLoop_idx_0_848171933[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=13, routed)          0.444     2.338    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.563 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.563    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.373ns (64.957%)  route 0.741ns (35.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.584     1.528    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDPE (Prop_fdpe_C_Q)         0.141     1.669 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.741     2.410    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.642 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.642    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1667351601[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.415ns (65.496%)  route 0.746ns (34.504%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.589     1.533    forLoop_idx_0_1667351601[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y65         FDRE                                         r  forLoop_idx_0_1667351601[1].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1667351601[1].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.246     1.920    forLoop_idx_0_1667351601[1].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.965 r  forLoop_idx_0_1667351601[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=23, routed)          0.499     2.464    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.694 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.694    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.406ns (60.981%)  route 0.900ns (39.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X42Y52         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.900     2.569    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.811 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.811    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.476ns (63.846%)  route 0.836ns (36.154%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X48Y51         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=15, routed)          0.201     1.851    display/D_pixel_idx_q_reg_n_0_[7]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.049     1.900 r  display/mataddr_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.635     2.535    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.286     3.821 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.821    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.373ns (58.854%)  route 0.960ns (41.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.960     2.608    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.839 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.839    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_848171933[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.944ns  (logic 1.500ns (30.337%)  route 3.444ns (69.663%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.444     4.944    forLoop_idx_0_848171933[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y63         FDRE                                         r  forLoop_idx_0_848171933[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.438     4.842    forLoop_idx_0_848171933[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y63         FDRE                                         r  forLoop_idx_0_848171933[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_848171933[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.908ns  (logic 1.490ns (30.353%)  route 3.418ns (69.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.418     4.908    forLoop_idx_0_848171933[2].cond_butt_dirs/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_848171933[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.506     4.910    forLoop_idx_0_848171933[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_848171933[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.816ns  (logic 1.502ns (31.193%)  route 3.314ns (68.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.314     4.816    forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y63         FDRE                                         r  forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.438     4.842    forLoop_idx_0_848171933[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 1.488ns (31.619%)  route 3.217ns (68.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.217     4.704    forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    forLoop_idx_0_848171933[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 1.493ns (44.236%)  route 1.883ns (55.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.883     3.376    cond_butt_next_play/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.506     4.910    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.966ns  (logic 1.496ns (50.419%)  route 1.471ns (49.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     2.966    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.966ns  (logic 1.496ns (50.419%)  route 1.471ns (49.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     2.966    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.966ns  (logic 1.496ns (50.419%)  route 1.471ns (49.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     2.966    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.966ns  (logic 1.496ns (50.419%)  route 1.471ns (49.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.471     2.966    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.962ns  (logic 1.496ns (50.493%)  route 1.466ns (49.507%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.466     2.962    reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1667351601[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.532ns  (logic 0.236ns (44.377%)  route 0.296ns (55.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.296     0.532    forLoop_idx_0_1667351601[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1667351601[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.854     2.044    forLoop_idx_0_1667351601[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1667351601[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1667351601[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.230ns (37.560%)  route 0.382ns (62.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.382     0.612    forLoop_idx_0_1667351601[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1667351601[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.854     2.044    forLoop_idx_0_1667351601[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  forLoop_idx_0_1667351601[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.263ns (31.203%)  route 0.580ns (68.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.580     0.844    reset_cond/AS[0]
    SLICE_X63Y79         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y79         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.263ns (31.043%)  route 0.585ns (68.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.585     0.848    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.263ns (31.043%)  route 0.585ns (68.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.585     0.848    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.263ns (31.043%)  route 0.585ns (68.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.585     0.848    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.263ns (31.043%)  route 0.585ns (68.957%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.585     0.848    reset_cond/AS[0]
    SLICE_X62Y79         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.852     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y79         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.261ns (26.066%)  route 0.741ns (73.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.741     1.002    cond_butt_next_play/sync/D[0]
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.860     2.050    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.720ns  (logic 0.255ns (14.840%)  route 1.465ns (85.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.465     1.720    forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D[0]
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    forLoop_idx_0_848171933[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_848171933[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.270ns (15.089%)  route 1.519ns (84.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.519     1.789    forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y63         FDRE                                         r  forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.829     2.019    forLoop_idx_0_848171933[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y63         FDRE                                         r  forLoop_idx_0_848171933[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





