
ubuntu-preinstalled/dbus-cleanup-sockets:     file format elf32-littlearm


Disassembly of section .init:

000007a0 <.init>:
 7a0:	push	{r3, lr}
 7a4:	bl	ed4 <closedir@plt+0x5b8>
 7a8:	pop	{r3, pc}

Disassembly of section .plt:

000007ac <strcmp@plt-0x14>:
 7ac:	push	{lr}		; (str lr, [sp, #-4]!)
 7b0:	ldr	lr, [pc, #4]	; 7bc <strcmp@plt-0x4>
 7b4:	add	lr, pc, lr
 7b8:	ldr	pc, [lr, #8]!
 7bc:	muleq	r1, ip, r7

000007c0 <strcmp@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #1948]!	; 0x79c

000007cc <__cxa_finalize@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #1940]!	; 0x794

000007d8 <free@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1932]!	; 0x78c

000007e4 <sleep@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1924]!	; 0x784

000007f0 <stpcpy@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1916]!	; 0x77c

000007fc <__stack_chk_fail@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1908]!	; 0x774

00000808 <unlink@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1900]!	; 0x76c

00000814 <realloc@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1892]!	; 0x764

00000820 <fwrite@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1884]!	; 0x75c

0000082c <strcpy@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1876]!	; 0x754

00000838 <opendir@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1868]!	; 0x74c

00000844 <malloc@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1860]!	; 0x744

00000850 <__libc_start_main@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1852]!	; 0x73c

0000085c <strerror@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1844]!	; 0x734

00000868 <__gmon_start__@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #69632	; 0x11000
 870:	ldr	pc, [ip, #1836]!	; 0x72c

00000874 <exit@plt>:
 874:	add	ip, pc, #0, 12
 878:	add	ip, ip, #69632	; 0x11000
 87c:	ldr	pc, [ip, #1828]!	; 0x724

00000880 <strlen@plt>:
 880:	add	ip, pc, #0, 12
 884:	add	ip, ip, #69632	; 0x11000
 888:	ldr	pc, [ip, #1820]!	; 0x71c

0000088c <__errno_location@plt>:
 88c:	add	ip, pc, #0, 12
 890:	add	ip, ip, #69632	; 0x11000
 894:	ldr	pc, [ip, #1812]!	; 0x714

00000898 <memset@plt>:
 898:	add	ip, pc, #0, 12
 89c:	add	ip, ip, #69632	; 0x11000
 8a0:	ldr	pc, [ip, #1804]!	; 0x70c

000008a4 <strncpy@plt>:
 8a4:	add	ip, pc, #0, 12
 8a8:	add	ip, ip, #69632	; 0x11000
 8ac:	ldr	pc, [ip, #1796]!	; 0x704

000008b0 <__printf_chk@plt>:
 8b0:	add	ip, pc, #0, 12
 8b4:	add	ip, ip, #69632	; 0x11000
 8b8:	ldr	pc, [ip, #1788]!	; 0x6fc

000008bc <__fprintf_chk@plt>:
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #69632	; 0x11000
 8c4:	ldr	pc, [ip, #1780]!	; 0x6f4

000008c8 <fcntl64@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #69632	; 0x11000
 8d0:	ldr	pc, [ip, #1772]!	; 0x6ec

000008d4 <readdir64@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #69632	; 0x11000
 8dc:	ldr	pc, [ip, #1764]!	; 0x6e4

000008e0 <socket@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #69632	; 0x11000
 8e8:	ldr	pc, [ip, #1756]!	; 0x6dc

000008ec <strncmp@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #69632	; 0x11000
 8f4:	ldr	pc, [ip, #1748]!	; 0x6d4

000008f8 <abort@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #69632	; 0x11000
 900:	ldr	pc, [ip, #1740]!	; 0x6cc

00000904 <close@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #69632	; 0x11000
 90c:	ldr	pc, [ip, #1732]!	; 0x6c4

00000910 <connect@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #69632	; 0x11000
 918:	ldr	pc, [ip, #1724]!	; 0x6bc

0000091c <closedir@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #69632	; 0x11000
 924:	ldr	pc, [ip, #1716]!	; 0x6b4

Disassembly of section .text:

00000928 <.text>:
     928:	svcmi	0x00f0e92d
     92c:	stc	6, cr4, [sp, #-12]!
     930:	blcs	63540 <closedir@plt+0x62c24>
     934:	strbteq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     938:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
     93c:			; <UNDEFINED> instruction: 0xf8df4478
     940:	adclt	sl, r7, r4, ror #9
     944:	ldrbtmi	r5, [sl], #2178	; 0x882
     948:	eorls	r6, r5, #1179648	; 0x120000
     94c:	andeq	pc, r0, #79	; 0x4f
     950:	eorhi	pc, lr, #64, 6
     954:	ldrbls	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     958:			; <UNDEFINED> instruction: 0xf8df2700
     95c:			; <UNDEFINED> instruction: 0x460eb4d0
     960:	strcs	r4, [r1, #-1273]	; 0xfffffb07
     964:			; <UNDEFINED> instruction: 0x469844fb
     968:			; <UNDEFINED> instruction: 0xf8cd9704
     96c:	ands	sl, r0, ip
     970:			; <UNDEFINED> instruction: 0xf0402c2d
     974:			; <UNDEFINED> instruction: 0xf89a813a
     978:	blcs	b4c984 <closedir@plt+0xb4c068>
     97c:	teqhi	r5, r0, asr #32	; <UNPREDICTABLE>
     980:	mulcc	r2, sl, r8
     984:			; <UNDEFINED> instruction: 0xf0402b00
     988:	smladxcs	r1, r0, r1, r8
     98c:	strmi	r3, [r8, #1281]!	; 0x501
     990:			; <UNDEFINED> instruction: 0xf856d032
     994:	strbmi	sl, [r9], -r4, lsl #30
     998:			; <UNDEFINED> instruction: 0xf7ff4650
     99c:	stmdacs	r0, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
     9a0:	andhi	pc, r3, #0
     9a4:	mulmi	r0, sl, r8
     9a8:	tstle	r3, sp, lsr #24
     9ac:	mulne	r1, sl, r8
     9b0:	tstle	r4, r8, ror #18
     9b4:	mulne	r2, sl, r8
     9b8:			; <UNDEFINED> instruction: 0xf0002900
     9bc:	stfcsd	f0, [sp], #-984	; 0xfffffc28
     9c0:			; <UNDEFINED> instruction: 0xf89ad108
     9c4:	ldmdbcs	pc!, {r0, ip}	; <UNPREDICTABLE>
     9c8:			; <UNDEFINED> instruction: 0xf89ad104
     9cc:	stmdbcs	r0, {r1, ip}
     9d0:	mvnhi	pc, r0
     9d4:			; <UNDEFINED> instruction: 0x46504659
     9d8:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     9dc:			; <UNDEFINED> instruction: 0xf0002800
     9e0:	svccs	0x000081eb
     9e4:	blls	134cfc <closedir@plt+0x1343e0>
     9e8:			; <UNDEFINED> instruction: 0xf0402b00
     9ec:	strcc	r8, [r1, #-497]	; 0xfffffe0f
     9f0:	andsge	pc, r0, sp, asr #17
     9f4:	bicle	r4, ip, r8, lsr #11
     9f8:	movwge	lr, #14813	; 0x39dd
     9fc:			; <UNDEFINED> instruction: 0xf0002b00
     a00:			; <UNDEFINED> instruction: 0x200881bf
     a04:	blx	ff83ca0c <closedir@plt+0xff83c0f0>
     a08:	stmdals	r4, {r0, r1, r9, sl, lr}
     a0c:			; <UNDEFINED> instruction: 0xf7ff9307
     a10:			; <UNDEFINED> instruction: 0x4604ef14
     a14:			; <UNDEFINED> instruction: 0xf0002800
     a18:			; <UNDEFINED> instruction: 0xf8df81ec
     a1c:			; <UNDEFINED> instruction: 0x26025414
     a20:	movwcs	r4, #1715	; 0x6b3
     a24:	movwls	r4, #13437	; 0x347d
     a28:	strtmi	r4, [r0], -r9, lsr #13
     a2c:	svc	0x0052f7ff
     a30:	eorsle	r2, r7, r0, lsl #16
     a34:	ldreq	pc, [r3, -r0, lsl #2]
     a38:	strbmi	r2, [r9], -r5, lsl #4
     a3c:			; <UNDEFINED> instruction: 0xf7ff4638
     a40:			; <UNDEFINED> instruction: 0x4606ef56
     a44:	mvnsle	r2, r0, lsl #16
     a48:			; <UNDEFINED> instruction: 0xf0002010
     a4c:			; <UNDEFINED> instruction: 0x4605fabd
     a50:			; <UNDEFINED> instruction: 0xf7ff9804
     a54:	pkhbtmi	lr, r0, r6, lsl #30
     a58:			; <UNDEFINED> instruction: 0xf7ff4638
     a5c:	strbmi	lr, [r0], #-3858	; 0xfffff0ee
     a60:			; <UNDEFINED> instruction: 0xf0003002
     a64:	stmdbls	r4, {r0, r4, r5, r7, r9, fp, ip, sp, lr, pc}
     a68:			; <UNDEFINED> instruction: 0xf7ff6028
     a6c:			; <UNDEFINED> instruction: 0x232feec2
     a70:	andvc	r4, r3, r9, lsr r6
     a74:			; <UNDEFINED> instruction: 0xf7ff3001
     a78:			; <UNDEFINED> instruction: 0xf04feeda
     a7c:	strdvs	r3, [fp], #-63	; 0xffffffc1	; <UNPREDICTABLE>
     a80:	stmib	r5, {r0, r1, r8, r9, fp, ip, pc}^
     a84:	ldrmi	r6, [fp, #1538]	; 0x602
     a88:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
     a8c:	strtmi	r9, [r0], -r7, lsl #22
     a90:	blls	d22fc <closedir@plt+0xd19e0>
     a94:	eorpl	pc, r3, r1, asr #16
     a98:	movwls	r3, #13057	; 0x3301
     a9c:	svc	0x001af7ff
     aa0:	bicle	r2, r7, r0, lsl #16
     aa4:			; <UNDEFINED> instruction: 0xf8df4620
     aa8:			; <UNDEFINED> instruction: 0xf7ffb38c
     aac:	blmi	ff8bc794 <closedir@plt+0xff8bbe78>
     ab0:	ldrbtmi	r4, [fp], #-1275	; 0xfffffb05
     ab4:	bcc	43c2dc <closedir@plt+0x43b9c0>
     ab8:	ldrbtmi	r4, [fp], #-3040	; 0xfffff420
     abc:	blmi	ff8256d8 <closedir@plt+0xff824dbc>
     ac0:	mcr	4, 0, r4, cr8, cr11, {3}
     ac4:	blls	cf50c <closedir@plt+0xcebf0>
     ac8:	rsble	r2, r5, r0, lsl #22
     acc:			; <UNDEFINED> instruction: 0xf04f9b07
     ad0:	strbmi	r0, [r6], -r0, lsl #16
     ad4:	stmdbeq	r4, {r0, r1, r5, r7, r8, ip, sp, lr, pc}
     ad8:	svcmi	0x0004f859
     adc:	ldmib	r4, {r0, r9, sl, ip, sp}^
     ae0:	blcs	deec <closedir@plt+0xd5d0>
     ae4:	cmphi	r4, r0, lsl #5	; <UNPREDICTABLE>
     ae8:	teqle	lr, r0, lsl #26
     aec:	blcs	15ae80 <closedir@plt+0x15a564>
     af0:	addshi	pc, sp, r0, lsl #6
     af4:	strtmi	r2, [sl], -r1, lsl #2
     af8:	strmi	r4, [r8], -fp, lsl #8
     afc:			; <UNDEFINED> instruction: 0xf7ff60e3
     b00:	stmdacs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     b04:	vmla.i<illegal width 8>	d22, d0, d0[4]
     b08:	vst4.32	{d24-d27}, [pc :128], r2
     b0c:	mrscs	r6, R12_usr
     b10:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
     b14:	vmlal.s8	q9, d0, d0
     b18:	svcge	0x000980c8
     b1c:	rsbcs	r4, lr, #42991616	; 0x2900000
     b20:			; <UNDEFINED> instruction: 0xf7ff4638
     b24:	stmdavs	r1!, {r1, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     b28:	eoreq	pc, r6, sp, lsl #2
     b2c:	movwcs	r2, #4715	; 0x126b
     b30:	eorcc	pc, r4, sp, lsr #17
     b34:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
     b38:			; <UNDEFINED> instruction: 0xf7ffe005
     b3c:	stmdavs	r3, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
     b40:			; <UNDEFINED> instruction: 0xf0402b04
     b44:	stmdavs	r0!, {r0, r3, r4, r7, pc}^
     b48:	ldrtmi	r2, [r9], -lr, ror #4
     b4c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     b50:	blle	ffc8ab58 <closedir@plt+0xffc8a23c>
     b54:	andcs	r6, r3, #96, 16	; 0x600000
     b58:	ldrdcc	pc, [r8], -fp
     b5c:	adcvs	r2, r2, r0, lsl #16
     b60:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
     b64:	andcc	pc, r8, fp, asr #17
     b68:	blls	f74c8 <closedir@plt+0xf6bac>
     b6c:			; <UNDEFINED> instruction: 0xd1b342b3
     b70:	svceq	0x0000f1b8
     b74:	sbcshi	pc, lr, r0
     b78:	subcs	r4, r1, #182272	; 0x2c800
     b7c:			; <UNDEFINED> instruction: 0x210148b2
     b80:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     b84:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
     b88:	mcr	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     b8c:			; <UNDEFINED> instruction: 0xf7ff2002
     b90:	blls	fc440 <closedir@plt+0xfbb24>
     b94:	orrsle	r2, r9, r0, lsl #22
     b98:	ldrbtmi	r4, [sl], #-2732	; 0xfffff554
     b9c:	ldmdavs	r0, {r0, r1, r4, r7, fp, sp, lr}
     ba0:	subsmi	r6, fp, #5308416	; 0x510000
     ba4:	strmi	r1, [fp], #-2587	; 0xfffff5e5
     ba8:	blls	1d8cfc <closedir@plt+0x1d83e0>
     bac:			; <UNDEFINED> instruction: 0xf0402b00
     bb0:	stcmi	0, cr8, [r7], #908	; 0x38c
     bb4:	stmibmi	r7!, {r0, sp}
     bb8:	blls	111db0 <closedir@plt+0x111494>
     bbc:	ldmib	r4, {r0, r3, r4, r5, r6, sl, lr}^
     bc0:	stmiavs	r4!, {r8, sl, sp}
     bc4:	strmi	lr, [r0, #-2509]	; 0xfffff633
     bc8:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
     bcc:	blmi	fe51365c <closedir@plt+0xfe512d40>
     bd0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     bd4:	blls	95ac44 <closedir@plt+0x95a328>
     bd8:			; <UNDEFINED> instruction: 0xf040405a
     bdc:	andcs	r8, r0, r8, lsl #2
     be0:	ldc	0, cr11, [sp], #156	; 0x9c
     be4:	pop	{r1, r8, r9, fp, pc}
     be8:			; <UNDEFINED> instruction: 0xf89a8ff0
     bec:	blcs	b4cbf4 <closedir@plt+0xb4c2d8>
     bf0:	mcrge	4, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
     bf4:			; <UNDEFINED> instruction: 0xf0002001
     bf8:	bls	17f344 <closedir@plt+0x17ea28>
     bfc:	ldmdavs	r3, {r5, fp, sp, lr}
     c00:	andsvs	r3, r3, r1, lsl #6
     c04:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     c08:	svclt	0x00a42800
     c0c:	adcvs	r2, r3, r4, lsl #6
     c10:	stmdavs	r0!, {r1, r3, r5, r6, r8, r9, fp, ip, lr, pc}^
     c14:	blle	fea0ac1c <closedir@plt+0xfea0a300>
     c18:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
     c1c:			; <UNDEFINED> instruction: 0xf04f68a3
     c20:	strdvs	r3, [r2], #-47	; 0xffffffd1	; <UNPREDICTABLE>
     c24:	lslle	r2, r0, #22
     c28:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
     c2c:	stmmi	r5, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
     c30:	bmi	fe28903c <closedir@plt+0xfe288720>
     c34:			; <UNDEFINED> instruction: 0xf85a6823
     c38:	ldrbtmi	r0, [sl], #-0
     c3c:			; <UNDEFINED> instruction: 0xf7ff6800
     c40:	stmdavs	r0!, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
     c44:	adcvs	r2, r3, r1, lsl #6
     c48:	blle	fe38ac50 <closedir@plt+0xfe38a334>
     c4c:	blmi	1f7abe4 <closedir@plt+0x1f7a2c8>
     c50:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     c54:			; <UNDEFINED> instruction: 0xf7ff681f
     c58:	stmdavs	r0, {r1, r3, r4, r9, sl, fp, sp, lr, pc}
     c5c:	ldcl	7, cr15, [lr, #1020]!	; 0x3fc
     c60:	tstcs	r1, pc, ror sl
     c64:			; <UNDEFINED> instruction: 0x4603447a
     c68:			; <UNDEFINED> instruction: 0xf7ff4638
     c6c:	stmdavs	r0!, {r3, r5, r9, sl, fp, sp, lr, pc}^
     c70:	stmdacs	r0, {r0, r2, r5, r7, sp, lr}
     c74:			; <UNDEFINED> instruction: 0xe7cfdbd8
     c78:	strmi	r2, [r5], -pc, ror #22
     c7c:	adcsle	r4, ip, r8, lsl r6
     c80:	eorle	r2, fp, r3, ror fp
     c84:	eorle	r2, r9, fp, lsl #22
     c88:	bmi	1b9ad1c <closedir@plt+0x1b9a400>
     c8c:			; <UNDEFINED> instruction: 0xf85a9306
     c90:	ldmdavs	r5, {r1, sp}
     c94:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
     c98:	bcs	43c500 <closedir@plt+0x43bbe4>
     c9c:	blls	1890a8 <closedir@plt+0x18878c>
     ca0:	strtmi	r9, [r8], -r0
     ca4:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     ca8:	stmdavs	r3!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
     cac:	movwls	r4, #27237	; 0x6a65
     cb0:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     cb4:			; <UNDEFINED> instruction: 0xf7ff6817
     cb8:	stmdavs	r0, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
     cbc:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     cc0:	tstcs	r1, r6, lsl #22
     cc4:	andls	r4, r0, #2097152	; 0x200000
     cc8:	ldrtmi	r4, [r8], -r6, ror #20
     ccc:			; <UNDEFINED> instruction: 0xf7ff447a
     cd0:	stmdavs	r0!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
     cd4:	stmdacs	r0, {r0, r2, r5, r7, sp, lr}
     cd8:	ldr	sp, [sp, r6, lsr #23]
     cdc:	movwcs	r6, #2144	; 0x860
     ce0:	addsmi	r6, r8, #163	; 0xa3
     ce4:	ldr	sp, [r7, r0, lsr #23]
     ce8:	bmi	159ad7c <closedir@plt+0x159a460>
     cec:	movwls	r6, #26664	; 0x6828
     cf0:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
     cf4:			; <UNDEFINED> instruction: 0xf7ff6815
     cf8:	blls	1bc3c8 <closedir@plt+0x1bbaac>
     cfc:	mufe	f2, f0, f1
     d00:	mulls	r0, r0, sl
     d04:			; <UNDEFINED> instruction: 0xf7ff4628
     d08:	movwcs	lr, #7642	; 0x1dda
     d0c:	str	r6, [r0, r3, lsr #1]
     d10:	bleq	12fb654 <closedir@plt+0x12fad38>
     d14:	b	17e6d38 <closedir@plt+0x17e641c>
     d18:	eorsle	r0, r5, fp, lsl #15
     d1c:			; <UNDEFINED> instruction: 0xf7ff4639
     d20:	andls	lr, r7, sl, ror sp
     d24:			; <UNDEFINED> instruction: 0xf47f2800
     d28:	bmi	13ec7f4 <closedir@plt+0x13ebed8>
     d2c:	stmdami	r5, {r0, r1, r3, r4, r5, r9, sl, lr}^
     d30:	eors	r4, r1, sl, ror r4
     d34:	stmdbls	r3, {r0, r2, r3, r6, r9, fp, lr}
     d38:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
     d3c:	bne	ff2dad84 <closedir@plt+0xff2da468>
     d40:	bne	6dae8c <closedir@plt+0x6da570>
     d44:	subsvs	r4, r3, fp, lsl #8
     d48:	blcs	2796c <closedir@plt+0x27050>
     d4c:	svcge	0x0031f43f
     d50:	vstrls	s18, [r7, #-12]
     d54:	streq	lr, [r2], r5, lsl #22
     d58:	blmi	13eeb4 <closedir@plt+0x13e598>
     d5c:	stmdavs	r0!, {r2, r4, r6, r8, ip, sp, pc}
     d60:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     d64:	stmdacs	r0, {r5, r6, fp, sp, lr}
     d68:			; <UNDEFINED> instruction: 0xf7ffdb01
     d6c:	strtmi	lr, [r0], -ip, asr #27
     d70:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     d74:	mvnle	r4, lr, lsr #5
     d78:			; <UNDEFINED> instruction: 0xf7ff9807
     d7c:	ldr	lr, [r8, -lr, lsr #26]
     d80:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
     d84:	ldrt	r9, [ip], -r4, lsl #6
     d88:			; <UNDEFINED> instruction: 0xf7ff9707
     d8c:	ldrbt	lr, [sp], -r6, lsr #26
     d90:			; <UNDEFINED> instruction: 0x462b4a38
     d94:	ldrbtmi	r4, [sl], #-2091	; 0xfffff7d5
     d98:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     d9c:	stmdavs	r0, {r0, r8, sp}
     da0:	stc	7, cr15, [ip, #1020]	; 0x3fc
     da4:			; <UNDEFINED> instruction: 0xf7ff2001
     da8:	andcs	lr, r0, r6, ror #26
     dac:			; <UNDEFINED> instruction: 0xf8f6f000
     db0:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
     db4:	strt	r9, [r4], -r4, lsl #6
     db8:	ldmdbmi	r1!, {r4, r5, r9, fp, lr}
     dbc:	ldrbtmi	r9, [sl], #-3
     dc0:	andcs	r4, r1, r9, ror r4
     dc4:	ldcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
     dc8:	ldrmi	r9, [r8], -r3, lsl #22
     dcc:	ldcl	7, cr15, [r2, #-1020]	; 0xfffffc04
     dd0:	ldrdge	pc, [ip], -sp
     dd4:	blmi	6c96c8 <closedir@plt+0x6c8dac>
     dd8:	stmdami	sl!, {r0, r8, sp}
     ddc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     de0:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
     de4:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
     de8:			; <UNDEFINED> instruction: 0xf7ff2001
     dec:			; <UNDEFINED> instruction: 0xf7ffed44
     df0:	blmi	53c210 <closedir@plt+0x53b8f4>
     df4:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
     df8:			; <UNDEFINED> instruction: 0xf7ff681c
     dfc:	stmdavs	r0, {r3, r6, r8, sl, fp, sp, lr, pc}
     e00:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     e04:	tstcs	r1, r4, lsl #22
     e08:	andls	r4, r0, #2097152	; 0x200000
     e0c:			; <UNDEFINED> instruction: 0x46204a1e
     e10:			; <UNDEFINED> instruction: 0xf7ff447a
     e14:	andcs	lr, r1, r4, asr sp
     e18:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     e1c:	andeq	r1, r1, r8, lsl r6
     e20:	muleq	r0, r0, r0
     e24:	andeq	r1, r1, lr, lsl #12
     e28:	andeq	r0, r0, ip, asr #14
     e2c:	andeq	r0, r0, r0, asr r7
     e30:	andeq	r0, r0, r0, lsl #16
     e34:	andeq	r1, r1, r4, asr r5
     e38:	andeq	r0, r0, r6, ror #17
     e3c:	andeq	r1, r1, sl, asr #10
     e40:	andeq	r0, r0, r0, lsl r9
     e44:	muleq	r0, r4, r0
     e48:	andeq	r0, r0, ip, asr #13
     e4c:	andeq	r1, r1, sl, ror #8
     e50:	andeq	r1, r1, ip, asr #8
     e54:	andeq	r0, r0, r8, lsr r8
     e58:	andeq	r1, r1, r4, lsl #7
     e5c:	muleq	r0, r6, r6
     e60:	andeq	r0, r0, r8, asr #13
     e64:	muleq	r0, ip, r6
     e68:	strdeq	r0, [r0], -ip
     e6c:	andeq	r1, r1, ip, asr #5
     e70:	andeq	r0, r0, r2, lsr #6
     e74:	strdeq	r0, [r0], -lr
     e78:	strdeq	r0, [r0], -r2
     e7c:	andeq	r0, r0, r2, lsl #6
     e80:	andeq	r0, r0, r8, lsl #6
     e84:	andeq	r0, r0, r4, ror #7
     e88:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     e8c:	bleq	3cfd0 <closedir@plt+0x3c6b4>
     e90:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     e94:	strbtmi	fp, [sl], -r2, lsl #24
     e98:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     e9c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     ea0:	ldrmi	sl, [sl], #776	; 0x308
     ea4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     ea8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     eac:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     eb0:			; <UNDEFINED> instruction: 0xf85a4b06
     eb4:	stmdami	r6, {r0, r1, ip, sp}
     eb8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     ebc:	stcl	7, cr15, [r8], {255}	; 0xff
     ec0:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
     ec4:	muleq	r1, r4, r0
     ec8:	andeq	r0, r0, r4, lsl #1
     ecc:	muleq	r0, ip, r0
     ed0:	andeq	r0, r0, r0, lsr #1
     ed4:	ldr	r3, [pc, #20]	; ef0 <closedir@plt+0x5d4>
     ed8:	ldr	r2, [pc, #20]	; ef4 <closedir@plt+0x5d8>
     edc:	add	r3, pc, r3
     ee0:	ldr	r2, [r3, r2]
     ee4:	cmp	r2, #0
     ee8:	bxeq	lr
     eec:	b	868 <__gmon_start__@plt>
     ef0:	andeq	r1, r1, r4, ror r0
     ef4:	muleq	r0, r8, r0
     ef8:	blmi	1d2f18 <closedir@plt+0x1d25fc>
     efc:	bmi	1d20e4 <closedir@plt+0x1d17c8>
     f00:	addmi	r4, r3, #2063597568	; 0x7b000000
     f04:	andle	r4, r3, sl, ror r4
     f08:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f0c:	ldrmi	fp, [r8, -r3, lsl #2]
     f10:	svclt	0x00004770
     f14:	andeq	r1, r1, r4, lsl #2
     f18:	andeq	r1, r1, r0, lsl #2
     f1c:	andeq	r1, r1, r0, asr r0
     f20:	andeq	r0, r0, ip, lsl #1
     f24:	stmdbmi	r9, {r3, fp, lr}
     f28:	bmi	252110 <closedir@plt+0x2517f4>
     f2c:	bne	252118 <closedir@plt+0x2517fc>
     f30:	svceq	0x00cb447a
     f34:			; <UNDEFINED> instruction: 0x01a1eb03
     f38:	andle	r1, r3, r9, asr #32
     f3c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f40:	ldrmi	fp, [r8, -r3, lsl #2]
     f44:	svclt	0x00004770
     f48:	ldrdeq	r1, [r1], -r8
     f4c:	ldrdeq	r1, [r1], -r4
     f50:	andeq	r1, r1, r4, lsr #32
     f54:	andeq	r0, r0, r4, lsr #1
     f58:	blmi	2ae380 <closedir@plt+0x2ada64>
     f5c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     f60:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     f64:	blmi	26f518 <closedir@plt+0x26ebfc>
     f68:	ldrdlt	r5, [r3, -r3]!
     f6c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     f70:			; <UNDEFINED> instruction: 0xf7ff6818
     f74:			; <UNDEFINED> instruction: 0xf7ffec2c
     f78:	blmi	1c0e7c <closedir@plt+0x1c0560>
     f7c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     f80:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     f84:	andeq	r1, r1, r2, lsr #1
     f88:	strdeq	r0, [r1], -r4
     f8c:	andeq	r0, r0, r8, lsl #1
     f90:	andeq	r1, r1, lr, lsl #1
     f94:	andeq	r1, r1, r2, lsl #1
     f98:	svclt	0x0000e7c4
     f9c:	strmi	fp, [r4], -r8, lsl #10
     fa0:	eorscs	r4, r6, #6144	; 0x1800
     fa4:	tstcs	r1, r6, lsl #26
     fa8:	stmdami	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
     fac:	ldrbtmi	r5, [r8], #-2395	; 0xfffff6a5
     fb0:			; <UNDEFINED> instruction: 0xf7ff681b
     fb4:			; <UNDEFINED> instruction: 0x4620ec36
     fb8:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
     fbc:	andeq	r0, r1, ip, lsr #31
     fc0:	muleq	r0, r4, r0
     fc4:	muleq	r0, lr, r0
     fc8:	addlt	fp, r3, r0, lsr r5
     fcc:	strmi	r4, [r4], -sl, lsl #26
     fd0:	ldrbtmi	r9, [sp], #-1
     fd4:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
     fd8:	andlt	fp, r3, r8, lsl #2
     fdc:	stmdami	r7, {r4, r5, r8, sl, fp, ip, sp, pc}
     fe0:	bmi	1d2874 <closedir@plt+0x1d1f58>
     fe4:	stmdapl	r8!, {r0, r8, sp}
     fe8:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
     fec:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
     ff0:			; <UNDEFINED> instruction: 0xf7ff2001
     ff4:	svclt	0x0000ec40
     ff8:	andeq	r0, r1, r2, lsl #31
     ffc:	muleq	r0, r4, r0
    1000:	muleq	r0, ip, r0
    1004:	mvnsmi	lr, #737280	; 0xb4000
    1008:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    100c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1010:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1014:	bl	ff13f018 <closedir@plt+0xff13e6fc>
    1018:	blne	1d92214 <closedir@plt+0x1d918f8>
    101c:	strhle	r1, [sl], -r6
    1020:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1024:	svccc	0x0004f855
    1028:	strbmi	r3, [sl], -r1, lsl #8
    102c:	ldrtmi	r4, [r8], -r1, asr #12
    1030:	adcmi	r4, r6, #152, 14	; 0x2600000
    1034:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1038:	svclt	0x000083f8
    103c:	andeq	r0, r1, lr, lsr lr
    1040:	andeq	r0, r1, r4, lsr lr
    1044:	svclt	0x00004770

Disassembly of section .fini:

00001048 <.fini>:
    1048:	push	{r3, lr}
    104c:	pop	{r3, pc}
