static int F_1 ( char * V_1 , char * * V_2 , T_1 V_3 ,\r\nint V_4 , int * V_5 , void * V_6 )\r\n{\r\nstruct V_7 * V_8 ;\r\nint V_9 ;\r\nint V_10 ;\r\nstruct V_11 * V_12 ;\r\nchar * V_13 [] = {\r\nL_1 , L_2 , L_3 ,\r\nL_4 , L_5 , L_6 , L_7 , L_7\r\n} ;\r\nchar * signal [] = { L_7 , L_8 , L_9 , L_10 , L_11 } ;\r\nint V_14 ;\r\nint V_15 ;\r\nstruct V_16 V_17 ;\r\nT_2 V_18 ;\r\nV_8 = (struct V_7 * ) V_6 ;\r\nV_12 = F_2 ( V_8 ) ;\r\nif ( V_3 > 0 ) {\r\n* V_5 = 1 ;\r\nreturn 0 ;\r\n}\r\nif ( V_12 -> V_19 == V_20 ) {\r\nif ( V_12 -> V_21 != 0xFF ) {\r\nV_12 -> V_22 =\r\nF_3 ( V_8 , V_23 ) ;\r\nV_12 -> V_24 =\r\nF_3 ( V_8 ,\r\nV_25 ) ;\r\n} else {\r\nV_12 -> V_24 = 0xf ;\r\n}\r\n} else {\r\nif ( V_12 -> V_21 != 0xFF ) {\r\nV_12 -> V_22 =\r\nF_4 ( F_5\r\n( V_8 , V_26 ,\r\nV_27 ) ) ;\r\nV_12 -> V_24 =\r\nF_4 ( F_5\r\n( V_8 , V_28 ,\r\nV_29 ) ) ;\r\n} else {\r\nV_12 -> V_24 = 0xf ;\r\n}\r\n}\r\nV_10 = ( V_12 -> V_22 ) & 0xf ;\r\nswitch ( V_10 ) {\r\ncase 0x1 :\r\nV_14 = 1 ;\r\nbreak;\r\ncase 0x3 :\r\nV_14 = 2 ;\r\nbreak;\r\ncase 0x7 :\r\nV_14 = 3 ;\r\nbreak;\r\ncase 0xf :\r\nV_14 = 4 ;\r\nbreak;\r\ndefault:\r\nV_14 = 0 ;\r\n}\r\nV_10 = ( V_12 -> V_22 >> 8 ) & 0xf ;\r\nswitch ( V_10 ) {\r\ncase 0x1 :\r\nV_15 = 1 ;\r\nbreak;\r\ncase 0x3 :\r\nV_15 = 2 ;\r\nbreak;\r\ncase 0x7 :\r\nV_15 = 3 ;\r\nbreak;\r\ncase 0xf :\r\nV_15 = 4 ;\r\nbreak;\r\ndefault:\r\nV_15 = 0 ;\r\n}\r\nF_6 ( & V_17 ) ;\r\nV_18 = ( V_17 . V_30 - V_12 -> V_31 ) ;\r\nV_9 = 0 ;\r\nF_7 ( V_9 , V_1 , L_12 ,\r\n( ( V_18 / 3600 ) % 24 ) , ( ( V_18 / 60 ) % 60 ) , ( V_18 % 60 ) ) ;\r\nF_7 ( V_9 , V_1 , L_13 , V_18 ) ;\r\nF_7 ( V_9 , V_1 , L_14 ,\r\n( V_12 -> V_19 ) ==\r\nV_20 ? L_15 : L_16 ) ;\r\nF_8 ( V_9 , V_1 , L_17 , V_32 , V_12 -> V_33 ) ;\r\nF_8 ( V_9 , V_1 , L_18 , V_34 , V_12 -> V_35 ) ;\r\nF_9 ( V_9 , V_1 , L_19 , V_36 , V_12 -> V_37 ) ;\r\nF_8 ( V_9 , V_1 , L_20 , V_38 ,\r\nV_12 -> V_39 ) ;\r\nF_8 ( V_9 , V_1 , L_21 , V_40 ,\r\nV_12 -> V_41 ) ;\r\nF_9 ( V_9 , V_1 , L_22 , V_42 ,\r\nV_12 -> V_43 ) ;\r\nF_7 ( V_9 , V_1 , L_23 ,\r\n( V_12 -> V_44 ) ? L_24 : L_25 ) ;\r\nF_7 ( V_9 , V_1 , L_26 ,\r\nV_13 [ ( ( V_12 -> V_24 ) & 0x7 ) ] ) ;\r\nF_7 ( V_9 , V_1 , L_27 , V_12 -> V_45 . V_46 ) ;\r\nF_7 ( V_9 , V_1 , L_28 , V_12 -> V_45 . V_47 ) ;\r\nF_7 ( V_9 , V_1 , L_29 , V_12 -> V_45 . V_48 ) ;\r\nF_7 ( V_9 , V_1 , L_30 , V_12 -> V_45 . V_49 ) ;\r\nF_7 ( V_9 , V_1 , L_31 , signal [ V_14 ] ) ;\r\nF_7 ( V_9 , V_1 , L_32 , signal [ V_15 ] ) ;\r\nreturn V_9 ;\r\n}\r\nstatic int F_10 ( struct V_50 * V_51 , unsigned long V_52 ,\r\nvoid * V_53 )\r\n{\r\nstruct V_7 * V_8 = V_53 ;\r\nstruct V_11 * V_12 ;\r\nV_12 = F_2 ( V_8 ) ;\r\nswitch ( V_52 ) {\r\ncase V_54 :\r\nF_11 ( V_12 -> V_55 , V_12 -> V_56 ) ;\r\nF_12 ( V_8 -> V_57 , 0644 , V_12 -> V_56 ,\r\nF_1 , V_8 ) ;\r\nsnprintf ( V_12 -> V_55 , V_58 , L_33 , V_8 -> V_57 ) ;\r\nbreak;\r\n}\r\nreturn V_59 ;\r\n}\r\nvoid F_13 ( struct V_7 * V_8 )\r\n{\r\nstruct V_11 * V_12 ;\r\nV_12 = F_2 ( V_8 ) ;\r\nV_12 -> V_56 = F_14 ( V_60 , V_61 . V_62 ) ;\r\nF_12 ( V_8 -> V_57 , 0644 , V_12 -> V_56 ,\r\nF_1 , V_8 ) ;\r\nsnprintf ( V_12 -> V_55 , V_58 , L_33 , V_8 -> V_57 ) ;\r\nF_15 ( & V_63 ) ;\r\n}\r\nvoid F_16 ( struct V_7 * V_8 )\r\n{\r\nstruct V_11 * V_12 ;\r\nV_12 = F_2 ( V_8 ) ;\r\nF_11 ( V_8 -> V_57 , V_12 -> V_56 ) ;\r\nF_11 ( V_60 , V_61 . V_62 ) ;\r\nF_17 ( & V_63 ) ;\r\n}
