//oanab
//18 dec 2007

csl_register regi{
  regi() {
    set_width(32);
    set_type(counter);
    add_logic(count_direction,down);
    add_logic(count_amount,3);
  }
};

csl_unit u{
  csl_port clk(input);
  csl_signal rst,en,data(32);
  regi
  regi0(.clock(clk),.reset_(rst),.enable(en),.reg_out(data));
  u() {
    clk.set_attr(clock);
  }
};

csl_memory_map_page mpag{
  mpag() {
    set_unit_name(u);
    add_address_range(0,128);
  }
};

csl_memory_map mmap{
  mmap() {
    set_type(hierarchical);
  }
};
