--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml TOP_ENTITY.twx TOP_ENTITY.ncd -o TOP_ENTITY.twr
TOP_ENTITY.pcf -ucf Nexys3_Master.ucf

Design file:              TOP_ENTITY.ncd
Physical constraint file: TOP_ENTITY.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2794 paths analyzed, 936 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.135ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_1/DABUS_L_I_2 (SLICE_X7Y29.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd1 (FF)
  Destination:          XLXI_1/DABUS_L_I_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd1 to XLXI_1/DABUS_L_I_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd1
    SLICE_X18Y18.D2      net (fanout=25)       1.561   XLXI_1/CURRENT_STATE_FSM_FFd1
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.408   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_2
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (1.138ns logic, 3.974ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd2 (FF)
  Destination:          XLXI_1/DABUS_L_I_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd2 to XLXI_1/DABUS_L_I_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd2
    SLICE_X18Y18.D4      net (fanout=26)       1.087   XLXI_1/CURRENT_STATE_FSM_FFd2
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.408   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_2
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.138ns logic, 3.500ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd3 (FF)
  Destination:          XLXI_1/DABUS_L_I_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd3 to XLXI_1/DABUS_L_I_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X18Y18.D6      net (fanout=31)       0.926   XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.408   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_2
    -------------------------------------------------  ---------------------------
    Total                                      4.477ns (1.138ns logic, 3.339ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/DABUS_L_I_1 (SLICE_X7Y29.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd1 (FF)
  Destination:          XLXI_1/DABUS_L_I_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd1 to XLXI_1/DABUS_L_I_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd1
    SLICE_X18Y18.D2      net (fanout=25)       1.561   XLXI_1/CURRENT_STATE_FSM_FFd1
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.390   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_1
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (1.120ns logic, 3.974ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd2 (FF)
  Destination:          XLXI_1/DABUS_L_I_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd2 to XLXI_1/DABUS_L_I_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd2
    SLICE_X18Y18.D4      net (fanout=26)       1.087   XLXI_1/CURRENT_STATE_FSM_FFd2
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.390   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_1
    -------------------------------------------------  ---------------------------
    Total                                      4.620ns (1.120ns logic, 3.500ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd3 (FF)
  Destination:          XLXI_1/DABUS_L_I_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd3 to XLXI_1/DABUS_L_I_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X18Y18.D6      net (fanout=31)       0.926   XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.390   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_1
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.120ns logic, 3.339ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/DABUS_L_I_3 (SLICE_X7Y29.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd1 (FF)
  Destination:          XLXI_1/DABUS_L_I_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.086ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd1 to XLXI_1/DABUS_L_I_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.AQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd1
    SLICE_X18Y18.D2      net (fanout=25)       1.561   XLXI_1/CURRENT_STATE_FSM_FFd1
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.382   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_3
    -------------------------------------------------  ---------------------------
    Total                                      5.086ns (1.112ns logic, 3.974ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd2 (FF)
  Destination:          XLXI_1/DABUS_L_I_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd2 to XLXI_1/DABUS_L_I_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.BQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd2
    SLICE_X18Y18.D4      net (fanout=26)       1.087   XLXI_1/CURRENT_STATE_FSM_FFd2
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.382   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_3
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.112ns logic, 3.500ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/CURRENT_STATE_FSM_FFd3 (FF)
  Destination:          XLXI_1/DABUS_L_I_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.451 - 0.439)
  Source Clock:         clk_I_BUFGP rising at 0.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/CURRENT_STATE_FSM_FFd3 to XLXI_1/DABUS_L_I_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y26.DQ      Tcko                  0.476   XLXI_1/CURRENT_STATE_FSM_FFd3
                                                       XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X18Y18.D6      net (fanout=31)       0.926   XLXI_1/CURRENT_STATE_FSM_FFd3
    SLICE_X18Y18.D       Tilo                  0.254   XLXI_1/PLAY_I
                                                       XLXI_1/_n0219_inv1
    SLICE_X7Y29.CE       net (fanout=6)        2.413   XLXI_1/_n0219_inv
    SLICE_X7Y29.CLK      Tceck                 0.382   XLXI_1/DABUS_L_I<3>
                                                       XLXI_1/DABUS_L_I_3
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.112ns logic, 3.339ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/output_r_i_11 (SLICE_X8Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/output_r_i_11 (FF)
  Destination:          XLXI_5/output_r_i_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/output_r_i_11 to XLXI_5/output_r_i_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.AQ       Tcko                  0.200   XLXI_5/output_r_i<14>
                                                       XLXI_5/output_r_i_11
    SLICE_X8Y12.A6       net (fanout=2)        0.025   XLXI_5/output_r_i<11>
    SLICE_X8Y12.CLK      Tah         (-Th)    -0.190   XLXI_5/output_r_i<14>
                                                       XLXI_5/Mmux_output_r_i[15]_GND_10_o_mux_29_OUT31
                                                       XLXI_5/output_r_i_11
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/input_r_o_4 (SLICE_X16Y21.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/input_r_4 (FF)
  Destination:          XLXI_5/input_r_o_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_5/input_r_4 to XLXI_5/input_r_o_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.198   XLXI_5/input_r<7>
                                                       XLXI_5/input_r_4
    SLICE_X16Y21.B6      net (fanout=3)        0.031   XLXI_5/input_r<4>
    SLICE_X16Y21.CLK     Tah         (-Th)    -0.190   XLXI_5/input_r_o<6>
                                                       XLXI_5/input_r_o_4_dpot
                                                       XLXI_5/input_r_o_4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.388ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/LED_I_3 (SLICE_X28Y13.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/LED_I_3 (FF)
  Destination:          XLXI_1/LED_I_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_I_BUFGP rising at 10.000ns
  Destination Clock:    clk_I_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/LED_I_3 to XLXI_1/LED_I_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y13.DQ      Tcko                  0.200   XLXI_1/LED_I<3>
                                                       XLXI_1/LED_I_3
    SLICE_X28Y13.D6      net (fanout=2)        0.028   XLXI_1/LED_I<3>
    SLICE_X28Y13.CLK     Tah         (-Th)    -0.190   XLXI_1/LED_I<3>
                                                       XLXI_1/Mmux_CURRENT_STATE[2]_LED_I[7]_wide_mux_49_OUT41
                                                       XLXI_1/LED_I_3
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_I_BUFGP/BUFG/I0
  Logical resource: clk_I_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_I_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_5/adcnt<3>/CLK
  Logical resource: XLXI_5/adcnt_0/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_5/adcnt<3>/CLK
  Logical resource: XLXI_5/adcnt_3/CK
  Location pin: SLICE_X14Y24.CLK
  Clock network: clk_I_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_I          |    5.135|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2794 paths, 0 nets, and 1141 connections

Design statistics:
   Minimum period:   5.135ns{1}   (Maximum frequency: 194.742MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 21 15:52:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 254 MB



