<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_spi_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__spi__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_spi_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__spi__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_SPI_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_SPI_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __RW uint32_t WR_TRANS_CNT;                <span class="comment">/* 0x4: Transfer count for write data */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t RD_TRANS_CNT;                <span class="comment">/* 0x8: Transfer count for read data */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED1[4];                <span class="comment">/* 0xC - 0xF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t TRANSFMT;                    <span class="comment">/* 0x10: Transfer Format Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __RW uint32_t DIRECTIO;                    <span class="comment">/* 0x14: Direct IO Control Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __R  uint8_t  RESERVED2[8];                <span class="comment">/* 0x18 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t TRANSCTRL;                   <span class="comment">/* 0x20: Transfer Control Register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t CMD;                         <span class="comment">/* 0x24: Command Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __RW uint32_t ADDR;                        <span class="comment">/* 0x28: Address Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t DATA;                        <span class="comment">/* 0x2C: Data Register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t CTRL;                        <span class="comment">/* 0x30: Control Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __R  uint32_t STATUS;                      <span class="comment">/* 0x34: Status Register */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __RW uint32_t INTREN;                      <span class="comment">/* 0x38: Interrupt Enable Register */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __W  uint32_t INTRST;                      <span class="comment">/* 0x3C: Interrupt Status Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t TIMING;                      <span class="comment">/* 0x40: Interface Timing Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __R  uint8_t  RESERVED3[28];               <span class="comment">/* 0x44 - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __RW uint32_t SLVST;                       <span class="comment">/* 0x60: Slave Status Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __R  uint32_t SLVDATACNT;                  <span class="comment">/* 0x64: Slave Data Count Register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __R  uint32_t SLVDATAWCNT;                 <span class="comment">/* 0x68: WCnt */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __R  uint32_t SLVDATARCNT;                 <span class="comment">/* 0x6C: RCnt */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __R  uint8_t  RESERVED4[12];               <span class="comment">/* 0x70 - 0x7B: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __R  uint32_t CONFIG;                      <span class="comment">/* 0x7C: Configuration Register */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>} <a class="code hl_struct" href="structSPI__Type.html">SPI_Type</a>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Bitfield definition for register: WR_TRANS_CNT */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * WRTRANCNT (RW)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> *</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * Transfer count for write data</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * WrTranCnt indicates the number of units of data to be transmitted to the SPI bus from the Data Register. The actual transfer count is (WrTranCnt+1).</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * WrTranCnt only takes effect when TransMode is 0, 1, 3, 4, 5, 6 or 8.</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * The size (bit-width) of a data unit is defined by the DataLen field of the Transfer Format Register.</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * For TransMode 0, WrTranCnt must be equal to RdTranCnt.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3a01666f6878fc771b91e66425db44cd">   49</a></span><span class="preprocessor">#define SPI_WR_TRANS_CNT_WRTRANCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a34280b478c4300b2dd37ceb1f9f11836">   50</a></span><span class="preprocessor">#define SPI_WR_TRANS_CNT_WRTRANCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a29d51678a148b5ce4c84886bee3b16b7">   51</a></span><span class="preprocessor">#define SPI_WR_TRANS_CNT_WRTRANCNT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_WR_TRANS_CNT_WRTRANCNT_SHIFT) &amp; SPI_WR_TRANS_CNT_WRTRANCNT_MASK)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4b1eac0cf1e91ee0331139fdf8897c1d">   52</a></span><span class="preprocessor">#define SPI_WR_TRANS_CNT_WRTRANCNT_GET(x) (((uint32_t)(x) &amp; SPI_WR_TRANS_CNT_WRTRANCNT_MASK) &gt;&gt; SPI_WR_TRANS_CNT_WRTRANCNT_SHIFT)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">/* Bitfield definition for register: RD_TRANS_CNT */</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * RDTRANCNT (RW)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> *</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * Transfer count for read data</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * RdTranCnt indicates the number of units of data to be received from SPI bus and stored to the Data Register. The actual received count is (RdTranCnt+1).</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * RdTransCnt only takes effect when TransMode is 0, 2, 3, 4, 5, 6 or 9.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * The size (bit-width) of a data unit is defined by the DataLen field of the Transfer Format Register.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * For TransMode 0, WrTranCnt must equal RdTranCnt.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> */</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a653ddf5fd368029f51ccd8d3e80cbc05">   64</a></span><span class="preprocessor">#define SPI_RD_TRANS_CNT_RDTRANCNT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a324d40e1f387f5dfcde023a9c49d9072">   65</a></span><span class="preprocessor">#define SPI_RD_TRANS_CNT_RDTRANCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6e9df18a83a2978094888b776b3e0d99">   66</a></span><span class="preprocessor">#define SPI_RD_TRANS_CNT_RDTRANCNT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_RD_TRANS_CNT_RDTRANCNT_SHIFT) &amp; SPI_RD_TRANS_CNT_RDTRANCNT_MASK)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0652f7ab6b34d5ed7cf2228b1f9835d2">   67</a></span><span class="preprocessor">#define SPI_RD_TRANS_CNT_RDTRANCNT_GET(x) (((uint32_t)(x) &amp; SPI_RD_TRANS_CNT_RDTRANCNT_MASK) &gt;&gt; SPI_RD_TRANS_CNT_RDTRANCNT_SHIFT)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Bitfield definition for register: TRANSFMT */</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * ADDRLEN (RW)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> *</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> * Address length in bytes</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * 0x0: 1 byte</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> * 0x1: 2 bytes</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * 0x2: 3 bytes</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * 0x3: 4 bytes</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8db4d172201636c0bf4a25c05eb2f93f">   79</a></span><span class="preprocessor">#define SPI_TRANSFMT_ADDRLEN_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae633d52690905f607832aa6ce0f75de0">   80</a></span><span class="preprocessor">#define SPI_TRANSFMT_ADDRLEN_SHIFT (16U)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7b7891b09a84ebca8d1ac5b67ef0cac1">   81</a></span><span class="preprocessor">#define SPI_TRANSFMT_ADDRLEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_ADDRLEN_SHIFT) &amp; SPI_TRANSFMT_ADDRLEN_MASK)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#abc29e9430a1414bfea3c043448278cc1">   82</a></span><span class="preprocessor">#define SPI_TRANSFMT_ADDRLEN_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_ADDRLEN_MASK) &gt;&gt; SPI_TRANSFMT_ADDRLEN_SHIFT)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * DATALEN (RW)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> *</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * The length of each data unit in bits</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * The actual bit number of a data unit is (DataLen + 1)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afa74cda0a60c37d709890572ca6dae0e">   90</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATALEN_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af3ea2d0f58054ee2222a97dbf2164ef0">   91</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATALEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a822b5648b67d63d5c9e80263844bb450">   92</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATALEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_DATALEN_SHIFT) &amp; SPI_TRANSFMT_DATALEN_MASK)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a27fda63c19b2aa90866336e1dba0f6a6">   93</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATALEN_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_DATALEN_MASK) &gt;&gt; SPI_TRANSFMT_DATALEN_SHIFT)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * DATAMERGE (RW)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * Enable Data Merge mode, which does automatic data split on write and data coalescing on read.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * This bit only takes effect when DataLen = 0x7. Under Data Merge mode, each write to the Data Register will transmit all fourbytes of the write data; each read from the Data Register will retrieve four bytes of received data as a single word data.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * When Data Merge mode is disabled, only the least (DataLen+1) significient bits of the Data Register are valid for read/write operations; no automatic data split/coalescing will be performed.</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#abc1decc4565dd27423d2d9590b4bb46e">  102</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATAMERGE_MASK (0x80U)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a36b9b9be8d3108ded514bbff5836ac8e">  103</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATAMERGE_SHIFT (7U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9302d273c347584fe5bee64f2084b8c8">  104</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATAMERGE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_DATAMERGE_SHIFT) &amp; SPI_TRANSFMT_DATAMERGE_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad803288ac56acfc8974083a88950c535">  105</a></span><span class="preprocessor">#define SPI_TRANSFMT_DATAMERGE_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_DATAMERGE_MASK) &gt;&gt; SPI_TRANSFMT_DATAMERGE_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * MOSIBIDIR (RW)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> *</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * Bi-directional MOSI in regular (single) mode</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0x0: MOSI is uni-directional signal in regular mode.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * 0x1: MOSI is bi-directional signal in regular mode. This bi-directional signal replaces the two</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5a92cbde0eebb2b9c5ae8989a919db27">  114</a></span><span class="preprocessor">#define SPI_TRANSFMT_MOSIBIDIR_MASK (0x10U)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9b7bfeb9b4e13683daa75659afdbc9e7">  115</a></span><span class="preprocessor">#define SPI_TRANSFMT_MOSIBIDIR_SHIFT (4U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9fdc39e20bd52244a6a55756ba5dcf9e">  116</a></span><span class="preprocessor">#define SPI_TRANSFMT_MOSIBIDIR_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_MOSIBIDIR_SHIFT) &amp; SPI_TRANSFMT_MOSIBIDIR_MASK)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8c41a963a0c980dcd48b625ac80816ee">  117</a></span><span class="preprocessor">#define SPI_TRANSFMT_MOSIBIDIR_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_MOSIBIDIR_MASK) &gt;&gt; SPI_TRANSFMT_MOSIBIDIR_SHIFT)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">/*</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * LSB (RW)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> *</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * Transfer data with the least significant bit first</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 0x0: Most significant bit first</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> * 0x1: Least significant bit first</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af97b849fa4fb127416c580a07c7b2a59">  126</a></span><span class="preprocessor">#define SPI_TRANSFMT_LSB_MASK (0x8U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5845734f78cabc933c0b6b5331446f4e">  127</a></span><span class="preprocessor">#define SPI_TRANSFMT_LSB_SHIFT (3U)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a471d8dad331b84fdbb06d4e46b2ceea7">  128</a></span><span class="preprocessor">#define SPI_TRANSFMT_LSB_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_LSB_SHIFT) &amp; SPI_TRANSFMT_LSB_MASK)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aefcc869ffc7dc9adc19d1a182baab914">  129</a></span><span class="preprocessor">#define SPI_TRANSFMT_LSB_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_LSB_MASK) &gt;&gt; SPI_TRANSFMT_LSB_SHIFT)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">/*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * SLVMODE (RW)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> *</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * SPI Master/Slave mode selection</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * 0x0: Master mode</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * 0x1: Slave mode</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8f434f7b57aa9d147799e51facde44db">  138</a></span><span class="preprocessor">#define SPI_TRANSFMT_SLVMODE_MASK (0x4U)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aef541d534cf3855e826fb7473a0ede11">  139</a></span><span class="preprocessor">#define SPI_TRANSFMT_SLVMODE_SHIFT (2U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a777f5f1e609d01adcc464b34289274bb">  140</a></span><span class="preprocessor">#define SPI_TRANSFMT_SLVMODE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_SLVMODE_SHIFT) &amp; SPI_TRANSFMT_SLVMODE_MASK)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a44af66f62b77884f6797122d75b0e0b3">  141</a></span><span class="preprocessor">#define SPI_TRANSFMT_SLVMODE_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_SLVMODE_MASK) &gt;&gt; SPI_TRANSFMT_SLVMODE_SHIFT)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/*</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * CPOL (RW)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> *</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * SPI Clock Polarity</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * 0x0: SCLK is LOW in the idle states</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 0x1: SCLK is HIGH in the idle states</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a846f4a02bb4790a35db1b890e10ad887">  150</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPOL_MASK (0x2U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a03c7509a49f6a1908e35f9524f989cdc">  151</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPOL_SHIFT (1U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa6f0b977682f62b98ace2b7a610cadf6">  152</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPOL_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_CPOL_SHIFT) &amp; SPI_TRANSFMT_CPOL_MASK)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9e669f9383d568117847e78117b10769">  153</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPOL_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_CPOL_MASK) &gt;&gt; SPI_TRANSFMT_CPOL_SHIFT)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/*</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> * CPHA (RW)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> *</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * SPI Clock Phase</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * 0x0: Sampling data at odd SCLK edges</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 0x1: Sampling data at even SCLK edges</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a80b64ec2484d7b113390f6a0dfd1fdcb">  162</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPHA_MASK (0x1U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afb1f444c3f68fb6f07d9b52222ba1df7">  163</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPHA_SHIFT (0U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac795af034217a3cf5e5e97ca1310695a">  164</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPHA_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSFMT_CPHA_SHIFT) &amp; SPI_TRANSFMT_CPHA_MASK)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aece7580dff5e97f881fc83c040335e81">  165</a></span><span class="preprocessor">#define SPI_TRANSFMT_CPHA_GET(x) (((uint32_t)(x) &amp; SPI_TRANSFMT_CPHA_MASK) &gt;&gt; SPI_TRANSFMT_CPHA_SHIFT)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* Bitfield definition for register: DIRECTIO */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * DIRECTIOEN (RW)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * Enable Direct IO</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 0x0: Disable</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 0x1: Enable</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8cdd7d1b2bde21b8077a2d676b1a6e1c">  175</a></span><span class="preprocessor">#define SPI_DIRECTIO_DIRECTIOEN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae789f32af8003695837fea583e3d93a3">  176</a></span><span class="preprocessor">#define SPI_DIRECTIO_DIRECTIOEN_SHIFT (24U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5b345d23a9feff2c7b27e0d36c177a95">  177</a></span><span class="preprocessor">#define SPI_DIRECTIO_DIRECTIOEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_DIRECTIOEN_SHIFT) &amp; SPI_DIRECTIO_DIRECTIOEN_MASK)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac411e745e0983544af24124225d0d169">  178</a></span><span class="preprocessor">#define SPI_DIRECTIO_DIRECTIOEN_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_DIRECTIOEN_MASK) &gt;&gt; SPI_DIRECTIO_DIRECTIOEN_SHIFT)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">/*</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment"> * HOLD_OE (RW)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> *</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> * Output enable for the SPI Flash hold signal</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a58adf5ea7ef9c763b5b2563128a4fc91">  185</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_OE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a76f5d4eaa0ffdc0f95e5a1beb551e45b">  186</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_OE_SHIFT (21U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4390e11aed9381083d8487ac8cd20ee2">  187</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_OE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_HOLD_OE_SHIFT) &amp; SPI_DIRECTIO_HOLD_OE_MASK)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6870e64d96b99d9e243c99aec4817474">  188</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_OE_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_HOLD_OE_MASK) &gt;&gt; SPI_DIRECTIO_HOLD_OE_SHIFT)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * WP_OE (RW)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> * Output enable for the SPI Flash write protect signal</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0f4e37dd51e051fc3089846709cb8c1a">  195</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_OE_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0687e0d4d223a1e732e1bdeb562aa1c8">  196</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_OE_SHIFT (20U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a28f84db9e1c6be543afa11a2c804d0d8">  197</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_OE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_WP_OE_SHIFT) &amp; SPI_DIRECTIO_WP_OE_MASK)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae7355b0421c3581f0a8bf0dd73277de4">  198</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_OE_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_WP_OE_MASK) &gt;&gt; SPI_DIRECTIO_WP_OE_SHIFT)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/*</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> * MISO_OE (RW)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> *</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> * Output enable fo the SPI MISO signal</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac39ed97c4422dd1e62ae5ae2088ab43e">  205</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_OE_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a92d94ae2502cbee6171e92a29652d89a">  206</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_OE_SHIFT (19U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a053f38572cf9117d56428177806044ba">  207</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_OE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_MISO_OE_SHIFT) &amp; SPI_DIRECTIO_MISO_OE_MASK)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad0d83caadf93ff6ebb8906d8bfd02846">  208</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_OE_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_MISO_OE_MASK) &gt;&gt; SPI_DIRECTIO_MISO_OE_SHIFT)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span> </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">/*</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * MOSI_OE (RW)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> *</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * Output enable for the SPI MOSI signal</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> */</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1787746e9bd83f2dc528ce23b8c95e35">  215</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_OE_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad5dbb10fe2ec1049589b76942e4b8a17">  216</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_OE_SHIFT (18U)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae9ba48ebdc895aef987f02fb7992e8b3">  217</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_OE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_MOSI_OE_SHIFT) &amp; SPI_DIRECTIO_MOSI_OE_MASK)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad4c687590af8f7f0f35f93b0b39e3279">  218</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_OE_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_MOSI_OE_MASK) &gt;&gt; SPI_DIRECTIO_MOSI_OE_SHIFT)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">/*</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * SCLK_OE (RW)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> *</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * Output enable for the SPI SCLK signal</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab40eee2b69b258e61a8b618ec753904d">  225</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_OE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6f1a912cb0e89821491f1496f55deb9e">  226</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_OE_SHIFT (17U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aefb6140d5b4f2f8dbe6a1a6e45a85f8b">  227</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_OE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_SCLK_OE_SHIFT) &amp; SPI_DIRECTIO_SCLK_OE_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1d361334ef719f2a3ff070b77a48f1c3">  228</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_OE_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_SCLK_OE_MASK) &gt;&gt; SPI_DIRECTIO_SCLK_OE_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/*</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> * CS_OE (RW)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> *</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> * Output enable for SPI CS (chip select) signal</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a77a47deca983fd00479ce0ec83b18aa6">  235</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_OE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0ba5551b41e89eb753f1c695a6d02087">  236</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_OE_SHIFT (16U)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#adc8227c7f33ad45aff1cc7effa37a100">  237</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_OE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_CS_OE_SHIFT) &amp; SPI_DIRECTIO_CS_OE_MASK)</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#abea18568c94b24296538e80b00238595">  238</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_OE_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_CS_OE_MASK) &gt;&gt; SPI_DIRECTIO_CS_OE_SHIFT)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">/*</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * HOLD_O (RW)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> *</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * Output value for the SPI Flash hold signal</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> */</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae80ca659c81a4ac6916ebaec5bef54bc">  245</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_O_MASK (0x2000U)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa9c53136ecaedb6244f1b42abce20148">  246</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_O_SHIFT (13U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae6916ab8eea331ba79f73e75cce006d5">  247</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_O_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_HOLD_O_SHIFT) &amp; SPI_DIRECTIO_HOLD_O_MASK)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad31a30b28868eb9a241c2bcab76f604a">  248</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_O_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_HOLD_O_MASK) &gt;&gt; SPI_DIRECTIO_HOLD_O_SHIFT)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/*</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * WP_O (RW)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> *</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * Output value for the SPI Flash write protect signal</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0a10898ae98b4ef7cea0f18f4cd3f624">  255</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_O_MASK (0x1000U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6050705d88360109dd7e274f9a9fb93d">  256</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_O_SHIFT (12U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac557bee0eb6340e15e63d184aab6c197">  257</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_O_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_WP_O_SHIFT) &amp; SPI_DIRECTIO_WP_O_MASK)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af437193998d9eb3d69089e41ada65c89">  258</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_O_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_WP_O_MASK) &gt;&gt; SPI_DIRECTIO_WP_O_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/*</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * MISO_O (RW)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * Output value for the SPI MISO signal</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7f37c21890021f2c51e620b6177f6ffc">  265</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_O_MASK (0x800U)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad27fba32262f13b45e682d945d2eb36a">  266</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_O_SHIFT (11U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3109b902f52ab93588dfc497ac22c429">  267</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_O_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_MISO_O_SHIFT) &amp; SPI_DIRECTIO_MISO_O_MASK)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a20b37df98abba9ee7767aa5ecd770a2a">  268</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_O_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_MISO_O_MASK) &gt;&gt; SPI_DIRECTIO_MISO_O_SHIFT)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/*</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * MOSI_O (RW)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * Output value for the SPI MOSI signal</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a22403e190a44463993c0b152c7ae237e">  275</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_O_MASK (0x400U)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#abdc7aa78c0bc9e2aa53d94853057ace9">  276</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_O_SHIFT (10U)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afdfaff35bde9d3673320a27266f9b790">  277</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_O_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_MOSI_O_SHIFT) &amp; SPI_DIRECTIO_MOSI_O_MASK)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6e26038cd923bdc5f5bab0f6a07767ee">  278</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_O_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_MOSI_O_MASK) &gt;&gt; SPI_DIRECTIO_MOSI_O_SHIFT)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/*</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * SCLK_O (RW)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> *</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * Output value for the SPI SCLK signal</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3e6c0ca5dd766018c34fa9b57a03ec39">  285</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_O_MASK (0x200U)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7dee93d8ca5bb58897f27bd165393976">  286</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_O_SHIFT (9U)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#adfd861ba6d3905b9fce240f54992df0c">  287</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_O_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_SCLK_O_SHIFT) &amp; SPI_DIRECTIO_SCLK_O_MASK)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a12c969ee02bea6b7b2e5b662d4a7556f">  288</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_O_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_SCLK_O_MASK) &gt;&gt; SPI_DIRECTIO_SCLK_O_SHIFT)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * CS_O (RW)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> *</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * Output value for the SPI CS (chip select) signal</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac95177bb7245a0933e3fa6f47731bb4d">  295</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_O_MASK (0x100U)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1dea0eb7d615ac8a78f784782f389c92">  296</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_O_SHIFT (8U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a08e22264657cc0390dd6b079cc81809c">  297</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_O_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DIRECTIO_CS_O_SHIFT) &amp; SPI_DIRECTIO_CS_O_MASK)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a55a935465a03778d326046413517c0ec">  298</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_O_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_CS_O_MASK) &gt;&gt; SPI_DIRECTIO_CS_O_SHIFT)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * HOLD_I (RO)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * Status of the SPI Flash hold signal</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0355ec149de551a79759e5a224addc22">  305</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_I_MASK (0x20U)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a79808bf9bbd36909f5c3a13635312de2">  306</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_I_SHIFT (5U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1b20f49f11e9acfbf1d84fc71b6f472f">  307</a></span><span class="preprocessor">#define SPI_DIRECTIO_HOLD_I_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_HOLD_I_MASK) &gt;&gt; SPI_DIRECTIO_HOLD_I_SHIFT)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/*</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * WP_I (RO)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> *</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * Status of the SPI Flash write protect signal</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6924d65124813356dfed4fc5ef84bcb1">  314</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_I_MASK (0x10U)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2dd83480f6efe2c18d67f42ad4e016b9">  315</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_I_SHIFT (4U)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a124a504e05667a369fed3f2384a2ab81">  316</a></span><span class="preprocessor">#define SPI_DIRECTIO_WP_I_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_WP_I_MASK) &gt;&gt; SPI_DIRECTIO_WP_I_SHIFT)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/*</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * MISO_I (RO)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> *</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * Status of the SPI MISO signal</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af852af3d22742cddd39132d5ba0f3a12">  323</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_I_MASK (0x8U)</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af653ca626a456fcf474936ddab68a907">  324</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_I_SHIFT (3U)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#acff3c6eb5d01925c76ca7a471abafb1a">  325</a></span><span class="preprocessor">#define SPI_DIRECTIO_MISO_I_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_MISO_I_MASK) &gt;&gt; SPI_DIRECTIO_MISO_I_SHIFT)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">/*</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * MOSI_I (RO)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> *</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * Status of the SPI MOSI signal</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1ca3202767ee987a7cf2f48a08789e18">  332</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_I_MASK (0x4U)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a137d4c4bb12b3aa86a6c23c77ff2cd63">  333</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_I_SHIFT (2U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab26d30ee1c7209a6efe95ab1bcdac4ba">  334</a></span><span class="preprocessor">#define SPI_DIRECTIO_MOSI_I_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_MOSI_I_MASK) &gt;&gt; SPI_DIRECTIO_MOSI_I_SHIFT)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">/*</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment"> * SCLK_I (RO)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> *</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> * Status of the SPI SCLK signal</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1ff94038ea604279ce569fa19f522410">  341</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_I_MASK (0x2U)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad1a5bbe2dbb84f11816eb4dc6ce4b8be">  342</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_I_SHIFT (1U)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7f1b6a498be4957a35036a1556199498">  343</a></span><span class="preprocessor">#define SPI_DIRECTIO_SCLK_I_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_SCLK_I_MASK) &gt;&gt; SPI_DIRECTIO_SCLK_I_SHIFT)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">/*</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * CS_I (RO)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> *</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> * Status of the SPI CS (chip select) signal</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> */</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa09e17490c04034cb171f9a4aa370df7">  350</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_I_MASK (0x1U)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6aeeef49f16c3a1ef194f59498e5d402">  351</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_I_SHIFT (0U)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a403027ac33db2439be542ee42ac30b32">  352</a></span><span class="preprocessor">#define SPI_DIRECTIO_CS_I_GET(x) (((uint32_t)(x) &amp; SPI_DIRECTIO_CS_I_MASK) &gt;&gt; SPI_DIRECTIO_CS_I_SHIFT)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/* Bitfield definition for register: TRANSCTRL */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">/*</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> * SLVDATAONLY (RW)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> *</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * Data-only mode (slave mode only)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * 0x0: Disable the data-only mode</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * 0x1: Enable the data-only mode</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * Note: This mode only works in the uni-directional regular (single) mode so MOSIBiDir, DualQuad and TransMode should be set to 0.</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aaa9a483b5f3b1680ffc89609cfa5979b">  363</a></span><span class="preprocessor">#define SPI_TRANSCTRL_SLVDATAONLY_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af7c1e0e7178a0fda2097efcafd4ec57d">  364</a></span><span class="preprocessor">#define SPI_TRANSCTRL_SLVDATAONLY_SHIFT (31U)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4d7e4e6992f5b56ca6ae4bbddb27050d">  365</a></span><span class="preprocessor">#define SPI_TRANSCTRL_SLVDATAONLY_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_SLVDATAONLY_SHIFT) &amp; SPI_TRANSCTRL_SLVDATAONLY_MASK)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a118942fbdfeb555f6a320ddddf78e063">  366</a></span><span class="preprocessor">#define SPI_TRANSCTRL_SLVDATAONLY_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_SLVDATAONLY_MASK) &gt;&gt; SPI_TRANSCTRL_SLVDATAONLY_SHIFT)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">/*</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> * CMDEN (RW)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> *</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * SPI command phase enable (Master mode only)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> * 0x0: Disable the command phase</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * 0x1: Enable the command phase</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a54125e5fe2269b4b017db75f4a4f4e8c">  375</a></span><span class="preprocessor">#define SPI_TRANSCTRL_CMDEN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af73c9ad3b59f68c03c15b918bfbc5037">  376</a></span><span class="preprocessor">#define SPI_TRANSCTRL_CMDEN_SHIFT (30U)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a67e267089df0375e3d988857f1b28d5a">  377</a></span><span class="preprocessor">#define SPI_TRANSCTRL_CMDEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_CMDEN_SHIFT) &amp; SPI_TRANSCTRL_CMDEN_MASK)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0e1d7a0664206eed0abc44e4f4e06dbc">  378</a></span><span class="preprocessor">#define SPI_TRANSCTRL_CMDEN_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_CMDEN_MASK) &gt;&gt; SPI_TRANSCTRL_CMDEN_SHIFT)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/*</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * ADDREN (RW)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> *</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * SPI address phase enable (Master mode only)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> * 0x0: Disable the address phase</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment"> * 0x1: Enable the address phase</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab1516fed008b5c26e7513ec694a77605">  387</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDREN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9350da9803a97ca6d690f10d4df14e13">  388</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDREN_SHIFT (29U)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a86293ecc194d4eb09d1cc0dc7afc098d">  389</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDREN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_ADDREN_SHIFT) &amp; SPI_TRANSCTRL_ADDREN_MASK)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a69a05be6bc28bf3aef1370c2d1be2111">  390</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDREN_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_ADDREN_MASK) &gt;&gt; SPI_TRANSCTRL_ADDREN_SHIFT)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">/*</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * ADDRFMT (RW)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> *</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * SPI address phase format (Master mode only)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * 0x0: Address phase is the regular (single) mode</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * 0x1: The format of the address phase is the same as the data phase (DualQuad).</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> */</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a67bb513e484eece9c1314a6bb0da10cd">  399</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDRFMT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6e95a7efefe6b66f11bb17e15c9315cf">  400</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDRFMT_SHIFT (28U)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2406437bf93e1522e4aeb81f34f81fc5">  401</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDRFMT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_ADDRFMT_SHIFT) &amp; SPI_TRANSCTRL_ADDRFMT_MASK)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a05181608068fc170e3a30c974d531f87">  402</a></span><span class="preprocessor">#define SPI_TRANSCTRL_ADDRFMT_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_ADDRFMT_MASK) &gt;&gt; SPI_TRANSCTRL_ADDRFMT_SHIFT)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/*</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * TRANSMODE (RW)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> *</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> * Transfer mode</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * The transfer sequence could be</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * 0x0: Write and read at the same time</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * 0x1: Write only</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 0x2: Read only</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * 0x3: Write, Read</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * 0x4: Read, Write</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * 0x5: Write, Dummy, Read</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> * 0x6: Read, Dummy, Write</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> * 0x7: None Data (must enable CmdEn or AddrEn in master mode)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment"> * 0x8: Dummy, Write</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment"> * 0x9: Dummy, Read</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment"> * 0xa~0xf: Reserved</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> */</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa51c8c74c1ab579a57b6412d700da271">  421</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TRANSMODE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9933b0a1dc535dfbbbc7f9c6e623f917">  422</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TRANSMODE_SHIFT (24U)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a13ac830907557dcdcd83cf7944173296">  423</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TRANSMODE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_TRANSMODE_SHIFT) &amp; SPI_TRANSCTRL_TRANSMODE_MASK)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a278f0eccca13dea3e93a21c4d17f9527">  424</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TRANSMODE_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_TRANSMODE_MASK) &gt;&gt; SPI_TRANSCTRL_TRANSMODE_SHIFT)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">/*</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> * DUALQUAD (RW)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment"> *</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment"> * SPI data phase format</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment"> * 0x0: Regular (Single) mode</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * 0x1: Dual I/O mode</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * 0x2: Quad I/O mode</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * 0x3: Reserved</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a406fb306928daf13d2fc19b043c43c58">  435</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUALQUAD_MASK (0xC00000UL)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3c85397ae38c87d392fac76d5352f5e0">  436</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUALQUAD_SHIFT (22U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a081e29e57512423430de60a4073c9329">  437</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUALQUAD_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_DUALQUAD_SHIFT) &amp; SPI_TRANSCTRL_DUALQUAD_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab1c9e29317b680134d2b420db8e55b9f">  438</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUALQUAD_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_DUALQUAD_MASK) &gt;&gt; SPI_TRANSCTRL_DUALQUAD_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/*</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * TOKENEN (RW)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> *</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * Token transfer enable (Master mode only)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> * Append a one-byte special token following the address phase for SPI read transfers. The value of the special token should be selected in TokenValue.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment"> * 0x0: Disable the one-byte special token</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * 0x1: Enable the one-byte special token</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8e4501dcab5cbca95dc712033ffb2657">  448</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENEN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6a5d6158f7fb6855c801f1dd57046854">  449</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENEN_SHIFT (21U)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6c3523f2051372c329861d33d58f1410">  450</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_TOKENEN_SHIFT) &amp; SPI_TRANSCTRL_TOKENEN_MASK)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a50a48d2880810bbd33b6c2040e725588">  451</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENEN_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_TOKENEN_MASK) &gt;&gt; SPI_TRANSCTRL_TOKENEN_SHIFT)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">/*</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> * WRTRANCNT (RW)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment"> *</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment"> * Transfer count for write data</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment"> * WrTranCnt indicates the number of units of data to be transmitted to the SPI bus from the Data Register. The actual transfer count is (WrTranCnt+1).</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * WrTranCnt only takes effect when TransMode is 0, 1, 3, 4, 5, 6 or 8.</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> * The size (bit-width) of a data unit is defined by the DataLen field of the Transfer Format Register.</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * For TransMode 0, WrTranCnt must be equal to RdTranCnt.</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> */</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a77d6651c2d0bd41d36de50944d98560a">  462</a></span><span class="preprocessor">#define SPI_TRANSCTRL_WRTRANCNT_MASK (0x1FF000UL)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a46445146f2ddd076acf008e0ae00c926">  463</a></span><span class="preprocessor">#define SPI_TRANSCTRL_WRTRANCNT_SHIFT (12U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#acc151831597683d07ec6f62c91db7a83">  464</a></span><span class="preprocessor">#define SPI_TRANSCTRL_WRTRANCNT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_WRTRANCNT_SHIFT) &amp; SPI_TRANSCTRL_WRTRANCNT_MASK)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a893bd5d4fd0d3a32cc148aa8fe5f1f8f">  465</a></span><span class="preprocessor">#define SPI_TRANSCTRL_WRTRANCNT_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_WRTRANCNT_MASK) &gt;&gt; SPI_TRANSCTRL_WRTRANCNT_SHIFT)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">/*</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment"> * TOKENVALUE (RW)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> *</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * Token value (Master mode only)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * The value of the one-byte special token following the address phase for SPI read transfers.</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * 0x0: token value = 0x00</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * 0x1: token value = 0x69</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6fc7aa6c8284304cede99bc8dffcc880">  475</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENVALUE_MASK (0x800U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5120698c8e3fe3aeadf18d9f692ea71e">  476</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENVALUE_SHIFT (11U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afb82935370c7210cdfc7e7c1d1133327">  477</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENVALUE_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_TOKENVALUE_SHIFT) &amp; SPI_TRANSCTRL_TOKENVALUE_MASK)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a87a716954f5c5fedebd6a9041abb2e1d">  478</a></span><span class="preprocessor">#define SPI_TRANSCTRL_TOKENVALUE_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_TOKENVALUE_MASK) &gt;&gt; SPI_TRANSCTRL_TOKENVALUE_SHIFT)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/*</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> * DUMMYCNT (RW)</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> *</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> * Dummy data count. The actual dummy count is (DummyCnt +1).</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * The number of dummy cycles on the SPI interface will be (DummyCnt+1)* ((DataLen+1)/SPI IO width)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * The Data pins are put into the high impedance during the dummy data phase.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * DummyCnt is only used for TransMode 5, 6, 8 and 9, which has dummy data phases.</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a089ea6ba8b5e16b45ac17044c4a938b0">  488</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUMMYCNT_MASK (0x600U)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0212868ee56034ade6b546ee1c2f73a3">  489</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUMMYCNT_SHIFT (9U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#acb76f58ac9f53797356c93fe6089d195">  490</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUMMYCNT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_DUMMYCNT_SHIFT) &amp; SPI_TRANSCTRL_DUMMYCNT_MASK)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af3ab9d3f054bb06bfde247e7d8a1bdb5">  491</a></span><span class="preprocessor">#define SPI_TRANSCTRL_DUMMYCNT_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_DUMMYCNT_MASK) &gt;&gt; SPI_TRANSCTRL_DUMMYCNT_SHIFT)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/*</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * RDTRANCNT (RW)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> *</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> * Transfer count for read data</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * RdTranCnt indicates the number of units of data to be received from SPI bus and stored to the Data Register. The actual received count is (RdTranCnt+1).</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * RdTransCnt only takes effect when TransMode is 0, 2, 3, 4, 5, 6 or 9.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * The size (bit-width) of a data unit is defined by the DataLen field of the Transfer Format Register.</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * For TransMode 0, WrTranCnt must equal RdTranCnt.</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a54976e8af1ba90c3fbe8137298147698">  502</a></span><span class="preprocessor">#define SPI_TRANSCTRL_RDTRANCNT_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad93e0f86a11f62dda2b773735ecb3a24">  503</a></span><span class="preprocessor">#define SPI_TRANSCTRL_RDTRANCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#adfa3eaf5bb75d07238f13cd92fa06e1e">  504</a></span><span class="preprocessor">#define SPI_TRANSCTRL_RDTRANCNT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TRANSCTRL_RDTRANCNT_SHIFT) &amp; SPI_TRANSCTRL_RDTRANCNT_MASK)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad5582af975571a955336e36b1b1d8ef8">  505</a></span><span class="preprocessor">#define SPI_TRANSCTRL_RDTRANCNT_GET(x) (((uint32_t)(x) &amp; SPI_TRANSCTRL_RDTRANCNT_MASK) &gt;&gt; SPI_TRANSCTRL_RDTRANCNT_SHIFT)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/* Bitfield definition for register: CMD */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">/*</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * CMD (RW)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> *</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * SPI Command</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> */</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac0c9a3cac9af7d1fe1354c656c1178a3">  513</a></span><span class="preprocessor">#define SPI_CMD_CMD_MASK (0xFFU)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae7133d14f76f9970ef27928b20fe78bc">  514</a></span><span class="preprocessor">#define SPI_CMD_CMD_SHIFT (0U)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a587aa6c5d6db9b4d14777759899d9795">  515</a></span><span class="preprocessor">#define SPI_CMD_CMD_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CMD_CMD_SHIFT) &amp; SPI_CMD_CMD_MASK)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa86f164c38a7a0d665c764be316d01aa">  516</a></span><span class="preprocessor">#define SPI_CMD_CMD_GET(x) (((uint32_t)(x) &amp; SPI_CMD_CMD_MASK) &gt;&gt; SPI_CMD_CMD_SHIFT)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/* Bitfield definition for register: ADDR */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">/*</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> * ADDR (RW)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> *</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * SPI Address</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * (Master mode only)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> */</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae3fb130e0251d183a1e0878f9a6f72ec">  525</a></span><span class="preprocessor">#define SPI_ADDR_ADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a85b316e5f503843f59060cab1438cf68">  526</a></span><span class="preprocessor">#define SPI_ADDR_ADDR_SHIFT (0U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ada54aeb6022255ea8737cf5924cb7ccf">  527</a></span><span class="preprocessor">#define SPI_ADDR_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; SPI_ADDR_ADDR_SHIFT) &amp; SPI_ADDR_ADDR_MASK)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a59a545997022435256c9af761eb6b68f">  528</a></span><span class="preprocessor">#define SPI_ADDR_ADDR_GET(x) (((uint32_t)(x) &amp; SPI_ADDR_ADDR_MASK) &gt;&gt; SPI_ADDR_ADDR_SHIFT)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">/* Bitfield definition for register: DATA */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/*</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * DATA (RW)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> *</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * Data to transmit or the received data</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * For writes, data is enqueued to the TX FIFO. The least significant byte is always transmitted first. If the TX FIFO is full and the SPIActive bit of the status register is 1, the ready signal hready/pready will be deasserted to insert wait states to the transfer.</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * For reads, data is read and dequeued from the RX FIFO. The least significant byte is the first received byte. If the RX FIFO is empty and the SPIActive bit of the status register is 1, the ready signal hready/pready will be deasserted to insert wait states to the transfer.</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * The FIFOs decouple the speed of the SPI transfers and the software鈥檚 generation/consumption of data. When the TX FIFO is empty, SPI transfers will hold until more data is written to the TX FIFO; when the RX FIFO is full, SPI transfers will hold until there is more room in the RX FIFO.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * If more data is written to the TX FIFO than the write transfer count (WrTranCnt), the remaining data will stay in the TX FIFO for the next transfer or until the TX FIFO is reset.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> */</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab7462cbce29cc3e08e3d6b7120e82f33">  540</a></span><span class="preprocessor">#define SPI_DATA_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a097b53fecc5a1228cda49f3520b5c4fe">  541</a></span><span class="preprocessor">#define SPI_DATA_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a336df1a6139d8ee921de6043bc11ab66">  542</a></span><span class="preprocessor">#define SPI_DATA_DATA_SET(x) (((uint32_t)(x) &lt;&lt; SPI_DATA_DATA_SHIFT) &amp; SPI_DATA_DATA_MASK)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a830c4f67148251869a28edebd1e4d9fd">  543</a></span><span class="preprocessor">#define SPI_DATA_DATA_GET(x) (((uint32_t)(x) &amp; SPI_DATA_DATA_MASK) &gt;&gt; SPI_DATA_DATA_SHIFT)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span> </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/*</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * CS_EN (RW)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> *</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> */</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5df60c81115302d004649b79f3095692">  550</a></span><span class="preprocessor">#define SPI_CTRL_CS_EN_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac7176dcd389c5c57ff7b1b6d2f570eb5">  551</a></span><span class="preprocessor">#define SPI_CTRL_CS_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a9793eedfc8b7bdc7e2cf42676a7df428">  552</a></span><span class="preprocessor">#define SPI_CTRL_CS_EN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_CS_EN_SHIFT) &amp; SPI_CTRL_CS_EN_MASK)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af5ae167c4eb3445d3454d72a2d8e2f8c">  553</a></span><span class="preprocessor">#define SPI_CTRL_CS_EN_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_CS_EN_MASK) &gt;&gt; SPI_CTRL_CS_EN_SHIFT)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span> </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">/*</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> * TXTHRES (RW)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment"> *</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment"> * Transmit (TX) FIFO Threshold</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment"> * The TXFIFOInt interrupt or DMA request would be issued to replenish the TX FIFO when the TX data count is less than or equal to the TX FIFO threshold.</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> */</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8f78f199266fa9ed6ec0428527c81a43">  561</a></span><span class="preprocessor">#define SPI_CTRL_TXTHRES_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae56f79705c6e5c44e4029b7565f22de6">  562</a></span><span class="preprocessor">#define SPI_CTRL_TXTHRES_SHIFT (16U)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab4dc3f2f9206854359654c4d7903ce10">  563</a></span><span class="preprocessor">#define SPI_CTRL_TXTHRES_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_TXTHRES_SHIFT) &amp; SPI_CTRL_TXTHRES_MASK)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8b623e7c83940ddb9a890f6579ca62dd">  564</a></span><span class="preprocessor">#define SPI_CTRL_TXTHRES_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_TXTHRES_MASK) &gt;&gt; SPI_CTRL_TXTHRES_SHIFT)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">/*</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment"> * RXTHRES (RW)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment"> *</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment"> * Receive (RX) FIFO Threshold</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment"> * The RXFIFOInt interrupt or DMA request would be issued for consuming the RX FIFO when the RX data count is more than or equal to the RX FIFO threshold.</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment"> */</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afb88efa573a02e0c147bbc80ba510ae0">  572</a></span><span class="preprocessor">#define SPI_CTRL_RXTHRES_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aad314b5c8d300c22d996ff5f25763d69">  573</a></span><span class="preprocessor">#define SPI_CTRL_RXTHRES_SHIFT (8U)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a62a4f198c2fa4cc6090d6e631b993bd6">  574</a></span><span class="preprocessor">#define SPI_CTRL_RXTHRES_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_RXTHRES_SHIFT) &amp; SPI_CTRL_RXTHRES_MASK)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4be0d5ce2a653cb0d9d650785744aa85">  575</a></span><span class="preprocessor">#define SPI_CTRL_RXTHRES_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_RXTHRES_MASK) &gt;&gt; SPI_CTRL_RXTHRES_SHIFT)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">/*</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment"> * TXDMAEN (RW)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment"> *</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment"> * TX DMA enable</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"> */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a873e68c1ec78428ad2094d28b683884c">  582</a></span><span class="preprocessor">#define SPI_CTRL_TXDMAEN_MASK (0x10U)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac3d4cbdb863a9641f90b95c80de3b6cc">  583</a></span><span class="preprocessor">#define SPI_CTRL_TXDMAEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0197843a4a8f08ec350a658321c68556">  584</a></span><span class="preprocessor">#define SPI_CTRL_TXDMAEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_TXDMAEN_SHIFT) &amp; SPI_CTRL_TXDMAEN_MASK)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2717bdd849262552cb41fb3770562703">  585</a></span><span class="preprocessor">#define SPI_CTRL_TXDMAEN_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_TXDMAEN_MASK) &gt;&gt; SPI_CTRL_TXDMAEN_SHIFT)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span> </div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">/*</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment"> * RXDMAEN (RW)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment"> *</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment"> * RX DMA enable</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment"> */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2349a3ca59ce140c308648c009a40811">  592</a></span><span class="preprocessor">#define SPI_CTRL_RXDMAEN_MASK (0x8U)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7e40688fefbdfc12b9d90ac2f1d6033f">  593</a></span><span class="preprocessor">#define SPI_CTRL_RXDMAEN_SHIFT (3U)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a53b3cde217e72ee5e3b7e8b0e2e0bc84">  594</a></span><span class="preprocessor">#define SPI_CTRL_RXDMAEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_RXDMAEN_SHIFT) &amp; SPI_CTRL_RXDMAEN_MASK)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a982ab508eb8b606bffe604f3a3456132">  595</a></span><span class="preprocessor">#define SPI_CTRL_RXDMAEN_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_RXDMAEN_MASK) &gt;&gt; SPI_CTRL_RXDMAEN_SHIFT)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">/*</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment"> * TXFIFORST (RW)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment"> *</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment"> * Transmit FIFO reset</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"> * Write 1 to reset. It is automatically cleared to 0 after the reset operation completes.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> */</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3f4b69860aaac73b7949433067ebe178">  603</a></span><span class="preprocessor">#define SPI_CTRL_TXFIFORST_MASK (0x4U)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a932b6b354c8921e2c00473926d221a2d">  604</a></span><span class="preprocessor">#define SPI_CTRL_TXFIFORST_SHIFT (2U)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a809a2d16a853b8626004dfac75f3d3eb">  605</a></span><span class="preprocessor">#define SPI_CTRL_TXFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_TXFIFORST_SHIFT) &amp; SPI_CTRL_TXFIFORST_MASK)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6d91ac302a1915fc39529032644ed18b">  606</a></span><span class="preprocessor">#define SPI_CTRL_TXFIFORST_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_TXFIFORST_MASK) &gt;&gt; SPI_CTRL_TXFIFORST_SHIFT)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span> </div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="comment">/*</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"> * RXFIFORST (RW)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment"> *</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment"> * Receive FIFO reset</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * Write 1 to reset. It is automatically cleared to 0 after the reset operation completes.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a324e23ccc3db421cd234be39c20444db">  614</a></span><span class="preprocessor">#define SPI_CTRL_RXFIFORST_MASK (0x2U)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a450166204b78a8cd375a27b07e88d68d">  615</a></span><span class="preprocessor">#define SPI_CTRL_RXFIFORST_SHIFT (1U)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a40ca49d907efd6e9f592e9312aefbf23">  616</a></span><span class="preprocessor">#define SPI_CTRL_RXFIFORST_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_RXFIFORST_SHIFT) &amp; SPI_CTRL_RXFIFORST_MASK)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4b5b6b2340ce7da2449b2460349540ae">  617</a></span><span class="preprocessor">#define SPI_CTRL_RXFIFORST_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_RXFIFORST_MASK) &gt;&gt; SPI_CTRL_RXFIFORST_SHIFT)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">/*</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment"> * SPIRST (RW)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment"> *</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * SPI reset</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * Write 1 to reset. It is automatically cleared to 0 after the reset operation completes.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> */</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a95e46e9c15c3d77ae0fa56053dd7de98">  625</a></span><span class="preprocessor">#define SPI_CTRL_SPIRST_MASK (0x1U)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a11296fdc982b4370acd1e09717416fce">  626</a></span><span class="preprocessor">#define SPI_CTRL_SPIRST_SHIFT (0U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7a33f3000f6e163cc27da10a233e8fb5">  627</a></span><span class="preprocessor">#define SPI_CTRL_SPIRST_SET(x) (((uint32_t)(x) &lt;&lt; SPI_CTRL_SPIRST_SHIFT) &amp; SPI_CTRL_SPIRST_MASK)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6e9adaa1f0257f2df78e0c163bd1691c">  628</a></span><span class="preprocessor">#define SPI_CTRL_SPIRST_GET(x) (((uint32_t)(x) &amp; SPI_CTRL_SPIRST_MASK) &gt;&gt; SPI_CTRL_SPIRST_SHIFT)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/* Bitfield definition for register: STATUS */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/*</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> * TXNUM_7_6 (RO)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> *</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * Number of valid entries in the Transmit FIFO</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5aa37a7faf64c170221cb063653e3bf0">  636</a></span><span class="preprocessor">#define SPI_STATUS_TXNUM_7_6_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a64eb551f3993e0ee8287a49f405ec9ae">  637</a></span><span class="preprocessor">#define SPI_STATUS_TXNUM_7_6_SHIFT (28U)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a23788c534b32b0129e952f964fc74d73">  638</a></span><span class="preprocessor">#define SPI_STATUS_TXNUM_7_6_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_TXNUM_7_6_MASK) &gt;&gt; SPI_STATUS_TXNUM_7_6_SHIFT)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">/*</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> * RXNUM_7_6 (RO)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> *</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> * Number of valid entries in the Receive FIFO</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac9d8ce1c252a5027c390224177c85864">  645</a></span><span class="preprocessor">#define SPI_STATUS_RXNUM_7_6_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a251d37f41d07755a3222b6dac00180ac">  646</a></span><span class="preprocessor">#define SPI_STATUS_RXNUM_7_6_SHIFT (24U)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a291a98c78553f3060a0c4ab54e7ef6c7">  647</a></span><span class="preprocessor">#define SPI_STATUS_RXNUM_7_6_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_RXNUM_7_6_MASK) &gt;&gt; SPI_STATUS_RXNUM_7_6_SHIFT)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/*</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * TXFULL (RO)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> *</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * Transmit FIFO Full flag</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1b9a206c6d5583222b631b58837a76a4">  654</a></span><span class="preprocessor">#define SPI_STATUS_TXFULL_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae8fb2623062a331dcf95315b799574f1">  655</a></span><span class="preprocessor">#define SPI_STATUS_TXFULL_SHIFT (23U)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a661b43305506deaf4097056fd305b076">  656</a></span><span class="preprocessor">#define SPI_STATUS_TXFULL_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_TXFULL_MASK) &gt;&gt; SPI_STATUS_TXFULL_SHIFT)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span> </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">/*</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment"> * TXEMPTY (RO)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> *</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> * Transmit FIFO Empty flag</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> */</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3c277ad938d66b6045a00022f8eb0283">  663</a></span><span class="preprocessor">#define SPI_STATUS_TXEMPTY_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3db8884537af9fd0375fd88dc5ca264f">  664</a></span><span class="preprocessor">#define SPI_STATUS_TXEMPTY_SHIFT (22U)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a889f9a1703fbdca6f56c9784256fc70c">  665</a></span><span class="preprocessor">#define SPI_STATUS_TXEMPTY_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_TXEMPTY_MASK) &gt;&gt; SPI_STATUS_TXEMPTY_SHIFT)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span> </div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">/*</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> * TXNUM_5_0 (RO)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"> *</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * Number of valid entries in the Transmit FIFO</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a721301449430030e946817e65fee4b20">  672</a></span><span class="preprocessor">#define SPI_STATUS_TXNUM_5_0_MASK (0x3F0000UL)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a401801f19424d7f1c9f175da6841a7fc">  673</a></span><span class="preprocessor">#define SPI_STATUS_TXNUM_5_0_SHIFT (16U)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a76968b5a69ac2e6a7293d879dc4e7f92">  674</a></span><span class="preprocessor">#define SPI_STATUS_TXNUM_5_0_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_TXNUM_5_0_MASK) &gt;&gt; SPI_STATUS_TXNUM_5_0_SHIFT)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">/*</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> * RXFULL (RO)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> *</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> * Receive FIFO Full flag</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment"> */</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4bbe7c392420fe9b03fc23bae2666602">  681</a></span><span class="preprocessor">#define SPI_STATUS_RXFULL_MASK (0x8000U)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2e0d85502a1681586bb30c06c3a97da5">  682</a></span><span class="preprocessor">#define SPI_STATUS_RXFULL_SHIFT (15U)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1acd0e49ac39ff90dadcdef3995db238">  683</a></span><span class="preprocessor">#define SPI_STATUS_RXFULL_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_RXFULL_MASK) &gt;&gt; SPI_STATUS_RXFULL_SHIFT)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/*</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * RXEMPTY (RO)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> *</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * Receive FIFO Empty flag</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a75fc2f9d4cab8b46edeb8f14b71e5599">  690</a></span><span class="preprocessor">#define SPI_STATUS_RXEMPTY_MASK (0x4000U)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac689bd948ba159c3e446fe7ccf66e0dc">  691</a></span><span class="preprocessor">#define SPI_STATUS_RXEMPTY_SHIFT (14U)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3fd29fdb012691413eca4d2bbec59b19">  692</a></span><span class="preprocessor">#define SPI_STATUS_RXEMPTY_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_RXEMPTY_MASK) &gt;&gt; SPI_STATUS_RXEMPTY_SHIFT)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span> </div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">/*</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"> * RXNUM_5_0 (RO)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> *</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> * Number of valid entries in the Receive FIFO</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a933e1eb0847a1a9b9e1df6cdfd837cb3">  699</a></span><span class="preprocessor">#define SPI_STATUS_RXNUM_5_0_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a59df3f36ea9fcbfb33b5cc8c4aabb28c">  700</a></span><span class="preprocessor">#define SPI_STATUS_RXNUM_5_0_SHIFT (8U)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a621881ae9c3580facfc4976ccf725675">  701</a></span><span class="preprocessor">#define SPI_STATUS_RXNUM_5_0_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_RXNUM_5_0_MASK) &gt;&gt; SPI_STATUS_RXNUM_5_0_SHIFT)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">/*</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment"> * SPIACTIVE (RO)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment"> *</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * SPI register programming is in progress.</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> * In master mode, SPIActive becomes 1 after the SPI command register is written and becomes 0 after the transfer is finished.</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * In slave mode, SPIActive becomes 1 after the SPI CS signal is asserted and becomes 0 after the SPI CS signal is deasserted.</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> * Note that due to clock synchronization, it may take at most two spi_clock cycles for SPIActive to change when the corresponding condition happens.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment"> * Note this bit stays 0 when Direct IO Control or the memory-mapped interface is used.</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment"> */</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a01ddd2ac88544f9dae6f97f24d902595">  712</a></span><span class="preprocessor">#define SPI_STATUS_SPIACTIVE_MASK (0x1U)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a96916a3723c51d1c45fcfeb4b528bc19">  713</a></span><span class="preprocessor">#define SPI_STATUS_SPIACTIVE_SHIFT (0U)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afa4fd6bf20a38057fdcfbb1fbf4a3739">  714</a></span><span class="preprocessor">#define SPI_STATUS_SPIACTIVE_GET(x) (((uint32_t)(x) &amp; SPI_STATUS_SPIACTIVE_MASK) &gt;&gt; SPI_STATUS_SPIACTIVE_SHIFT)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment">/* Bitfield definition for register: INTREN */</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment">/*</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * SLVCMDEN (RW)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> *</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"> * Enable the Slave Command Interrupt.</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment"> * Control whether interrupts are triggered whenever slave commands are received.</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment"> * (Slave mode only)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment"> */</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a60590d5b735ff6c8bf6ea805171b1887">  724</a></span><span class="preprocessor">#define SPI_INTREN_SLVCMDEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a038e6aedf8c14247119f6374c74adb56">  725</a></span><span class="preprocessor">#define SPI_INTREN_SLVCMDEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5cb73e2f0648e8943e24262e27ac6394">  726</a></span><span class="preprocessor">#define SPI_INTREN_SLVCMDEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTREN_SLVCMDEN_SHIFT) &amp; SPI_INTREN_SLVCMDEN_MASK)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a55b46f94282eb3ba1e7d9bb2115125da">  727</a></span><span class="preprocessor">#define SPI_INTREN_SLVCMDEN_GET(x) (((uint32_t)(x) &amp; SPI_INTREN_SLVCMDEN_MASK) &gt;&gt; SPI_INTREN_SLVCMDEN_SHIFT)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span> </div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">/*</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment"> * ENDINTEN (RW)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment"> *</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"> * Enable the End of SPI Transfer interrupt.</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment"> * Control whether interrupts are triggered when SPI transfers end.</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment"> * (In slave mode, end of read status transaction doesn鈥檛 trigger this interrupt.)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment"> */</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a616d82af1eb3ae3eff23a63ba420fe57">  736</a></span><span class="preprocessor">#define SPI_INTREN_ENDINTEN_MASK (0x10U)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8a2675254155435e3c64edeffee67df0">  737</a></span><span class="preprocessor">#define SPI_INTREN_ENDINTEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8efb9bd10f095f23a7997a2b27479dba">  738</a></span><span class="preprocessor">#define SPI_INTREN_ENDINTEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTREN_ENDINTEN_SHIFT) &amp; SPI_INTREN_ENDINTEN_MASK)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac4f5a64a864dcc5e2c35dc30d96abbd5">  739</a></span><span class="preprocessor">#define SPI_INTREN_ENDINTEN_GET(x) (((uint32_t)(x) &amp; SPI_INTREN_ENDINTEN_MASK) &gt;&gt; SPI_INTREN_ENDINTEN_SHIFT)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">/*</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment"> * TXFIFOINTEN (RW)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment"> *</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="comment"> * Enable the SPI Transmit FIFO Threshold interrupt.</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment"> * Control whether interrupts are triggered when the valid entries are less than or equal to the TX FIFO threshold.</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> */</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a84d995cb94ebf481d965962e105c882d">  747</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOINTEN_MASK (0x8U)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab3e38113f580ca5ed7ceeea8c24edf91">  748</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOINTEN_SHIFT (3U)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#abfb35bdf335d663e367fe24a950e4ac5">  749</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOINTEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTREN_TXFIFOINTEN_SHIFT) &amp; SPI_INTREN_TXFIFOINTEN_MASK)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab74131c3927c0378f579fe2741e78f9c">  750</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOINTEN_GET(x) (((uint32_t)(x) &amp; SPI_INTREN_TXFIFOINTEN_MASK) &gt;&gt; SPI_INTREN_TXFIFOINTEN_SHIFT)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span> </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/*</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment"> * RXFIFOINTEN (RW)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment"> *</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment"> * Enable the SPI Receive FIFO Threshold interrupt.</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * Control whether interrupts are triggered when the valid entries are greater than or equal to the RX FIFO threshold.</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5e1abd84b1acb36569a87e533944ff70">  758</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOINTEN_MASK (0x4U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa7a65b704b2e2811552b2d08bd1ea627">  759</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOINTEN_SHIFT (2U)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#acc68fa6a31757128f0436694827f1327">  760</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOINTEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTREN_RXFIFOINTEN_SHIFT) &amp; SPI_INTREN_RXFIFOINTEN_MASK)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa230f85809ac593f1dee3e4ad08e1ab7">  761</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOINTEN_GET(x) (((uint32_t)(x) &amp; SPI_INTREN_RXFIFOINTEN_MASK) &gt;&gt; SPI_INTREN_RXFIFOINTEN_SHIFT)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span> </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/*</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment"> * TXFIFOURINTEN (RW)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment"> *</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * Enable the SPI Transmit FIFO Underrun interrupt.</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> * Control whether interrupts are triggered when the Transmit FIFO run out of data.</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * (Slave mode only)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae2399575e0cb21fa73bb8516030d2787">  770</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOURINTEN_MASK (0x2U)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3b0385b0f1a3cc94e0a3e0c21f8f2d94">  771</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOURINTEN_SHIFT (1U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aae2039f65bc79a99d954a1596d7bd3dd">  772</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOURINTEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTREN_TXFIFOURINTEN_SHIFT) &amp; SPI_INTREN_TXFIFOURINTEN_MASK)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0e2a3dcc7e8944fbf156681d2d33b77f">  773</a></span><span class="preprocessor">#define SPI_INTREN_TXFIFOURINTEN_GET(x) (((uint32_t)(x) &amp; SPI_INTREN_TXFIFOURINTEN_MASK) &gt;&gt; SPI_INTREN_TXFIFOURINTEN_SHIFT)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/*</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * RXFIFOORINTEN (RW)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> *</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * Enable the SPI Receive FIFO Overrun interrupt.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> * Control whether interrupts are triggered when the Receive FIFO overflows.</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment"> * (Slave mode only)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment"> */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a238b876a4d445a37ed89de6aa45a7e0f">  782</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOORINTEN_MASK (0x1U)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#afe8c20c14dbd9cbeb065a1cf7bb83ed4">  783</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOORINTEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a422c1f132ad90e0a407b162a5ab5acc5">  784</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOORINTEN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTREN_RXFIFOORINTEN_SHIFT) &amp; SPI_INTREN_RXFIFOORINTEN_MASK)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa2fb552e683fc9fea843305e6652fea1">  785</a></span><span class="preprocessor">#define SPI_INTREN_RXFIFOORINTEN_GET(x) (((uint32_t)(x) &amp; SPI_INTREN_RXFIFOORINTEN_MASK) &gt;&gt; SPI_INTREN_RXFIFOORINTEN_SHIFT)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span> </div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">/* Bitfield definition for register: INTRST */</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">/*</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> * SLVCMDINT (W1C)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment"> *</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment"> * Slave Command Interrupt.</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment"> * This bit is set when Slave Command interrupts occur.</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span><span class="comment"> * (Slave mode only)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"> */</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a36da6280a4f10d662debdc6c29d3d3ff">  795</a></span><span class="preprocessor">#define SPI_INTRST_SLVCMDINT_MASK (0x20U)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae2693a80c2deb68263fc1de488ce84f0">  796</a></span><span class="preprocessor">#define SPI_INTRST_SLVCMDINT_SHIFT (5U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a810ba6931219f5ead8a586cb3040c61b">  797</a></span><span class="preprocessor">#define SPI_INTRST_SLVCMDINT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTRST_SLVCMDINT_SHIFT) &amp; SPI_INTRST_SLVCMDINT_MASK)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac49830e2d5ac7f37f2189fce1145e27d">  798</a></span><span class="preprocessor">#define SPI_INTRST_SLVCMDINT_GET(x) (((uint32_t)(x) &amp; SPI_INTRST_SLVCMDINT_MASK) &gt;&gt; SPI_INTRST_SLVCMDINT_SHIFT)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span> </div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">/*</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment"> * ENDINT (W1C)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment"> *</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment"> * End of SPI Transfer interrupt.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment"> * This bit is set when End of SPI Transfer interrupts occur.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment"> */</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac82ef0f9c102824026760b509df8d409">  806</a></span><span class="preprocessor">#define SPI_INTRST_ENDINT_MASK (0x10U)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4759a87f6ab2109cba4b675fbe5146be">  807</a></span><span class="preprocessor">#define SPI_INTRST_ENDINT_SHIFT (4U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#adcf90e945cad430e7ac83be684432a61">  808</a></span><span class="preprocessor">#define SPI_INTRST_ENDINT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTRST_ENDINT_SHIFT) &amp; SPI_INTRST_ENDINT_MASK)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3176fae71af84e04bc9d18fd3caac64d">  809</a></span><span class="preprocessor">#define SPI_INTRST_ENDINT_GET(x) (((uint32_t)(x) &amp; SPI_INTRST_ENDINT_MASK) &gt;&gt; SPI_INTRST_ENDINT_SHIFT)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span> </div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment"> * TXFIFOINT (W1C)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment"> *</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span><span class="comment"> * TX FIFO Threshold interrupt.</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment"> * This bit is set when TX FIFO Threshold interrupts occur.</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae0035d5c2d2b5abed6fb4d25a5fc3d42">  817</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOINT_MASK (0x8U)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a864640c58fd9540dda5c6b6f96972eb6">  818</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOINT_SHIFT (3U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a314c6afcb01754ae8b3b9893fc76e54c">  819</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOINT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTRST_TXFIFOINT_SHIFT) &amp; SPI_INTRST_TXFIFOINT_MASK)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a595c77fa66cd08e626dfbd4ae7c4dd7d">  820</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOINT_GET(x) (((uint32_t)(x) &amp; SPI_INTRST_TXFIFOINT_MASK) &gt;&gt; SPI_INTRST_TXFIFOINT_SHIFT)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">/*</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment"> * RXFIFOINT (W1C)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment"> *</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment"> * RX FIFO Threshold interrupt.</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * This bit is set when RX FIFO Threshold interrupts occur.</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> */</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae59c02a07b4d28e1601eb818d8bcef8f">  828</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOINT_MASK (0x4U)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3d7e5f920360dfbbd07b8244a3761933">  829</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOINT_SHIFT (2U)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3d3dbf1508e16252fbdf5577e46aaa27">  830</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOINT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTRST_RXFIFOINT_SHIFT) &amp; SPI_INTRST_RXFIFOINT_MASK)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a02f2e56c1f35ffa8dddb19dec2379599">  831</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOINT_GET(x) (((uint32_t)(x) &amp; SPI_INTRST_RXFIFOINT_MASK) &gt;&gt; SPI_INTRST_RXFIFOINT_SHIFT)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span> </div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">/*</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment"> * TXFIFOURINT (W1C)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment"> *</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * TX FIFO Underrun interrupt.</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> * This bit is set when TX FIFO Underrun interrupts occur.</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * (Slave mode only)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#abde04367632b5713faa20e3a5d0b2070">  840</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOURINT_MASK (0x2U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aeb558bbc918102229b14d6a53fb3cfd3">  841</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOURINT_SHIFT (1U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2c5511d9c1030a27a5e9bfa2bbb8b0a0">  842</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOURINT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTRST_TXFIFOURINT_SHIFT) &amp; SPI_INTRST_TXFIFOURINT_MASK)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a542b414b0336a0c39d14149b9913e6c2">  843</a></span><span class="preprocessor">#define SPI_INTRST_TXFIFOURINT_GET(x) (((uint32_t)(x) &amp; SPI_INTRST_TXFIFOURINT_MASK) &gt;&gt; SPI_INTRST_TXFIFOURINT_SHIFT)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/*</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * RXFIFOORINT (W1C)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> *</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * RX FIFO Overrun interrupt.</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> * This bit is set when RX FIFO Overrun interrupts occur.</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment"> * (Slave mode only)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment"> */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8fc8bf25c0ceeb9513f655589a461052">  852</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOORINT_MASK (0x1U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a13ee6cf8600a3a72c02cec64d482f808">  853</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOORINT_SHIFT (0U)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aae7f87dff83d674d9440a9051dd3c9e0">  854</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOORINT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_INTRST_RXFIFOORINT_SHIFT) &amp; SPI_INTRST_RXFIFOORINT_MASK)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a89f966e51d9693e40a1c44752dfa204d">  855</a></span><span class="preprocessor">#define SPI_INTRST_RXFIFOORINT_GET(x) (((uint32_t)(x) &amp; SPI_INTRST_RXFIFOORINT_MASK) &gt;&gt; SPI_INTRST_RXFIFOORINT_SHIFT)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">/* Bitfield definition for register: TIMING */</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">/*</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * CS2SCLK (RW)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> *</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment"> * The minimum time between the edges of SPI CS and the edges of SCLK.</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment"> * SCLK_period * (CS2SCLK + 1) / 2</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment"> */</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a511ba45647cf1f0ae249bb14aeea9478">  864</a></span><span class="preprocessor">#define SPI_TIMING_CS2SCLK_MASK (0x3000U)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab35add11b67d359185713c9c2b9e6be3">  865</a></span><span class="preprocessor">#define SPI_TIMING_CS2SCLK_SHIFT (12U)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a85e903b7b4cac795b4fd25ac147633a9">  866</a></span><span class="preprocessor">#define SPI_TIMING_CS2SCLK_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TIMING_CS2SCLK_SHIFT) &amp; SPI_TIMING_CS2SCLK_MASK)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7d40b7d6f6dec60739d06f75f54f9533">  867</a></span><span class="preprocessor">#define SPI_TIMING_CS2SCLK_GET(x) (((uint32_t)(x) &amp; SPI_TIMING_CS2SCLK_MASK) &gt;&gt; SPI_TIMING_CS2SCLK_SHIFT)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">/*</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> * CSHT (RW)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment"> *</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment"> * The minimum time that SPI CS should stay HIGH.</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment"> * SCLK_period * (CSHT + 1) / 2</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment"> */</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7553a0f0cfdc31ab97a3ff1dd17cfcac">  875</a></span><span class="preprocessor">#define SPI_TIMING_CSHT_MASK (0xF00U)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af0ac1b5511e9410e78429ffcc2b7d60b">  876</a></span><span class="preprocessor">#define SPI_TIMING_CSHT_SHIFT (8U)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0e0741eb90fb4c2907c59f2a780afba5">  877</a></span><span class="preprocessor">#define SPI_TIMING_CSHT_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TIMING_CSHT_SHIFT) &amp; SPI_TIMING_CSHT_MASK)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4d0db88e51c4d982628d7c2e4dcce7ff">  878</a></span><span class="preprocessor">#define SPI_TIMING_CSHT_GET(x) (((uint32_t)(x) &amp; SPI_TIMING_CSHT_MASK) &gt;&gt; SPI_TIMING_CSHT_SHIFT)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span> </div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">/*</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment"> * SCLK_DIV (RW)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment"> *</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment"> * The clock frequency ratio between the clock source and SPI interface SCLK.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"> * SCLK_period = ((SCLK_DIV + 1) * 2) * (Period of the SPI clock source)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment"> * The SCLK_DIV value 0xff is a special value which indicates that the SCLK frequency should be the same as the spi_clock frequency.</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment"> */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ae237e627153ead16684706fa362334b7">  887</a></span><span class="preprocessor">#define SPI_TIMING_SCLK_DIV_MASK (0xFFU)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa581f673880f1efd79996478b3d421a3">  888</a></span><span class="preprocessor">#define SPI_TIMING_SCLK_DIV_SHIFT (0U)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7ec150fe70b2873988ffea9b62edf18f">  889</a></span><span class="preprocessor">#define SPI_TIMING_SCLK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; SPI_TIMING_SCLK_DIV_SHIFT) &amp; SPI_TIMING_SCLK_DIV_MASK)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4254fdc975c7b06454e5b823d5f32465">  890</a></span><span class="preprocessor">#define SPI_TIMING_SCLK_DIV_GET(x) (((uint32_t)(x) &amp; SPI_TIMING_SCLK_DIV_MASK) &gt;&gt; SPI_TIMING_SCLK_DIV_SHIFT)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/* Bitfield definition for register: SLVST */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">/*</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment"> * UNDERRUN (W1C)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span><span class="comment"> *</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment"> * Data underrun occurs in the last transaction</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6b8cc332d61e87d2b6969b38e3381ac0">  898</a></span><span class="preprocessor">#define SPI_SLVST_UNDERRUN_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2bd285612b3e914035b6a520c111d35a">  899</a></span><span class="preprocessor">#define SPI_SLVST_UNDERRUN_SHIFT (18U)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a5d5749a4e3752603d3fc2e1866c78b3d">  900</a></span><span class="preprocessor">#define SPI_SLVST_UNDERRUN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_SLVST_UNDERRUN_SHIFT) &amp; SPI_SLVST_UNDERRUN_MASK)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a48daba7a8f66fb72ae63b84ba9e1f031">  901</a></span><span class="preprocessor">#define SPI_SLVST_UNDERRUN_GET(x) (((uint32_t)(x) &amp; SPI_SLVST_UNDERRUN_MASK) &gt;&gt; SPI_SLVST_UNDERRUN_SHIFT)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">/*</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="comment"> * OVERRUN (RW)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment"> *</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment"> * Data overrun occurs in the last transaction</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> */</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8cd244a08d47e6189d01891ee73d64c5">  908</a></span><span class="preprocessor">#define SPI_SLVST_OVERRUN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab27e67d1a750ebc3fbba147891d6d6a3">  909</a></span><span class="preprocessor">#define SPI_SLVST_OVERRUN_SHIFT (17U)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a4b04f9a2c7c6d84902add0df1cf132da">  910</a></span><span class="preprocessor">#define SPI_SLVST_OVERRUN_SET(x) (((uint32_t)(x) &lt;&lt; SPI_SLVST_OVERRUN_SHIFT) &amp; SPI_SLVST_OVERRUN_MASK)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a90dcbd9f33df001fb97e5f921697a955">  911</a></span><span class="preprocessor">#define SPI_SLVST_OVERRUN_GET(x) (((uint32_t)(x) &amp; SPI_SLVST_OVERRUN_MASK) &gt;&gt; SPI_SLVST_OVERRUN_SHIFT)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span> </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/*</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment"> * READY (RW)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment"> *</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment"> * Set this bit to indicate that the ATCSPI200 is ready for data transaction.</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * When an SPI transaction other than slave status-reading command ends, this bit will be cleared to 0.</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> */</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6dcb8f72aceabadd833b55e8273f271a">  919</a></span><span class="preprocessor">#define SPI_SLVST_READY_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac0473294e469e61ee3603fbeff01f17a">  920</a></span><span class="preprocessor">#define SPI_SLVST_READY_SHIFT (16U)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ab4bf4913ab4623a0165ec4c48c52b585">  921</a></span><span class="preprocessor">#define SPI_SLVST_READY_SET(x) (((uint32_t)(x) &lt;&lt; SPI_SLVST_READY_SHIFT) &amp; SPI_SLVST_READY_MASK)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af91a0acc7c7990ca5cc3d9d4527405d4">  922</a></span><span class="preprocessor">#define SPI_SLVST_READY_GET(x) (((uint32_t)(x) &amp; SPI_SLVST_READY_MASK) &gt;&gt; SPI_SLVST_READY_SHIFT)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span> </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">/*</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment"> * USR_STATUS (RW)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment"> *</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * User defined status flags</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> */</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af99986581d841d4854ba34d6e51150fd">  929</a></span><span class="preprocessor">#define SPI_SLVST_USR_STATUS_MASK (0xFFFFU)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a24e8f1fb79ecf855bdbbf135b0be70a9">  930</a></span><span class="preprocessor">#define SPI_SLVST_USR_STATUS_SHIFT (0U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a219430198399ee291bf8236ba120739c">  931</a></span><span class="preprocessor">#define SPI_SLVST_USR_STATUS_SET(x) (((uint32_t)(x) &lt;&lt; SPI_SLVST_USR_STATUS_SHIFT) &amp; SPI_SLVST_USR_STATUS_MASK)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1d8608ac27971f75aa9bc74f7b7615c7">  932</a></span><span class="preprocessor">#define SPI_SLVST_USR_STATUS_GET(x) (((uint32_t)(x) &amp; SPI_SLVST_USR_STATUS_MASK) &gt;&gt; SPI_SLVST_USR_STATUS_SHIFT)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span> </div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">/* Bitfield definition for register: SLVDATACNT */</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">/*</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment"> * WCNT (RO)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> *</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> * Slave transmitted data count</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> */</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aeb8d9be8623bf4ade1305b9300428dcb">  940</a></span><span class="preprocessor">#define SPI_SLVDATACNT_WCNT_MASK (0x3FF0000UL)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ade86dd95f68d15d49ac822b650896679">  941</a></span><span class="preprocessor">#define SPI_SLVDATACNT_WCNT_SHIFT (16U)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8a68448148d41d85d37d8d51f468e143">  942</a></span><span class="preprocessor">#define SPI_SLVDATACNT_WCNT_GET(x) (((uint32_t)(x) &amp; SPI_SLVDATACNT_WCNT_MASK) &gt;&gt; SPI_SLVDATACNT_WCNT_SHIFT)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span> </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">/*</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment"> * RCNT (RO)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment"> *</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"> * Slave received data count</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> */</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa023bfed99f97a0f66e57e98c28e1507">  949</a></span><span class="preprocessor">#define SPI_SLVDATACNT_RCNT_MASK (0x3FFU)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a74bd291f2d14c8ebe1e313425b2135b9">  950</a></span><span class="preprocessor">#define SPI_SLVDATACNT_RCNT_SHIFT (0U)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a3fdc93aa152341529cce704f738ae09e">  951</a></span><span class="preprocessor">#define SPI_SLVDATACNT_RCNT_GET(x) (((uint32_t)(x) &amp; SPI_SLVDATACNT_RCNT_MASK) &gt;&gt; SPI_SLVDATACNT_RCNT_SHIFT)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span> </div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">/* Bitfield definition for register: SLVDATAWCNT */</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">/*</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment"> *</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment"> */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa4c955d68a7dd21bde872b68596d8afa">  958</a></span><span class="preprocessor">#define SPI_SLVDATAWCNT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a52d807384f0d9643cf9da028752ac588">  959</a></span><span class="preprocessor">#define SPI_SLVDATAWCNT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7d8c5f960f31b5323f97184aab9893ce">  960</a></span><span class="preprocessor">#define SPI_SLVDATAWCNT_VAL_GET(x) (((uint32_t)(x) &amp; SPI_SLVDATAWCNT_VAL_MASK) &gt;&gt; SPI_SLVDATAWCNT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">/* Bitfield definition for register: SLVDATARCNT */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">/*</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment"> * VAL (RO)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"> *</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"> */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ac709904b3cee007df523b61ca5932a1a">  967</a></span><span class="preprocessor">#define SPI_SLVDATARCNT_VAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a82a59035d3fb3a8c1a243d85fdac8063">  968</a></span><span class="preprocessor">#define SPI_SLVDATARCNT_VAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a631a5ae0db8d63186df824d21d62e7ed">  969</a></span><span class="preprocessor">#define SPI_SLVDATARCNT_VAL_GET(x) (((uint32_t)(x) &amp; SPI_SLVDATARCNT_VAL_MASK) &gt;&gt; SPI_SLVDATARCNT_VAL_SHIFT)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span> </div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">/* Bitfield definition for register: CONFIG */</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">/*</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"> * SLAVE (RO)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment"> *</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="comment"> * Support for SPI Slave mode</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment"> */</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a2c3cea48670924bed7b0a776fb0a2922">  977</a></span><span class="preprocessor">#define SPI_CONFIG_SLAVE_MASK (0x4000U)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a426220c9512b0e28fb425ca75f101556">  978</a></span><span class="preprocessor">#define SPI_CONFIG_SLAVE_SHIFT (14U)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a6b42d5f2046ca6e30a8f5611bdeeacc6">  979</a></span><span class="preprocessor">#define SPI_CONFIG_SLAVE_GET(x) (((uint32_t)(x) &amp; SPI_CONFIG_SLAVE_MASK) &gt;&gt; SPI_CONFIG_SLAVE_SHIFT)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span> </div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">/*</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> * QUADSPI (RO)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment"> *</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"> * Support for Quad I/O SPI</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"> */</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af606ec32829bcfd55359b2e7fe290110">  986</a></span><span class="preprocessor">#define SPI_CONFIG_QUADSPI_MASK (0x200U)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#adffe49902a21175b98912095a11905f9">  987</a></span><span class="preprocessor">#define SPI_CONFIG_QUADSPI_SHIFT (9U)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#af9f3241745d46a7c0f52bdd44a7a82e4">  988</a></span><span class="preprocessor">#define SPI_CONFIG_QUADSPI_GET(x) (((uint32_t)(x) &amp; SPI_CONFIG_QUADSPI_MASK) &gt;&gt; SPI_CONFIG_QUADSPI_SHIFT)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">/*</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * DUALSPI (RO)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> *</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment"> * Support for Dual I/O SPI</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment"> */</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a0bba3bb090ea7fcbc15b3d22e7262ebe">  995</a></span><span class="preprocessor">#define SPI_CONFIG_DUALSPI_MASK (0x100U)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#aa87e833487ac453c1a44d1d541bcadac">  996</a></span><span class="preprocessor">#define SPI_CONFIG_DUALSPI_SHIFT (8U)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#add1f384232860621390f04bf1c5d58e3">  997</a></span><span class="preprocessor">#define SPI_CONFIG_DUALSPI_GET(x) (((uint32_t)(x) &amp; SPI_CONFIG_DUALSPI_MASK) &gt;&gt; SPI_CONFIG_DUALSPI_SHIFT)</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span> </div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">/*</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> * TXFIFOSIZE (RO)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> *</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> * Depth of TX FIFO</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment"> * 0x0: 2 words</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"> * 0x1: 4 words</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment"> * 0x2: 8 words</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment"> * 0x3: 16 words</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment"> * 0x4: 32 words</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment"> * 0x5: 64 words</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> * 0x6: 128 words</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a1f92794ca2ded85251a132b59b7b49b8"> 1011</a></span><span class="preprocessor">#define SPI_CONFIG_TXFIFOSIZE_MASK (0xF0U)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#ad9e1bebc768ebed4e5a7618aac87b2a7"> 1012</a></span><span class="preprocessor">#define SPI_CONFIG_TXFIFOSIZE_SHIFT (4U)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a13fd644781759ea857123b57c6f6473f"> 1013</a></span><span class="preprocessor">#define SPI_CONFIG_TXFIFOSIZE_GET(x) (((uint32_t)(x) &amp; SPI_CONFIG_TXFIFOSIZE_MASK) &gt;&gt; SPI_CONFIG_TXFIFOSIZE_SHIFT)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span> </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">/*</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment"> * RXFIFOSIZE (RO)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment"> *</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"> * Depth of RX FIFO</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * 0x0: 2 words</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> * 0x1: 4 words</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * 0x2: 8 words</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> * 0x3: 16 words</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment"> * 0x4: 32 words</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment"> * 0x5: 64 words</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment"> * 0x6: 128 words</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment"> */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a52c5173850add4b39f0434f594656b62"> 1027</a></span><span class="preprocessor">#define SPI_CONFIG_RXFIFOSIZE_MASK (0xFU)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a8b122e542753d8704669ae405299b6a7"> 1028</a></span><span class="preprocessor">#define SPI_CONFIG_RXFIFOSIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__spi__regs_8h.html#a7b5041f9c9fd57751a5cf22c59b694fc"> 1029</a></span><span class="preprocessor">#define SPI_CONFIG_RXFIFOSIZE_GET(x) (((uint32_t)(x) &amp; SPI_CONFIG_RXFIFOSIZE_MASK) &gt;&gt; SPI_CONFIG_RXFIFOSIZE_SHIFT)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span> </div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span> </div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span> </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_SPI_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSPI__Type_html"><div class="ttname"><a href="structSPI__Type.html">SPI_Type</a></div><div class="ttdef"><b>Definition</b> hpm_spi_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__spi__regs_8h.html">hpm_spi_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:23:55 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
