Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/jtag_subsys.qsys --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/jtag_subsys/jtag_subsys --family="Agilex 5" --part=A5ED065BB32AE5SR0
Progress: Loading jtag_subsys/jtag_subsys.qsys
Progress: Reading input file
Progress: Parameterizing module fpga_m
Progress: Parameterizing module hps_m
Progress: Parameterizing module jtag_clk
Progress: Parameterizing module jtag_rst_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: jtag_subsys: "Transforming system: jtag_subsys"
Info: jtag_subsys: "Naming system components in system: jtag_subsys"
Info: jtag_subsys: "Processing generation queue"
Info: jtag_subsys: "Generating: jtag_subsys"
Info: jtag_subsys: "Generating: fpga_m"
Info: jtag_subsys: "Generating: hps_m"
Info: jtag_subsys: "Generating: jtag_clk"
Info: jtag_subsys: "Generating: jtag_rst_in"
Info: jtag_subsys: Done "jtag_subsys" with 5 modules, 1 files
Info: Finished: Create HDL design files for synthesis
