// Seed: 2928199511
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  timeprecision 1ps;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input wor id_2,
    input wor id_3,
    output wire id_4
);
  wire [1 : -1] id_6;
  logic [7:0] id_7;
  assign id_7[-1'd0] = (-1);
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  wire id_8;
  wire id_9;
  always @(posedge id_9 or id_2#(.id_3(-1))) id_1 = -1'h0;
endmodule
