#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jan 10 12:47:25 2020
# Process ID: 4466
# Current directory: /home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1
# Command line: vivado -log Block_Diagram_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Block_Diagram_wrapper.tcl -notrace
# Log file: /home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper.vdi
# Journal file: /home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Block_Diagram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/remco/vivado-library/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1517.434 ; gain = 286.148 ; free physical = 1280 ; free virtual = 5477
Command: link_design -top Block_Diagram_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_PID_0_1/Block_Diagram_PID_0_1.dcp' for cell 'Block_Diagram_i/PID_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_0_0/Block_Diagram_axi_gpio_0_0.dcp' for cell 'Block_Diagram_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_1_0/Block_Diagram_axi_gpio_1_0.dcp' for cell 'Block_Diagram_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_2_0/Block_Diagram_axi_gpio_2_0.dcp' for cell 'Block_Diagram_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_3_0/Block_Diagram_axi_gpio_3_0.dcp' for cell 'Block_Diagram_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_4_0/Block_Diagram_axi_gpio_4_0.dcp' for cell 'Block_Diagram_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_5_0/Block_Diagram_axi_gpio_5_0.dcp' for cell 'Block_Diagram_i/axi_gpio_5'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_6_0/Block_Diagram_axi_gpio_6_0.dcp' for cell 'Block_Diagram_i/axi_gpio_6'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_clk_div_0_0/Block_Diagram_clk_div_0_0.dcp' for cell 'Block_Diagram_i/clk_div_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_invert_top_0_0/Block_Diagram_invert_top_0_0.dcp' for cell 'Block_Diagram_i/invert_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_processing_system7_0_0/Block_Diagram_processing_system7_0_0.dcp' for cell 'Block_Diagram_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_pwm_0_0/Block_Diagram_pwm_0_0.dcp' for cell 'Block_Diagram_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_quadrature_decoder_0_0/Block_Diagram_quadrature_decoder_0_0.dcp' for cell 'Block_Diagram_i/quadrature_decoder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_rst_ps7_0_50M_0/Block_Diagram_rst_ps7_0_50M_0.dcp' for cell 'Block_Diagram_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_xlconstant_0_0/Block_Diagram_xlconstant_0_0.dcp' for cell 'Block_Diagram_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_xlconstant_1_0/Block_Diagram_xlconstant_1_0.dcp' for cell 'Block_Diagram_i/xlconstant_1'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_xbar_0/Block_Diagram_xbar_0.dcp' for cell 'Block_Diagram_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_auto_pc_0/Block_Diagram_auto_pc_0.dcp' for cell 'Block_Diagram_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_processing_system7_0_0/Block_Diagram_processing_system7_0_0.xdc] for cell 'Block_Diagram_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_processing_system7_0_0/Block_Diagram_processing_system7_0_0.xdc] for cell 'Block_Diagram_i/processing_system7_0/inst'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_0_0/Block_Diagram_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_0_0/Block_Diagram_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_0/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_0_0/Block_Diagram_axi_gpio_0_0.xdc] for cell 'Block_Diagram_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_0_0/Block_Diagram_axi_gpio_0_0.xdc] for cell 'Block_Diagram_i/axi_gpio_0/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_rst_ps7_0_50M_0/Block_Diagram_rst_ps7_0_50M_0_board.xdc] for cell 'Block_Diagram_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_rst_ps7_0_50M_0/Block_Diagram_rst_ps7_0_50M_0_board.xdc] for cell 'Block_Diagram_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_rst_ps7_0_50M_0/Block_Diagram_rst_ps7_0_50M_0.xdc] for cell 'Block_Diagram_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_rst_ps7_0_50M_0/Block_Diagram_rst_ps7_0_50M_0.xdc] for cell 'Block_Diagram_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_1_0/Block_Diagram_axi_gpio_1_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_1_0/Block_Diagram_axi_gpio_1_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_1/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_1_0/Block_Diagram_axi_gpio_1_0.xdc] for cell 'Block_Diagram_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_1_0/Block_Diagram_axi_gpio_1_0.xdc] for cell 'Block_Diagram_i/axi_gpio_1/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_2_0/Block_Diagram_axi_gpio_2_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_2_0/Block_Diagram_axi_gpio_2_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_2/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_2_0/Block_Diagram_axi_gpio_2_0.xdc] for cell 'Block_Diagram_i/axi_gpio_2/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_2_0/Block_Diagram_axi_gpio_2_0.xdc] for cell 'Block_Diagram_i/axi_gpio_2/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_3_0/Block_Diagram_axi_gpio_3_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_3_0/Block_Diagram_axi_gpio_3_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_3/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_3_0/Block_Diagram_axi_gpio_3_0.xdc] for cell 'Block_Diagram_i/axi_gpio_3/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_3_0/Block_Diagram_axi_gpio_3_0.xdc] for cell 'Block_Diagram_i/axi_gpio_3/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_4_0/Block_Diagram_axi_gpio_4_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_4_0/Block_Diagram_axi_gpio_4_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_4/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_4_0/Block_Diagram_axi_gpio_4_0.xdc] for cell 'Block_Diagram_i/axi_gpio_4/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_4_0/Block_Diagram_axi_gpio_4_0.xdc] for cell 'Block_Diagram_i/axi_gpio_4/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_5_0/Block_Diagram_axi_gpio_5_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_5_0/Block_Diagram_axi_gpio_5_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_5/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_5_0/Block_Diagram_axi_gpio_5_0.xdc] for cell 'Block_Diagram_i/axi_gpio_5/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_5_0/Block_Diagram_axi_gpio_5_0.xdc] for cell 'Block_Diagram_i/axi_gpio_5/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_6_0/Block_Diagram_axi_gpio_6_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_6_0/Block_Diagram_axi_gpio_6_0_board.xdc] for cell 'Block_Diagram_i/axi_gpio_6/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_6_0/Block_Diagram_axi_gpio_6_0.xdc] for cell 'Block_Diagram_i/axi_gpio_6/U0'
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/sources_1/bd/Block_Diagram/ip/Block_Diagram_axi_gpio_6_0/Block_Diagram_axi_gpio_6_0.xdc] for cell 'Block_Diagram_i/axi_gpio_6/U0'
Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'restart'. [/home/remco/Final_Project_AES/Final_Project_AES.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/remco/Final_Project_AES/Final_Project_AES.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/remco/Final_Project_AES/Final_Project_AES.srcs/constrs_1/imports/Desktop/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

28 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1872.047 ; gain = 354.613 ; free physical = 985 ; free virtual = 5183
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1872.047 ; gain = 0.000 ; free physical = 981 ; free virtual = 5179

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e6127020

Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2178.531 ; gain = 305.484 ; free physical = 601 ; free virtual = 4800

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c26e505e

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 612 ; free virtual = 4811
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1eb07b91d

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 612 ; free virtual = 4811
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 9 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1628ebc61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 611 ; free virtual = 4810
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 446 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1628ebc61

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 611 ; free virtual = 4810
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a860f5d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 610 ; free virtual = 4809
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 203144a81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 610 ; free virtual = 4809
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 610 ; free virtual = 4809
Ending Logic Optimization Task | Checksum: 203144a81

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 610 ; free virtual = 4809

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 203144a81

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 610 ; free virtual = 4809

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 203144a81

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2178.531 ; gain = 0.000 ; free physical = 610 ; free virtual = 4809
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2178.531 ; gain = 306.484 ; free physical = 610 ; free virtual = 4809
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2210.547 ; gain = 0.000 ; free physical = 602 ; free virtual = 4803
INFO: [Common 17-1381] The checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Block_Diagram_wrapper_drc_opted.rpt -pb Block_Diagram_wrapper_drc_opted.pb -rpx Block_Diagram_wrapper_drc_opted.rpx
Command: report_drc -file Block_Diagram_wrapper_drc_opted.rpt -pb Block_Diagram_wrapper_drc_opted.pb -rpx Block_Diagram_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 590 ; free virtual = 4791
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1312ec4f6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 590 ; free virtual = 4791
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 590 ; free virtual = 4791

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 138767ae8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 585 ; free virtual = 4785

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16b9ff2db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 569 ; free virtual = 4769

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16b9ff2db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 569 ; free virtual = 4769
Phase 1 Placer Initialization | Checksum: 16b9ff2db

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2298.590 ; gain = 0.000 ; free physical = 569 ; free virtual = 4769

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 188d2fbf1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2337.262 ; gain = 38.672 ; free physical = 563 ; free virtual = 4764

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 555 ; free virtual = 4756

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1e5c7f383

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 555 ; free virtual = 4756
Phase 2 Global Placement | Checksum: 10ba92688

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 557 ; free virtual = 4757

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10ba92688

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 557 ; free virtual = 4757

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa0f0a31

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 554 ; free virtual = 4754

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15ff2db58

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 554 ; free virtual = 4754

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15ff2db58

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 554 ; free virtual = 4754

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: fea7950d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 550 ; free virtual = 4751

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d8c0d3c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 550 ; free virtual = 4751

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d8c0d3c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 550 ; free virtual = 4751
Phase 3 Detail Placement | Checksum: 1d8c0d3c3

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 550 ; free virtual = 4751

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fd18d89f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fd18d89f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.545. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1dbe854f1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754
Phase 4.1 Post Commit Optimization | Checksum: 1dbe854f1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1dbe854f1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1dbe854f1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 193283a84

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 193283a84

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 553 ; free virtual = 4754
Ending Placer Task | Checksum: 1860aa375

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 559 ; free virtual = 4760
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.266 ; gain = 46.676 ; free physical = 559 ; free virtual = 4760
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 540 ; free virtual = 4754
INFO: [Common 17-1381] The checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Block_Diagram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 543 ; free virtual = 4747
INFO: [runtcl-4] Executing : report_utilization -file Block_Diagram_wrapper_utilization_placed.rpt -pb Block_Diagram_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 552 ; free virtual = 4756
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Block_Diagram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 552 ; free virtual = 4756
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: f13550d3 ConstDB: 0 ShapeSum: 94d552a2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5134e0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 474 ; free virtual = 4678
Post Restoration Checksum: NetGraph: 1ad3236c NumContArr: 3661bd43 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5134e0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 475 ; free virtual = 4679

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5134e0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 445 ; free virtual = 4649

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5134e0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2345.266 ; gain = 0.000 ; free physical = 445 ; free virtual = 4649
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 151b540ed

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 423 ; free virtual = 4628
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.598 | TNS=0.000  | WHS=-0.186 | THS=-34.926|

Phase 2 Router Initialization | Checksum: 6ff32939

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 423 ; free virtual = 4628

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16ec60764

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 432 ; free virtual = 4637

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 438
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13b9fbc30

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 429 ; free virtual = 4633

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.139  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18e99439a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 429 ; free virtual = 4633
Phase 4 Rip-up And Reroute | Checksum: 18e99439a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 429 ; free virtual = 4633

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18e99439a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 429 ; free virtual = 4633

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18e99439a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 429 ; free virtual = 4633
Phase 5 Delay and Skew Optimization | Checksum: 18e99439a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 429 ; free virtual = 4633

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f6f2051b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 428 ; free virtual = 4633
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.153  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18d705edb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 428 ; free virtual = 4633
Phase 6 Post Hold Fix | Checksum: 18d705edb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 428 ; free virtual = 4633

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.84333 %
  Global Horizontal Routing Utilization  = 6.71921 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19d9594e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 428 ; free virtual = 4633

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19d9594e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 427 ; free virtual = 4632

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10d885918

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 428 ; free virtual = 4632

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=9.153  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10d885918

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 428 ; free virtual = 4632
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 459 ; free virtual = 4664

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2350.398 ; gain = 5.133 ; free physical = 459 ; free virtual = 4664
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2363.398 ; gain = 0.000 ; free physical = 439 ; free virtual = 4659
INFO: [Common 17-1381] The checkpoint '/home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Block_Diagram_wrapper_drc_routed.rpt -pb Block_Diagram_wrapper_drc_routed.pb -rpx Block_Diagram_wrapper_drc_routed.rpx
Command: report_drc -file Block_Diagram_wrapper_drc_routed.rpt -pb Block_Diagram_wrapper_drc_routed.pb -rpx Block_Diagram_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Block_Diagram_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Block_Diagram_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/Block_Diagram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Block_Diagram_wrapper_power_routed.rpt -pb Block_Diagram_wrapper_power_summary_routed.pb -rpx Block_Diagram_wrapper_power_routed.rpx
Command: report_power -file Block_Diagram_wrapper_power_routed.rpt -pb Block_Diagram_wrapper_power_summary_routed.pb -rpx Block_Diagram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Block_Diagram_wrapper_route_status.rpt -pb Block_Diagram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Block_Diagram_wrapper_timing_summary_routed.rpt -pb Block_Diagram_wrapper_timing_summary_routed.pb -rpx Block_Diagram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Block_Diagram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Block_Diagram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Block_Diagram_wrapper_bus_skew_routed.rpt -pb Block_Diagram_wrapper_bus_skew_routed.pb -rpx Block_Diagram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Block_Diagram_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP Block_Diagram_i/pwm_0/U0/half_duty_new2 input Block_Diagram_i/pwm_0/U0/half_duty_new2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/d4 output Block_Diagram_i/PID_0/U0/d4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/d4__0 output Block_Diagram_i/PID_0/U0/d4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/d4__1 output Block_Diagram_i/PID_0/U0/d4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/i4 output Block_Diagram_i/PID_0/U0/i4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/i4__0 output Block_Diagram_i/PID_0/U0/i4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/i4__1 output Block_Diagram_i/PID_0/U0/i4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/p4 output Block_Diagram_i/PID_0/U0/p4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/p4__0 output Block_Diagram_i/PID_0/U0/p4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/p4__1 output Block_Diagram_i/PID_0/U0/p4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/d4 multiplier stage Block_Diagram_i/PID_0/U0/d4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/d4__0 multiplier stage Block_Diagram_i/PID_0/U0/d4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/d4__1 multiplier stage Block_Diagram_i/PID_0/U0/d4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/i4 multiplier stage Block_Diagram_i/PID_0/U0/i4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/i4__0 multiplier stage Block_Diagram_i/PID_0/U0/i4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/i4__1 multiplier stage Block_Diagram_i/PID_0/U0/i4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/p4 multiplier stage Block_Diagram_i/PID_0/U0/p4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/p4__0 multiplier stage Block_Diagram_i/PID_0/U0/p4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP Block_Diagram_i/PID_0/U0/p4__1 multiplier stage Block_Diagram_i/PID_0/U0/p4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 19 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Block_Diagram_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/remco/Final_Project_AES/Final_Project_AES.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Jan 10 12:50:03 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 20 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:45 . Memory (MB): peak = 2730.898 ; gain = 233.387 ; free physical = 472 ; free virtual = 4587
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 12:50:03 2020...
