// Seed: 134351561
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = -1;
endmodule
module module_1;
  wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
module module_2 (
    output logic id_0,
    input wand id_1,
    input wand id_2,
    output supply1 id_3,
    inout supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    output wire id_8,
    input tri0 id_9,
    input wire id_10
);
  assign id_8 = -1 && 1'b0;
  always_comb begin : LABEL_0
    if (1)
      @(posedge -1'b0 & 1'b0)
      fork
        id_0 <= -1;
        wait (1);
      join_none : SymbolIdentifier
  end
  logic id_12;
  ;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign id_0 = id_1 == 1;
  initial begin : LABEL_1
    #(id_9)
    if (1) begin : LABEL_2
      $unsigned(89);
      ;
    end
  end
endmodule
