<strong>vhdl-clock-rising-edge</strong> is a variable defined in `<code>vhdl-mode.el</code>'.<br/>
Its value is t<br/>
<br/>
Documentation:<br/>
Non-nil means rising edge of clock triggers sequential processes.<br/>
Otherwise, falling edge triggers.<br/>
<br/>
You can customize this variable.