v 20060113 1
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=1
T 300 1150 5 8 0 1 0 8 1
pinseq=1
T 450 1200 9 8 1 1 0 0 1
pinlabel=NC
T 450 1200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=2
T 300 750 5 8 0 1 0 8 1
pinseq=2
T 450 800 9 8 1 1 0 0 1
pinlabel=IN
T 450 800 5 8 0 1 0 2 1
pintype=in
}
P 1700 100 1700 400 1 0 0
{
T 1750 300 5 8 1 1 0 2 1
pinnumber=3
T 1650 300 5 8 0 1 0 8 1
pinseq=3
T 1700 450 9 8 1 1 0 3 1
pinlabel=VSS
T 1700 600 5 8 0 1 0 3 1
pintype=pwr
}
P 3200 1200 2900 1200 1 0 0
{
T 3000 1250 5 8 1 1 0 0 1
pinnumber=4
T 3000 1150 5 8 0 1 0 2 1
pinseq=4
T 2850 1200 9 8 1 1 0 6 1
pinlabel=OUT
T 2850 1200 5 8 0 1 0 8 1
pintype=out
}
P 1700 1900 1700 1600 1 0 0
{
T 1750 1700 5 8 1 1 0 0 1
pinnumber=5
T 1650 1700 5 8 0 1 0 6 1
pinseq=5
T 1700 1550 9 8 1 1 0 5 1
pinlabel=VDD
T 1700 1400 5 8 0 1 0 5 1
pintype=pwr
}
B 400 400 2500 1200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2900 1700 8 10 1 1 0 6 1
refdes=U?
T 1450 900 9 10 1 0 0 0 1
BU4SU69G2-TR
T 1450 1200 5 10 0 0 0 0 1
device=BU4SU69G2-TR
T 1450 1400 5 10 0 0 0 0 1
footprint=SSOP5
T 1450 1600 5 10 0 0 0 0 1
numslots=0
