-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_conv_d4x4_k3x3 is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    inStream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    inStream_TVALID : IN STD_LOGIC;
    inStream_TREADY : OUT STD_LOGIC;
    inStream_TKEEP : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
    inStream_TUSER : IN STD_LOGIC_VECTOR (1 downto 0);
    inStream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    inStream_TID : IN STD_LOGIC_VECTOR (4 downto 0);
    inStream_TDEST : IN STD_LOGIC_VECTOR (5 downto 0);
    outStream_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    outStream_TVALID : OUT STD_LOGIC;
    outStream_TREADY : IN STD_LOGIC;
    outStream_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    outStream_TUSER : OUT STD_LOGIC_VECTOR (1 downto 0);
    outStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    outStream_TID : OUT STD_LOGIC_VECTOR (4 downto 0);
    outStream_TDEST : OUT STD_LOGIC_VECTOR (5 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn_conv_d4x4_k3x3 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn_conv_d4x4_k3x3,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.200000,HLS_SYN_LAT=44,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=36,HLS_SYN_FF=3115,HLS_SYN_LUT=5401}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal inStream_V_data_V_0_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_vld_in : STD_LOGIC;
    signal inStream_V_data_V_0_vld_out : STD_LOGIC;
    signal inStream_V_data_V_0_ack_in : STD_LOGIC;
    signal inStream_V_data_V_0_ack_out : STD_LOGIC;
    signal inStream_V_data_V_0_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_V_data_V_0_sel_rd : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel_wr : STD_LOGIC := '0';
    signal inStream_V_data_V_0_sel : STD_LOGIC;
    signal inStream_V_data_V_0_load_A : STD_LOGIC;
    signal inStream_V_data_V_0_load_B : STD_LOGIC;
    signal inStream_V_data_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal inStream_V_data_V_0_state_cmp_full : STD_LOGIC;
    signal inStream_V_dest_V_0_vld_in : STD_LOGIC;
    signal inStream_V_dest_V_0_ack_out : STD_LOGIC;
    signal inStream_V_dest_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_data_out : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_vld_in : STD_LOGIC;
    signal outStream_V_data_V_1_vld_out : STD_LOGIC;
    signal outStream_V_data_V_1_ack_in : STD_LOGIC;
    signal outStream_V_data_V_1_ack_out : STD_LOGIC;
    signal outStream_V_data_V_1_payload_A : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_payload_B : STD_LOGIC_VECTOR (31 downto 0);
    signal outStream_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_data_V_1_sel : STD_LOGIC;
    signal outStream_V_data_V_1_load_A : STD_LOGIC;
    signal outStream_V_data_V_1_load_B : STD_LOGIC;
    signal outStream_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_keep_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_keep_V_1_vld_in : STD_LOGIC;
    signal outStream_V_keep_V_1_vld_out : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_in : STD_LOGIC;
    signal outStream_V_keep_V_1_ack_out : STD_LOGIC;
    signal outStream_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_keep_V_1_sel : STD_LOGIC;
    signal outStream_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_strb_V_1_data_out : STD_LOGIC_VECTOR (3 downto 0);
    signal outStream_V_strb_V_1_vld_in : STD_LOGIC;
    signal outStream_V_strb_V_1_vld_out : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_in : STD_LOGIC;
    signal outStream_V_strb_V_1_ack_out : STD_LOGIC;
    signal outStream_V_strb_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_strb_V_1_sel : STD_LOGIC;
    signal outStream_V_strb_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_user_V_1_data_out : STD_LOGIC_VECTOR (1 downto 0);
    signal outStream_V_user_V_1_vld_in : STD_LOGIC;
    signal outStream_V_user_V_1_vld_out : STD_LOGIC;
    signal outStream_V_user_V_1_ack_in : STD_LOGIC;
    signal outStream_V_user_V_1_ack_out : STD_LOGIC;
    signal outStream_V_user_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_user_V_1_sel : STD_LOGIC;
    signal outStream_V_user_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_vld_in : STD_LOGIC;
    signal outStream_V_last_V_1_vld_out : STD_LOGIC;
    signal outStream_V_last_V_1_ack_in : STD_LOGIC;
    signal outStream_V_last_V_1_ack_out : STD_LOGIC;
    signal outStream_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal outStream_V_last_V_1_sel : STD_LOGIC;
    signal outStream_V_last_V_1_load_A : STD_LOGIC;
    signal outStream_V_last_V_1_load_B : STD_LOGIC;
    signal outStream_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal outStream_V_id_V_1_data_out : STD_LOGIC_VECTOR (4 downto 0);
    signal outStream_V_id_V_1_vld_in : STD_LOGIC;
    signal outStream_V_id_V_1_vld_out : STD_LOGIC;
    signal outStream_V_id_V_1_ack_in : STD_LOGIC;
    signal outStream_V_id_V_1_ack_out : STD_LOGIC;
    signal outStream_V_id_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_id_V_1_sel : STD_LOGIC;
    signal outStream_V_id_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal outStream_V_dest_V_1_data_out : STD_LOGIC_VECTOR (5 downto 0);
    signal outStream_V_dest_V_1_vld_in : STD_LOGIC;
    signal outStream_V_dest_V_1_vld_out : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_in : STD_LOGIC;
    signal outStream_V_dest_V_1_ack_out : STD_LOGIC;
    signal outStream_V_dest_V_1_sel_rd : STD_LOGIC := '0';
    signal outStream_V_dest_V_1_sel : STD_LOGIC;
    signal outStream_V_dest_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ctrl : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal kernel_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal inStream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal exitcond1_reg_1538 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal exitcond4_reg_1563 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal exitcond_flatten8_reg_1708 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1717 : STD_LOGIC_VECTOR (0 downto 0);
    signal outStream_TDATA_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp3_iter10 : STD_LOGIC := '0';
    signal p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter9_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp3_iter11 : STD_LOGIC := '0';
    signal ap_pipeline_reg_pp3_iter10_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_0_3_reg_304 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_2_reg_316 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_328 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuffer_1_3_reg_339 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_2_reg_351 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_5_reg_363 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_8_reg_375 : STD_LOGIC_VECTOR (31 downto 0);
    signal x1_reg_387 : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten6_reg_467 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_assign_reg_478 : STD_LOGIC_VECTOR (2 downto 0);
    signal x_assign_reg_489 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuffer_1_3_3_reg_500 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_2_3_reg_510 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_17_reg_520 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_1_reg_530 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_3_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_2_s_reg_550 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_reg_560 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_977 : BOOLEAN;
    signal window_1_1_reg_571 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_reg_582 : STD_LOGIC_VECTOR (31 downto 0);
    signal ctrl_read_reg_1533 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_1542 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_1_fu_683_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal lineBuffer_0_3_1_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_4_fu_696_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond4_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_2_fu_709_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_9_fu_715_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_reg_1572 : STD_LOGIC_VECTOR (1 downto 0);
    signal lineBuffer_1_3_2_fu_748_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_4_fu_764_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_7_fu_780_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_9_fu_788_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_next_fu_802_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal tmp_2_mid2_v_fu_828_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond_flatten_fu_796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_3_fu_860_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_2_6_fu_936_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_7_fu_944_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_8_fu_952_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_965_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_1703 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal exitcond_flatten8_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next7_fu_989_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal icmp_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal window_2_1_2_reg_1721 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_assign_mid2_fu_1088_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_i_fu_1120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter3_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter4_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter5_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter6_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter7_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter8_p_i_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_1126_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_reg_1736 : STD_LOGIC_VECTOR (1 downto 0);
    signal x_4_fu_1135_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal lineBuffer_0_3_15_fu_1203_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_15_reg_1750 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal lineBuffer_0_3_6_fu_1245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_7_fu_1261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_10_fu_1319_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_11_fu_1335_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_19_fu_1351_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_20_fu_1359_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp5_fu_1403_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp5_reg_1785 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp6_fu_1417_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp6_reg_1790 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp8_fu_1445_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp8_reg_1795 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_data_V_fu_1513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_last_V_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter9 : STD_LOGIC := '0';
    signal grp_fixed_point_mul_fu_594_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_594_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_601_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_601_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_608_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_608_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_615_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_615_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_622_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_622_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_630_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_630_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_638_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_638_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_645_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_645_ap_ce : STD_LOGIC;
    signal grp_fixed_point_mul_fu_653_ap_return : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_fixed_point_mul_fu_653_ap_ce : STD_LOGIC;
    signal indvar_flatten_reg_398 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal y3_reg_409 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_1_1_reg_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_2_1_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_1_reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal x4_reg_456 : STD_LOGIC_VECTOR (1 downto 0);
    signal window_2_0_phi_fu_563_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_phi_fu_574_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_phi_fu_585_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_2_fu_152 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_5_fu_928_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_read_as_fu_156 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_0_fu_160 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_0_1_fu_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal windowRightCol_0_fu_1190_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_0_read_as_fu_168 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_0_read_as_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_5_fu_176 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_14_fu_1285_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_8_fu_180 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_13_fu_1277_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_1_fu_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_1_fu_188 : STD_LOGIC_VECTOR (31 downto 0);
    signal writeCount_fu_1454_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_1_fu_192 : STD_LOGIC_VECTOR (31 downto 0);
    signal readCount_fu_1014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_673_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp9_fu_729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_740_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel2_fu_756_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_6_fu_772_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y9_fu_822_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond3_mid1_fu_840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x4_mid2_fu_814_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cond1_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_836_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineBuffer_load13_ph_fu_872_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_load14_ph_fu_880_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_1_1_2_fu_888_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal cond3_mid2_fu_852_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal window_2_2_3_fu_912_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_4_fu_920_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_fu_896_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal window_2_2_1_fu_904_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_998_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal exitcond2_fu_1028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_s_fu_1042_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_mid1_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid1_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_assign_mid2_fu_1034_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_i_15_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_mid2_fu_1060_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_fu_1102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_i_mid2_fu_1080_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_1226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_1216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_fu_1231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel4_fu_1237_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel6_fu_1253_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_0_3_9_fu_1269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel8_fu_1311_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal newSel1_fu_1327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineBuffer_1_3_18_fu_1343_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp94_trunc141_ext_c_fu_1371_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp94_trunc_ext_cast_fu_1367_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp3_fu_1375_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp95_trunc_ext_cast_fu_1385_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp95_trunc140_ext_c_fu_1389_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp4_fu_1393_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp94_cast_fu_1381_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp95_cast_fu_1399_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp97_trunc139_ext_c_fu_1413_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp97_trunc_ext_cast_fu_1409_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp99_trunc142_ext_c_fu_1427_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp99_trunc_ext_cast_fu_1423_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp7_fu_1431_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp98_trunc_ext_cast_fu_1441_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp99_cast_fu_1437_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp97_cast_fu_1463_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp98_cast_fu_1466_p1 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp9_fu_1469_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp93_cast_fu_1460_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp96_cast_fu_1475_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal result_4_2_2_i_fu_1479_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_12_fu_1489_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_fu_1497_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal result_cast1_fu_1505_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal result_cast_fu_1509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal result_4_2_2_i_cast1_fu_1485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_condition_1902 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_condition_988 : BOOLEAN;

    component fixed_point_mul IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        a : IN STD_LOGIC_VECTOR (31 downto 0);
        b : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (22 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component cnn_conv_d4x4_k3xcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_conv_d4x4_k3x3_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ctrl : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        kernel_8 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    cnn_conv_d4x4_k3x3_CTRL_s_axi_U : component cnn_conv_d4x4_k3x3_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ctrl => ctrl,
        kernel_0 => kernel_0,
        kernel_1 => kernel_1,
        kernel_2 => kernel_2,
        kernel_3 => kernel_3,
        kernel_4 => kernel_4,
        kernel_5 => kernel_5,
        kernel_6 => kernel_6,
        kernel_7 => kernel_7,
        kernel_8 => kernel_8);

    grp_fixed_point_mul_fu_594 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_0_read_as_fu_156,
        b => kernel_0,
        ap_return => grp_fixed_point_mul_fu_594_ap_return,
        ap_ce => grp_fixed_point_mul_fu_594_ap_ce);

    grp_fixed_point_mul_fu_601 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_0_fu_160,
        b => kernel_1,
        ap_return => grp_fixed_point_mul_fu_601_ap_return,
        ap_ce => grp_fixed_point_mul_fu_601_ap_ce);

    grp_fixed_point_mul_fu_608 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_0_1_fu_164,
        b => kernel_2,
        ap_return => grp_fixed_point_mul_fu_608_ap_return,
        ap_ce => grp_fixed_point_mul_fu_608_ap_ce);

    grp_fixed_point_mul_fu_615 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_0_read_as_fu_168,
        b => kernel_3,
        ap_return => grp_fixed_point_mul_fu_615_ap_return,
        ap_ce => grp_fixed_point_mul_fu_615_ap_ce);

    grp_fixed_point_mul_fu_622 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_0_phi_fu_585_p4,
        b => kernel_4,
        ap_return => grp_fixed_point_mul_fu_622_ap_return,
        ap_ce => grp_fixed_point_mul_fu_622_ap_ce);

    grp_fixed_point_mul_fu_630 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_1_1_phi_fu_574_p4,
        b => kernel_5,
        ap_return => grp_fixed_point_mul_fu_630_ap_return,
        ap_ce => grp_fixed_point_mul_fu_630_ap_ce);

    grp_fixed_point_mul_fu_638 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_0_read_as_fu_172,
        b => kernel_6,
        ap_return => grp_fixed_point_mul_fu_638_ap_return,
        ap_ce => grp_fixed_point_mul_fu_638_ap_ce);

    grp_fixed_point_mul_fu_645 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_0_phi_fu_563_p4,
        b => kernel_7,
        ap_return => grp_fixed_point_mul_fu_645_ap_return,
        ap_ce => grp_fixed_point_mul_fu_645_ap_ce);

    grp_fixed_point_mul_fu_653 : component fixed_point_mul
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        a => window_2_1_2_reg_1721,
        b => kernel_8,
        ap_return => grp_fixed_point_mul_fu_653_ap_return,
        ap_ce => grp_fixed_point_mul_fu_653_ap_ce);

    cnn_conv_d4x4_k3xcud_U3 : component cnn_conv_d4x4_k3xcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => lineBuffer_0_3_5_fu_176,
        din2 => lineBuffer_0_3_8_fu_180,
        din3 => lineBuffer_0_2_s_reg_550,
        din4 => lineBuffer_0_3_3_reg_540,
        din5 => tmp_13_reg_1736,
        dout => windowRightCol_0_fu_1190_p6);

    cnn_conv_d4x4_k3xcud_U4 : component cnn_conv_d4x4_k3xcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din1 => lineBuffer_1_3_1_reg_530,
        din2 => lineBuffer_1_3_17_reg_520,
        din3 => lineBuffer_1_2_3_reg_510,
        din4 => lineBuffer_1_3_3_reg_500,
        din5 => tmp_13_reg_1736,
        dout => lineBuffer_0_3_15_fu_1203_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_667_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_667_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond1_fu_667_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_703_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_703_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and not((ap_const_lv1_0 = exitcond4_fu_703_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_lv1_0 = exitcond_flatten8_fu_983_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter10 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter10 <= ap_enable_reg_pp3_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter11 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter11 <= ap_enable_reg_pp3_iter10;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                    ap_enable_reg_pp3_iter11 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                if ((ap_condition_988 = ap_const_boolean_1)) then
                    if (not((ap_const_logic_1 = ap_enable_reg_pp3_iter1))) then 
                        ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) then 
                        ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter5 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter5 <= ap_enable_reg_pp3_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter6 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter6 <= ap_enable_reg_pp3_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter7 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter7 <= ap_enable_reg_pp3_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter8 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter8 <= ap_enable_reg_pp3_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter9 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then 
                    ap_enable_reg_pp3_iter9 <= ap_enable_reg_pp3_iter8;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (ap_const_logic_1 = inStream_V_data_V_0_vld_out))) then 
                                        inStream_V_data_V_0_sel_rd <= not(inStream_V_data_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_in))) then 
                                        inStream_V_data_V_0_sel_wr <= not(inStream_V_data_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    inStream_V_data_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_data_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_3)) or ((ap_const_logic_0 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (inStream_V_data_V_0_state = ap_const_lv2_2)) or ((ap_const_logic_1 = inStream_V_data_V_0_ack_out) and (inStream_V_data_V_0_state = ap_const_lv2_1)) or ((inStream_V_data_V_0_state = ap_const_lv2_3) and not(((ap_const_logic_1 = inStream_V_data_V_0_vld_in) and (ap_const_logic_0 = inStream_V_data_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_data_V_0_vld_in) and (ap_const_logic_1 = inStream_V_data_V_0_ack_out)))))) then 
                    inStream_V_data_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_data_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    inStream_V_dest_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                inStream_V_dest_V_0_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_3 = inStream_V_dest_V_0_state)) or ((ap_const_logic_0 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_lv2_2 = inStream_V_dest_V_0_state)) or ((ap_const_logic_1 = inStream_V_dest_V_0_ack_out) and (ap_const_lv2_1 = inStream_V_dest_V_0_state)) or ((ap_const_lv2_3 = inStream_V_dest_V_0_state) and not(((ap_const_logic_1 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_0 = inStream_V_dest_V_0_ack_out))) and not(((ap_const_logic_0 = inStream_V_dest_V_0_vld_in) and (ap_const_logic_1 = inStream_V_dest_V_0_ack_out)))))) then 
                    inStream_V_dest_V_0_state <= ap_const_lv2_3;
                else 
                    inStream_V_dest_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_logic_1 = outStream_V_data_V_1_vld_out))) then 
                                        outStream_V_data_V_1_sel_rd <= not(outStream_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_in))) then 
                                        outStream_V_data_V_1_sel_wr <= not(outStream_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_data_V_1_state)) or ((ap_const_logic_0 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_data_V_1_state)) or ((ap_const_logic_1 = outStream_V_data_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_data_V_1_state)) or ((ap_const_lv2_3 = outStream_V_data_V_1_state) and not(((ap_const_logic_1 = outStream_V_data_V_1_vld_in) and (ap_const_logic_0 = outStream_V_data_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_data_V_1_vld_in) and (ap_const_logic_1 = outStream_V_data_V_1_ack_out)))))) then 
                    outStream_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_logic_1 = outStream_V_dest_V_1_vld_out))) then 
                                        outStream_V_dest_V_1_sel_rd <= not(outStream_V_dest_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_dest_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_dest_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_dest_V_1_state)) or ((ap_const_logic_0 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_dest_V_1_state)) or ((ap_const_logic_1 = outStream_V_dest_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_dest_V_1_state)) or ((ap_const_lv2_3 = outStream_V_dest_V_1_state) and not(((ap_const_logic_1 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_0 = outStream_V_dest_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_dest_V_1_vld_in) and (ap_const_logic_1 = outStream_V_dest_V_1_ack_out)))))) then 
                    outStream_V_dest_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_dest_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_logic_1 = outStream_V_id_V_1_vld_out))) then 
                                        outStream_V_id_V_1_sel_rd <= not(outStream_V_id_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_id_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_id_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_id_V_1_state)) or ((ap_const_logic_0 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_id_V_1_state)) or ((ap_const_logic_1 = outStream_V_id_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_id_V_1_state)) or ((ap_const_lv2_3 = outStream_V_id_V_1_state) and not(((ap_const_logic_1 = outStream_V_id_V_1_vld_in) and (ap_const_logic_0 = outStream_V_id_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_id_V_1_vld_in) and (ap_const_logic_1 = outStream_V_id_V_1_ack_out)))))) then 
                    outStream_V_id_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_id_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_logic_1 = outStream_V_keep_V_1_vld_out))) then 
                                        outStream_V_keep_V_1_sel_rd <= not(outStream_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_keep_V_1_state)) or ((ap_const_logic_0 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_keep_V_1_state)) or ((ap_const_logic_1 = outStream_V_keep_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_keep_V_1_state)) or ((ap_const_lv2_3 = outStream_V_keep_V_1_state) and not(((ap_const_logic_1 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_0 = outStream_V_keep_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_keep_V_1_vld_in) and (ap_const_logic_1 = outStream_V_keep_V_1_ack_out)))))) then 
                    outStream_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_logic_1 = outStream_V_last_V_1_vld_out))) then 
                                        outStream_V_last_V_1_sel_rd <= not(outStream_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_in))) then 
                                        outStream_V_last_V_1_sel_wr <= not(outStream_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_last_V_1_state)) or ((ap_const_logic_0 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_last_V_1_state)) or ((ap_const_logic_1 = outStream_V_last_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_last_V_1_state)) or ((ap_const_lv2_3 = outStream_V_last_V_1_state) and not(((ap_const_logic_1 = outStream_V_last_V_1_vld_in) and (ap_const_logic_0 = outStream_V_last_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_last_V_1_vld_in) and (ap_const_logic_1 = outStream_V_last_V_1_ack_out)))))) then 
                    outStream_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_logic_1 = outStream_V_strb_V_1_vld_out))) then 
                                        outStream_V_strb_V_1_sel_rd <= not(outStream_V_strb_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_strb_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_strb_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_strb_V_1_state)) or ((ap_const_logic_0 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_strb_V_1_state)) or ((ap_const_logic_1 = outStream_V_strb_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_strb_V_1_state)) or ((ap_const_lv2_3 = outStream_V_strb_V_1_state) and not(((ap_const_logic_1 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_0 = outStream_V_strb_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_strb_V_1_vld_in) and (ap_const_logic_1 = outStream_V_strb_V_1_ack_out)))))) then 
                    outStream_V_strb_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_strb_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_logic_1 = outStream_V_user_V_1_vld_out))) then 
                                        outStream_V_user_V_1_sel_rd <= not(outStream_V_user_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    outStream_V_user_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                outStream_V_user_V_1_state <= ap_const_lv2_0;
            else
                if ((((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_3 = outStream_V_user_V_1_state)) or ((ap_const_logic_0 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_1;
                elsif ((((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_lv2_2 = outStream_V_user_V_1_state)) or ((ap_const_logic_1 = outStream_V_user_V_1_ack_out) and (ap_const_lv2_1 = outStream_V_user_V_1_state)) or ((ap_const_lv2_3 = outStream_V_user_V_1_state) and not(((ap_const_logic_1 = outStream_V_user_V_1_vld_in) and (ap_const_logic_0 = outStream_V_user_V_1_ack_out))) and not(((ap_const_logic_0 = outStream_V_user_V_1_vld_in) and (ap_const_logic_1 = outStream_V_user_V_1_ack_out)))))) then 
                    outStream_V_user_V_1_state <= ap_const_lv2_3;
                else 
                    outStream_V_user_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten6_reg_467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_983_p2))) then 
                indvar_flatten6_reg_467 <= indvar_flatten_next7_fu_989_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                indvar_flatten6_reg_467 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                indvar_flatten_reg_398 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_796_p2))) then 
                indvar_flatten_reg_398 <= indvar_flatten_next_fu_802_p2;
            end if; 
        end if;
    end process;

    lineBuffer_0_2_s_reg_550_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then 
                lineBuffer_0_2_s_reg_550 <= lineBuffer_0_3_7_fu_1261_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_0_2_s_reg_550 <= lineBuffer_0_2_reg_316;
            end if; 
        end if;
    end process;

    lineBuffer_0_3_3_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then 
                lineBuffer_0_3_3_reg_540 <= lineBuffer_0_3_6_fu_1245_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_0_3_3_reg_540 <= lineBuffer_0_3_reg_304;
            end if; 
        end if;
    end process;

    lineBuffer_1_2_3_reg_510_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then 
                lineBuffer_1_2_3_reg_510 <= lineBuffer_1_3_11_fu_1335_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_2_3_reg_510 <= lineBuffer_1_2_reg_351;
            end if; 
        end if;
    end process;

    lineBuffer_1_3_17_reg_520_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then 
                lineBuffer_1_3_17_reg_520 <= lineBuffer_1_3_19_fu_1351_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_3_17_reg_520 <= lineBuffer_1_3_5_reg_363;
            end if; 
        end if;
    end process;

    lineBuffer_1_3_1_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then 
                lineBuffer_1_3_1_reg_530 <= lineBuffer_1_3_20_fu_1359_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_3_1_reg_530 <= lineBuffer_1_3_8_reg_375;
            end if; 
        end if;
    end process;

    lineBuffer_1_3_3_reg_500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then 
                lineBuffer_1_3_3_reg_500 <= lineBuffer_1_3_10_fu_1319_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                lineBuffer_1_3_3_reg_500 <= lineBuffer_1_3_reg_339;
            end if; 
        end if;
    end process;

    readCount_1_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_flatten8_fu_983_p2) and not((ap_const_lv1_0 = icmp_fu_1008_p2)))) then 
                readCount_1_fu_192 <= readCount_fu_1014_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                readCount_1_fu_192 <= ap_const_lv32_6;
            end if; 
        end if;
    end process;

    window_1_0_reg_582_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) then 
                window_1_0_reg_582 <= window_1_1_reg_571;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_1_0_reg_582 <= window_1_1_1_reg_444;
            end if; 
        end if;
    end process;

    window_1_1_reg_571_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) then 
                window_1_1_reg_571 <= lineBuffer_0_3_15_reg_1750;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_1_1_reg_571 <= window_1_2_1_reg_432;
            end if; 
        end if;
    end process;

    window_2_0_reg_560_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) then 
                window_2_0_reg_560 <= ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_2_0_reg_560 <= window_2_1_1_reg_420;
            end if; 
        end if;
    end process;

    window_2_1_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((ap_const_lv1_0 = icmp_reg_1717)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                window_2_1_fu_184 <= inStream_V_data_V_0_data_out;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                window_2_1_fu_184 <= window_2_2_2_fu_152;
            end if; 
        end if;
    end process;

    writeCount_1_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                writeCount_1_fu_188 <= writeCount_fu_1454_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                writeCount_1_fu_188 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x1_reg_387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                x1_reg_387 <= ap_const_lv3_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = exitcond4_fu_703_p2))) then 
                x1_reg_387 <= x_2_fu_709_p2;
            end if; 
        end if;
    end process;

    x4_reg_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                x4_reg_456 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_796_p2))) then 
                x4_reg_456 <= x_3_fu_860_p2;
            end if; 
        end if;
    end process;

    x_assign_reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                x_assign_reg_489 <= x_4_fu_1135_p2;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                x_assign_reg_489 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    x_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_667_p2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
                x_reg_328 <= x_1_fu_683_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                x_reg_328 <= ap_const_lv3_2;
            end if; 
        end if;
    end process;

    y3_reg_409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                y3_reg_409 <= ap_const_lv2_1;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_796_p2))) then 
                y3_reg_409 <= tmp_2_mid2_v_fu_828_p3;
            end if; 
        end if;
    end process;

    y_assign_reg_478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
                y_assign_reg_478 <= y_assign_mid2_fu_1088_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state9))) then 
                y_assign_reg_478 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))) then
                ap_pipeline_reg_pp3_iter10_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter9_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708 <= ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708;
                ap_pipeline_reg_pp3_iter2_p_i_reg_1732 <= p_i_reg_1732;
                ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721 <= window_2_1_2_reg_1721;
                ap_pipeline_reg_pp3_iter3_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter2_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter4_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter3_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter5_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter4_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter6_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter5_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter7_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter6_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter8_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter7_p_i_reg_1732;
                ap_pipeline_reg_pp3_iter9_p_i_reg_1732 <= ap_pipeline_reg_pp3_iter8_p_i_reg_1732;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708 <= exitcond_flatten8_reg_1708;
                exitcond_flatten8_reg_1708 <= exitcond_flatten8_fu_983_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond1_fu_667_p2))) then
                cond_reg_1542 <= cond_fu_677_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                ctrl_read_reg_1533 <= ctrl;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond1_reg_1538 <= exitcond1_fu_667_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                exitcond4_reg_1563 <= exitcond4_fu_703_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = exitcond_flatten8_fu_983_p2))) then
                icmp_reg_1717 <= icmp_fu_1008_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_A)) then
                inStream_V_data_V_0_payload_A <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = inStream_V_data_V_0_load_B)) then
                inStream_V_data_V_0_payload_B <= inStream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                lineBuffer_0_2_reg_316 <= lineBuffer_0_3_4_fu_696_p3;
                lineBuffer_0_3_reg_304 <= lineBuffer_0_3_1_fu_689_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_exitcond_flatten8_reg_1708))) then
                lineBuffer_0_3_15_reg_1750 <= lineBuffer_0_3_15_fu_1203_p6;
                lineBuffer_0_3_5_fu_176 <= lineBuffer_0_3_14_fu_1285_p3;
                lineBuffer_0_3_8_fu_180 <= lineBuffer_0_3_13_fu_1277_p3;
                window_0_1_fu_164 <= windowRightCol_0_fu_1190_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))))) then
                lineBuffer_1_2_reg_351 <= lineBuffer_1_3_4_fu_764_p3;
                lineBuffer_1_3_5_reg_363 <= lineBuffer_1_3_7_fu_780_p3;
                lineBuffer_1_3_8_reg_375 <= lineBuffer_1_3_9_fu_788_p3;
                lineBuffer_1_3_reg_339 <= lineBuffer_1_3_2_fu_748_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_A)) then
                outStream_V_data_V_1_payload_A <= tmp_data_V_fu_1513_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_data_V_1_load_B)) then
                outStream_V_data_V_1_payload_B <= tmp_data_V_fu_1513_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_A)) then
                outStream_V_last_V_1_payload_A <= tmp_last_V_fu_1521_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = outStream_V_last_V_1_load_B)) then
                outStream_V_last_V_1_payload_B <= tmp_last_V_fu_1521_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                p_i_reg_1732 <= p_i_fu_1120_p2;
                tmp_13_reg_1736 <= tmp_13_fu_1126_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter8_p_i_reg_1732))) then
                tmp5_reg_1785 <= tmp5_fu_1403_p2;
                tmp6_reg_1790 <= tmp6_fu_1417_p2;
                tmp8_reg_1795 <= tmp8_fu_1445_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state9))) then
                tmp_10_reg_1703 <= tmp_10_fu_965_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_lv1_0 = exitcond4_fu_703_p2))) then
                tmp_9_reg_1572 <= tmp_9_fu_715_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then
                window_0_0_fu_160 <= window_0_1_fu_164;
                window_0_0_read_as_fu_156 <= window_0_0_fu_160;
                window_1_0_read_as_fu_168 <= window_1_0_phi_fu_585_p4;
                window_2_0_read_as_fu_172 <= window_2_0_phi_fu_563_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state8) and (ap_const_lv1_0 = exitcond_flatten_fu_796_p2))) then
                window_1_1_1_reg_444 <= window_2_2_8_fu_952_p3;
                window_1_2_1_reg_432 <= window_2_2_7_fu_944_p3;
                window_2_1_1_reg_420 <= window_2_2_6_fu_936_p3;
                window_2_2_2_fu_152 <= window_2_2_5_fu_928_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then
                window_2_1_2_reg_1721 <= window_2_1_fu_184;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_enable_reg_pp0_iter1, exitcond1_reg_1538, ap_enable_reg_pp1_iter1, exitcond4_reg_1563, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977, exitcond1_fu_667_p2, ap_enable_reg_pp0_iter0, exitcond4_fu_703_p2, ap_enable_reg_pp1_iter0, exitcond_flatten_fu_796_p2, ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter3, ap_condition_1902)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_667_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_667_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_703_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = exitcond4_fu_703_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if ((ap_const_lv1_0 = exitcond_flatten_fu_796_p2)) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter10)))) and not((not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter10))) or (not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3))))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state22 => 
                if (not((ap_condition_1902 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state22 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_state8 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_state9 <= ap_CS_fsm(6 downto 6);

    ap_condition_1902_assign_proc : process(outStream_V_data_V_1_ack_in, outStream_V_keep_V_1_ack_in, outStream_V_strb_V_1_ack_in, outStream_V_user_V_1_ack_in, outStream_V_last_V_1_ack_in, outStream_V_id_V_1_ack_in, outStream_V_dest_V_1_ack_in)
    begin
                ap_condition_1902 <= ((outStream_V_data_V_1_ack_in = ap_const_logic_0) or (outStream_V_keep_V_1_ack_in = ap_const_logic_0) or (outStream_V_strb_V_1_ack_in = ap_const_logic_0) or (outStream_V_user_V_1_ack_in = ap_const_logic_0) or (outStream_V_last_V_1_ack_in = ap_const_logic_0) or (outStream_V_id_V_1_ack_in = ap_const_logic_0) or (outStream_V_dest_V_1_ack_in = ap_const_logic_0));
    end process;


    ap_condition_977_assign_proc : process(inStream_V_data_V_0_vld_out, exitcond_flatten8_reg_1708, icmp_reg_1717)
    begin
                ap_condition_977 <= ((ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((ap_const_lv1_0 = icmp_reg_1717)) and (inStream_V_data_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_condition_988_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
                ap_condition_988 <= not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state22, ap_condition_1902)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_1902 = ap_const_boolean_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state22, ap_condition_1902)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state22) and not((ap_condition_1902 = ap_const_boolean_1)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    cond1_fu_866_p2 <= "1" when (x4_mid2_fu_814_p3 = ap_const_lv2_1) else "0";
    cond2_fu_846_p2 <= "1" when (y3_reg_409 = ap_const_lv2_1) else "0";
    cond3_mid1_fu_840_p2 <= "1" when (y3_reg_409 = ap_const_lv2_0) else "0";
    cond3_mid2_fu_852_p3 <= 
        cond3_mid1_fu_840_p2 when (exitcond_fu_808_p2(0) = '1') else 
        cond2_fu_846_p2;
    cond_fu_677_p2 <= "1" when (tmp_8_fu_673_p1 = ap_const_lv2_2) else "0";
    exitcond1_fu_667_p2 <= "1" when (x_reg_328 = ap_const_lv3_4) else "0";
    exitcond2_fu_1028_p2 <= "1" when (x_assign_reg_489 = ap_const_lv3_4) else "0";
    exitcond4_fu_703_p2 <= "1" when (x1_reg_387 = ap_const_lv3_4) else "0";
    exitcond_flatten8_fu_983_p2 <= "1" when (indvar_flatten6_reg_467 = ap_const_lv5_10) else "0";
    exitcond_flatten_fu_796_p2 <= "1" when (indvar_flatten_reg_398 = ap_const_lv3_4) else "0";
    exitcond_fu_808_p2 <= "1" when (x4_reg_456 = ap_const_lv2_3) else "0";

    grp_fixed_point_mul_fu_594_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_594_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_594_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_601_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_601_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_601_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_608_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_608_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_608_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_615_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_615_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_615_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_622_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_622_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_622_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_630_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_630_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_630_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_638_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_638_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_638_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_645_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_645_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_645_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fixed_point_mul_fu_653_ap_ce_assign_proc : process(outStream_V_data_V_1_ack_in, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            grp_fixed_point_mul_fu_653_ap_ce <= ap_const_logic_1;
        else 
            grp_fixed_point_mul_fu_653_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_fu_1008_p2 <= "1" when (signed(tmp_14_fu_998_p4) < signed(ap_const_lv28_1)) else "0";

    inStream_TDATA_blk_n_assign_proc : process(inStream_V_data_V_0_state, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1538, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1563, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1708, icmp_reg_1717)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563)) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((ap_const_lv1_0 = icmp_reg_1717))))) then 
            inStream_TDATA_blk_n <= inStream_V_data_V_0_state(0);
        else 
            inStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    inStream_TREADY <= inStream_V_dest_V_0_state(1);
    inStream_V_data_V_0_ack_in <= inStream_V_data_V_0_state(1);

    inStream_V_data_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1538, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1563, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1708, icmp_reg_1717, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((ap_const_lv1_0 = icmp_reg_1717)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_data_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_data_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    inStream_V_data_V_0_data_out_assign_proc : process(inStream_V_data_V_0_payload_A, inStream_V_data_V_0_payload_B, inStream_V_data_V_0_sel)
    begin
        if ((ap_const_logic_1 = inStream_V_data_V_0_sel)) then 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_B;
        else 
            inStream_V_data_V_0_data_out <= inStream_V_data_V_0_payload_A;
        end if; 
    end process;

    inStream_V_data_V_0_load_A <= (inStream_V_data_V_0_state_cmp_full and not(inStream_V_data_V_0_sel_wr));
    inStream_V_data_V_0_load_B <= (inStream_V_data_V_0_sel_wr and inStream_V_data_V_0_state_cmp_full);
    inStream_V_data_V_0_sel <= inStream_V_data_V_0_sel_rd;
    inStream_V_data_V_0_state_cmp_full <= '0' when (inStream_V_data_V_0_state = ap_const_lv2_1) else '1';
    inStream_V_data_V_0_vld_in <= inStream_TVALID;
    inStream_V_data_V_0_vld_out <= inStream_V_data_V_0_state(0);

    inStream_V_dest_V_0_ack_out_assign_proc : process(inStream_V_data_V_0_vld_out, outStream_V_data_V_1_ack_in, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond1_reg_1538, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond4_reg_1563, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, exitcond_flatten8_reg_1708, icmp_reg_1717, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = exitcond1_reg_1538) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and not(((ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = exitcond4_reg_1563) and (inStream_V_data_V_0_vld_out = ap_const_logic_0)))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_flatten8_reg_1708) and not((ap_const_lv1_0 = icmp_reg_1717)) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in))))))) then 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_1;
        else 
            inStream_V_dest_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    inStream_V_dest_V_0_vld_in <= inStream_TVALID;
    indvar_flatten_next7_fu_989_p2 <= std_logic_vector(unsigned(indvar_flatten6_reg_467) + unsigned(ap_const_lv5_1));
    indvar_flatten_next_fu_802_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_398) + unsigned(ap_const_lv3_1));
    lineBuffer_0_3_13_fu_1277_p3 <= 
        lineBuffer_0_3_8_fu_180 when (sel_tmp4_fu_1226_p2(0) = '1') else 
        lineBuffer_0_3_9_fu_1269_p3;
    lineBuffer_0_3_14_fu_1285_p3 <= 
        lineBuffer_0_3_15_fu_1203_p6 when (sel_tmp4_fu_1226_p2(0) = '1') else 
        lineBuffer_0_3_5_fu_176;
    lineBuffer_0_3_1_fu_689_p3 <= 
        lineBuffer_0_3_reg_304 when (cond_reg_1542(0) = '1') else 
        inStream_V_data_V_0_data_out;
    lineBuffer_0_3_4_fu_696_p3 <= 
        inStream_V_data_V_0_data_out when (cond_reg_1542(0) = '1') else 
        lineBuffer_0_2_reg_316;
    lineBuffer_0_3_6_fu_1245_p3 <= 
        lineBuffer_0_3_3_reg_540 when (or_cond2_fu_1231_p2(0) = '1') else 
        newSel4_fu_1237_p3;
    lineBuffer_0_3_7_fu_1261_p3 <= 
        lineBuffer_0_2_s_reg_550 when (or_cond2_fu_1231_p2(0) = '1') else 
        newSel6_fu_1253_p3;
    lineBuffer_0_3_9_fu_1269_p3 <= 
        lineBuffer_0_3_15_fu_1203_p6 when (sel_tmp3_fu_1221_p2(0) = '1') else 
        lineBuffer_0_3_8_fu_180;
    lineBuffer_1_3_10_fu_1319_p3 <= 
        lineBuffer_1_3_3_reg_500 when (or_cond2_fu_1231_p2(0) = '1') else 
        newSel8_fu_1311_p3;
    lineBuffer_1_3_11_fu_1335_p3 <= 
        lineBuffer_1_2_3_reg_510 when (or_cond2_fu_1231_p2(0) = '1') else 
        newSel1_fu_1327_p3;
    lineBuffer_1_3_18_fu_1343_p3 <= 
        window_2_1_fu_184 when (sel_tmp3_fu_1221_p2(0) = '1') else 
        lineBuffer_1_3_17_reg_520;
    lineBuffer_1_3_19_fu_1351_p3 <= 
        lineBuffer_1_3_17_reg_520 when (sel_tmp4_fu_1226_p2(0) = '1') else 
        lineBuffer_1_3_18_fu_1343_p3;
    lineBuffer_1_3_20_fu_1359_p3 <= 
        window_2_1_fu_184 when (sel_tmp4_fu_1226_p2(0) = '1') else 
        lineBuffer_1_3_1_reg_530;
    lineBuffer_1_3_2_fu_748_p3 <= 
        lineBuffer_1_3_reg_339 when (or_cond_fu_734_p2(0) = '1') else 
        newSel_fu_740_p3;
    lineBuffer_1_3_4_fu_764_p3 <= 
        lineBuffer_1_2_reg_351 when (or_cond_fu_734_p2(0) = '1') else 
        newSel2_fu_756_p3;
    lineBuffer_1_3_6_fu_772_p3 <= 
        inStream_V_data_V_0_data_out when (sel_tmp7_fu_724_p2(0) = '1') else 
        lineBuffer_1_3_5_reg_363;
    lineBuffer_1_3_7_fu_780_p3 <= 
        lineBuffer_1_3_5_reg_363 when (sel_tmp9_fu_729_p2(0) = '1') else 
        lineBuffer_1_3_6_fu_772_p3;
    lineBuffer_1_3_9_fu_788_p3 <= 
        inStream_V_data_V_0_data_out when (sel_tmp9_fu_729_p2(0) = '1') else 
        lineBuffer_1_3_8_reg_375;
    lineBuffer_load13_ph_fu_872_p3 <= 
        lineBuffer_0_2_reg_316 when (cond1_fu_866_p2(0) = '1') else 
        lineBuffer_0_3_reg_304;
    lineBuffer_load14_ph_fu_880_p3 <= 
        lineBuffer_1_2_reg_351 when (cond1_fu_866_p2(0) = '1') else 
        lineBuffer_1_3_reg_339;
    newSel1_fu_1327_p3 <= 
        window_2_1_fu_184 when (sel_tmp2_fu_1216_p2(0) = '1') else 
        lineBuffer_1_2_3_reg_510;
    newSel2_fu_756_p3 <= 
        inStream_V_data_V_0_data_out when (sel_tmp_fu_719_p2(0) = '1') else 
        lineBuffer_1_2_reg_351;
    newSel4_fu_1237_p3 <= 
        lineBuffer_0_3_3_reg_540 when (sel_tmp2_fu_1216_p2(0) = '1') else 
        lineBuffer_0_3_15_fu_1203_p6;
    newSel6_fu_1253_p3 <= 
        lineBuffer_0_3_15_fu_1203_p6 when (sel_tmp2_fu_1216_p2(0) = '1') else 
        lineBuffer_0_2_s_reg_550;
    newSel8_fu_1311_p3 <= 
        lineBuffer_1_3_3_reg_500 when (sel_tmp2_fu_1216_p2(0) = '1') else 
        window_2_1_fu_184;
    newSel_fu_740_p3 <= 
        lineBuffer_1_3_reg_339 when (sel_tmp_fu_719_p2(0) = '1') else 
        inStream_V_data_V_0_data_out;
    or_cond2_fu_1231_p2 <= (sel_tmp4_fu_1226_p2 or sel_tmp3_fu_1221_p2);
    or_cond_fu_734_p2 <= (sel_tmp9_fu_729_p2 or sel_tmp7_fu_724_p2);
    outStream_TDATA <= outStream_V_data_V_1_data_out;

    outStream_TDATA_blk_n_assign_proc : process(outStream_V_data_V_1_state, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732)))) then 
            outStream_TDATA_blk_n <= outStream_V_data_V_1_state(1);
        else 
            outStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    outStream_TDEST <= outStream_V_dest_V_1_data_out;
    outStream_TID <= outStream_V_id_V_1_data_out;
    outStream_TKEEP <= outStream_V_keep_V_1_data_out;
    outStream_TLAST <= outStream_V_last_V_1_data_out;
    outStream_TSTRB <= outStream_V_strb_V_1_data_out;
    outStream_TUSER <= outStream_V_user_V_1_data_out;
    outStream_TVALID <= outStream_V_dest_V_1_state(0);
    outStream_V_data_V_1_ack_in <= outStream_V_data_V_1_state(1);
    outStream_V_data_V_1_ack_out <= outStream_TREADY;

    outStream_V_data_V_1_data_out_assign_proc : process(outStream_V_data_V_1_payload_A, outStream_V_data_V_1_payload_B, outStream_V_data_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_data_V_1_sel)) then 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_B;
        else 
            outStream_V_data_V_1_data_out <= outStream_V_data_V_1_payload_A;
        end if; 
    end process;

    outStream_V_data_V_1_load_A <= (outStream_V_data_V_1_state_cmp_full and not(outStream_V_data_V_1_sel_wr));
    outStream_V_data_V_1_load_B <= (outStream_V_data_V_1_sel_wr and outStream_V_data_V_1_state_cmp_full);
    outStream_V_data_V_1_sel <= outStream_V_data_V_1_sel_rd;
    outStream_V_data_V_1_state_cmp_full <= '0' when (outStream_V_data_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_data_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_data_V_1_vld_out <= outStream_V_data_V_1_state(0);
    outStream_V_dest_V_1_ack_in <= outStream_V_dest_V_1_state(1);
    outStream_V_dest_V_1_ack_out <= outStream_TREADY;
    outStream_V_dest_V_1_data_out <= ap_const_lv6_0;
    outStream_V_dest_V_1_sel <= outStream_V_dest_V_1_sel_rd;

    outStream_V_dest_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_dest_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_dest_V_1_vld_out <= outStream_V_dest_V_1_state(0);
    outStream_V_id_V_1_ack_in <= outStream_V_id_V_1_state(1);
    outStream_V_id_V_1_ack_out <= outStream_TREADY;
    outStream_V_id_V_1_data_out <= ap_const_lv5_0;
    outStream_V_id_V_1_sel <= outStream_V_id_V_1_sel_rd;

    outStream_V_id_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_id_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_id_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_id_V_1_vld_out <= outStream_V_id_V_1_state(0);
    outStream_V_keep_V_1_ack_in <= outStream_V_keep_V_1_state(1);
    outStream_V_keep_V_1_ack_out <= outStream_TREADY;
    outStream_V_keep_V_1_data_out <= ap_const_lv4_F;
    outStream_V_keep_V_1_sel <= outStream_V_keep_V_1_sel_rd;

    outStream_V_keep_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_keep_V_1_vld_out <= outStream_V_keep_V_1_state(0);
    outStream_V_last_V_1_ack_in <= outStream_V_last_V_1_state(1);
    outStream_V_last_V_1_ack_out <= outStream_TREADY;

    outStream_V_last_V_1_data_out_assign_proc : process(outStream_V_last_V_1_payload_A, outStream_V_last_V_1_payload_B, outStream_V_last_V_1_sel)
    begin
        if ((ap_const_logic_1 = outStream_V_last_V_1_sel)) then 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_B;
        else 
            outStream_V_last_V_1_data_out <= outStream_V_last_V_1_payload_A;
        end if; 
    end process;

    outStream_V_last_V_1_load_A <= (outStream_V_last_V_1_state_cmp_full and not(outStream_V_last_V_1_sel_wr));
    outStream_V_last_V_1_load_B <= (outStream_V_last_V_1_sel_wr and outStream_V_last_V_1_state_cmp_full);
    outStream_V_last_V_1_sel <= outStream_V_last_V_1_sel_rd;
    outStream_V_last_V_1_state_cmp_full <= '0' when (outStream_V_last_V_1_state = ap_const_lv2_1) else '1';

    outStream_V_last_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_last_V_1_vld_out <= outStream_V_last_V_1_state(0);
    outStream_V_strb_V_1_ack_in <= outStream_V_strb_V_1_state(1);
    outStream_V_strb_V_1_ack_out <= outStream_TREADY;
    outStream_V_strb_V_1_data_out <= ap_const_lv4_0;
    outStream_V_strb_V_1_sel <= outStream_V_strb_V_1_sel_rd;

    outStream_V_strb_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_strb_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_strb_V_1_vld_out <= outStream_V_strb_V_1_state(0);
    outStream_V_user_V_1_ack_in <= outStream_V_user_V_1_state(1);
    outStream_V_user_V_1_ack_out <= outStream_TREADY;
    outStream_V_user_V_1_data_out <= ap_const_lv2_0;
    outStream_V_user_V_1_sel <= outStream_V_user_V_1_sel_rd;

    outStream_V_user_V_1_vld_in_assign_proc : process(outStream_V_data_V_1_ack_in, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter10, ap_pipeline_reg_pp3_iter9_p_i_reg_1732, ap_enable_reg_pp3_iter11, ap_pipeline_reg_pp3_iter10_p_i_reg_1732, ap_condition_977)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and not((((ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_condition_977 = ap_const_boolean_1)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter10) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter9_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)) or ((ap_const_logic_1 = ap_enable_reg_pp3_iter11) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter10_p_i_reg_1732) and (ap_const_logic_0 = outStream_V_data_V_1_ack_in)))))) then 
            outStream_V_user_V_1_vld_in <= ap_const_logic_1;
        else 
            outStream_V_user_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    outStream_V_user_V_1_vld_out <= outStream_V_user_V_1_state(0);
    p_i_fu_1120_p2 <= (tmp2_fu_1114_p2 or tmp1_fu_1108_p2);
    readCount_fu_1014_p2 <= std_logic_vector(unsigned(readCount_1_fu_192) + unsigned(ap_const_lv32_1));
        result_4_2_2_i_cast1_fu_1485_p1 <= std_logic_vector(resize(signed(result_4_2_2_i_fu_1479_p2),32));

    result_4_2_2_i_fu_1479_p2 <= std_logic_vector(signed(tmp93_cast_fu_1460_p1) + signed(tmp96_cast_fu_1475_p1));
        result_cast1_fu_1505_p1 <= std_logic_vector(resize(signed(result_fu_1497_p3),31));

    result_cast_fu_1509_p1 <= std_logic_vector(resize(unsigned(result_cast1_fu_1505_p1),32));
    result_fu_1497_p3 <= 
        ap_const_lv27_0 when (tmp_12_fu_1489_p3(0) = '1') else 
        result_4_2_2_i_fu_1479_p2;
    sel_tmp2_fu_1216_p2 <= "1" when (tmp_13_reg_1736 = ap_const_lv2_2) else "0";
    sel_tmp3_fu_1221_p2 <= "1" when (tmp_13_reg_1736 = ap_const_lv2_1) else "0";
    sel_tmp4_fu_1226_p2 <= "1" when (tmp_13_reg_1736 = ap_const_lv2_0) else "0";
    sel_tmp7_fu_724_p2 <= "1" when (tmp_9_reg_1572 = ap_const_lv2_1) else "0";
    sel_tmp9_fu_729_p2 <= "1" when (tmp_9_reg_1572 = ap_const_lv2_0) else "0";
    sel_tmp_fu_719_p2 <= "1" when (tmp_9_reg_1572 = ap_const_lv2_2) else "0";
    tmp1_fu_1108_p2 <= (tmp_i_15_fu_1096_p2 or tmp_i_mid2_fu_1060_p3);
    tmp2_fu_1114_p2 <= (tmp_1_i_fu_1102_p2 or tmp_2_i_mid2_fu_1080_p3);
    tmp3_fu_1375_p2 <= std_logic_vector(signed(tmp94_trunc141_ext_c_fu_1371_p1) + signed(tmp94_trunc_ext_cast_fu_1367_p1));
    tmp4_fu_1393_p2 <= std_logic_vector(signed(tmp95_trunc_ext_cast_fu_1385_p1) + signed(tmp95_trunc140_ext_c_fu_1389_p1));
    tmp5_fu_1403_p2 <= std_logic_vector(signed(tmp94_cast_fu_1381_p1) + signed(tmp95_cast_fu_1399_p1));
    tmp6_fu_1417_p2 <= std_logic_vector(signed(tmp97_trunc139_ext_c_fu_1413_p1) + signed(tmp97_trunc_ext_cast_fu_1409_p1));
    tmp7_fu_1431_p2 <= std_logic_vector(signed(tmp99_trunc142_ext_c_fu_1427_p1) + signed(tmp99_trunc_ext_cast_fu_1423_p1));
    tmp8_fu_1445_p2 <= std_logic_vector(signed(tmp98_trunc_ext_cast_fu_1441_p1) + signed(tmp99_cast_fu_1437_p1));
        tmp93_cast_fu_1460_p1 <= std_logic_vector(resize(signed(tmp5_reg_1785),27));

        tmp94_cast_fu_1381_p1 <= std_logic_vector(resize(signed(tmp3_fu_1375_p2),25));

        tmp94_trunc141_ext_c_fu_1371_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_645_ap_return),24));

        tmp94_trunc_ext_cast_fu_1367_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_638_ap_return),24));

        tmp95_cast_fu_1399_p1 <= std_logic_vector(resize(signed(tmp4_fu_1393_p2),25));

        tmp95_trunc140_ext_c_fu_1389_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_630_ap_return),24));

        tmp95_trunc_ext_cast_fu_1385_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_622_ap_return),24));

        tmp96_cast_fu_1475_p1 <= std_logic_vector(resize(signed(tmp9_fu_1469_p2),27));

        tmp97_cast_fu_1463_p1 <= std_logic_vector(resize(signed(tmp6_reg_1790),26));

        tmp97_trunc139_ext_c_fu_1413_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_601_ap_return),24));

        tmp97_trunc_ext_cast_fu_1409_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_594_ap_return),24));

        tmp98_cast_fu_1466_p1 <= std_logic_vector(resize(signed(tmp8_reg_1795),26));

        tmp98_trunc_ext_cast_fu_1441_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_615_ap_return),25));

        tmp99_cast_fu_1437_p1 <= std_logic_vector(resize(signed(tmp7_fu_1431_p2),25));

        tmp99_trunc142_ext_c_fu_1427_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_653_ap_return),24));

        tmp99_trunc_ext_cast_fu_1423_p1 <= std_logic_vector(resize(signed(grp_fixed_point_mul_fu_608_ap_return),24));

    tmp9_fu_1469_p2 <= std_logic_vector(signed(tmp97_cast_fu_1463_p1) + signed(tmp98_cast_fu_1466_p1));
    tmp_10_fu_965_p1 <= ctrl_read_reg_1533(1 - 1 downto 0);
    tmp_11_fu_836_p1 <= tmp_2_mid2_v_fu_828_p3(1 - 1 downto 0);
    tmp_12_fu_1489_p3 <= result_4_2_2_i_fu_1479_p2(26 downto 26);
    tmp_13_fu_1126_p1 <= x_assign_mid2_fu_1034_p3(2 - 1 downto 0);
    tmp_14_fu_998_p4 <= readCount_1_fu_192(31 downto 4);
    tmp_1_i_fu_1102_p2 <= "1" when (unsigned(x_assign_mid2_fu_1034_p3) > unsigned(ap_const_lv3_2)) else "0";
    tmp_2_i_fu_1074_p2 <= "1" when (unsigned(y_assign_reg_478) > unsigned(ap_const_lv3_2)) else "0";
    tmp_2_i_mid1_fu_1068_p2 <= "1" when (unsigned(y_s_fu_1042_p2) > unsigned(ap_const_lv3_2)) else "0";
    tmp_2_i_mid2_fu_1080_p3 <= 
        tmp_2_i_mid1_fu_1068_p2 when (exitcond2_fu_1028_p2(0) = '1') else 
        tmp_2_i_fu_1074_p2;
    tmp_2_mid2_v_fu_828_p3 <= 
        y9_fu_822_p2 when (exitcond_fu_808_p2(0) = '1') else 
        y3_reg_409;
    tmp_8_fu_673_p1 <= x_reg_328(2 - 1 downto 0);
    tmp_9_fu_715_p1 <= x1_reg_387(2 - 1 downto 0);
    tmp_data_V_fu_1513_p3 <= 
        result_cast_fu_1509_p1 when (tmp_10_reg_1703(0) = '1') else 
        result_4_2_2_i_cast1_fu_1485_p1;
    tmp_i_15_fu_1096_p2 <= "1" when (x_assign_mid2_fu_1034_p3 = ap_const_lv3_0) else "0";
    tmp_i_fu_1054_p2 <= "1" when (y_assign_reg_478 = ap_const_lv3_0) else "0";
    tmp_i_mid1_fu_1048_p2 <= "1" when (y_s_fu_1042_p2 = ap_const_lv3_0) else "0";
    tmp_i_mid2_fu_1060_p3 <= 
        tmp_i_mid1_fu_1048_p2 when (exitcond2_fu_1028_p2(0) = '1') else 
        tmp_i_fu_1054_p2;
    tmp_last_V_fu_1521_p2 <= "1" when (writeCount_fu_1454_p2 = ap_const_lv32_4) else "0";

    window_1_0_phi_fu_585_p4_assign_proc : process(window_1_1_reg_571, window_1_0_reg_582, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) then 
            window_1_0_phi_fu_585_p4 <= window_1_1_reg_571;
        else 
            window_1_0_phi_fu_585_p4 <= window_1_0_reg_582;
        end if; 
    end process;

    window_1_1_2_fu_888_p3 <= 
        lineBuffer_load13_ph_fu_872_p3 when (tmp_11_fu_836_p1(0) = '1') else 
        lineBuffer_load14_ph_fu_880_p3;

    window_1_1_phi_fu_574_p4_assign_proc : process(window_1_1_reg_571, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708, lineBuffer_0_3_15_reg_1750, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) then 
            window_1_1_phi_fu_574_p4 <= lineBuffer_0_3_15_reg_1750;
        else 
            window_1_1_phi_fu_574_p4 <= window_1_1_reg_571;
        end if; 
    end process;


    window_2_0_phi_fu_563_p4_assign_proc : process(window_2_0_reg_560, ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708, ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721, ap_enable_reg_pp3_iter3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp3_iter3) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter2_exitcond_flatten8_reg_1708))) then 
            window_2_0_phi_fu_563_p4 <= ap_pipeline_reg_pp3_iter2_window_2_1_2_reg_1721;
        else 
            window_2_0_phi_fu_563_p4 <= window_2_0_reg_560;
        end if; 
    end process;

    window_2_2_1_fu_904_p3 <= 
        window_1_1_2_fu_888_p3 when (cond1_fu_866_p2(0) = '1') else 
        window_1_1_1_reg_444;
    window_2_2_3_fu_912_p3 <= 
        window_2_2_2_fu_152 when (cond1_fu_866_p2(0) = '1') else 
        window_1_1_2_fu_888_p3;
    window_2_2_4_fu_920_p3 <= 
        window_1_1_2_fu_888_p3 when (cond1_fu_866_p2(0) = '1') else 
        window_2_1_1_reg_420;
    window_2_2_5_fu_928_p3 <= 
        window_2_2_2_fu_152 when (cond3_mid2_fu_852_p3(0) = '1') else 
        window_2_2_3_fu_912_p3;
    window_2_2_6_fu_936_p3 <= 
        window_2_1_1_reg_420 when (cond3_mid2_fu_852_p3(0) = '1') else 
        window_2_2_4_fu_920_p3;
    window_2_2_7_fu_944_p3 <= 
        window_2_2_fu_896_p3 when (cond3_mid2_fu_852_p3(0) = '1') else 
        window_1_2_1_reg_432;
    window_2_2_8_fu_952_p3 <= 
        window_2_2_1_fu_904_p3 when (cond3_mid2_fu_852_p3(0) = '1') else 
        window_1_1_1_reg_444;
    window_2_2_fu_896_p3 <= 
        window_1_2_1_reg_432 when (cond1_fu_866_p2(0) = '1') else 
        window_1_1_2_fu_888_p3;
    writeCount_fu_1454_p2 <= std_logic_vector(unsigned(writeCount_1_fu_188) + unsigned(ap_const_lv32_1));
    x4_mid2_fu_814_p3 <= 
        ap_const_lv2_1 when (exitcond_fu_808_p2(0) = '1') else 
        x4_reg_456;
    x_1_fu_683_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(x_reg_328));
    x_2_fu_709_p2 <= std_logic_vector(unsigned(x1_reg_387) + unsigned(ap_const_lv3_1));
    x_3_fu_860_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(x4_mid2_fu_814_p3));
    x_4_fu_1135_p2 <= std_logic_vector(unsigned(x_assign_mid2_fu_1034_p3) + unsigned(ap_const_lv3_1));
    x_assign_mid2_fu_1034_p3 <= 
        ap_const_lv3_0 when (exitcond2_fu_1028_p2(0) = '1') else 
        x_assign_reg_489;
    y9_fu_822_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(y3_reg_409));
    y_assign_mid2_fu_1088_p3 <= 
        y_s_fu_1042_p2 when (exitcond2_fu_1028_p2(0) = '1') else 
        y_assign_reg_478;
    y_s_fu_1042_p2 <= std_logic_vector(unsigned(y_assign_reg_478) + unsigned(ap_const_lv3_1));
end behav;
