INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jonja/Documents/VHDL/Alle oppgaver fra HIEU/DFDP1100_2020_Projects/DFDP1100_2020_Projects/lecture07/lecture07.srcs/sources_1/new/FSM_Example.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_Example'
