ARM GAS  /tmp/ccVwWRxM.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m7
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv5-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f7xx_ll_fmc.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  21              		.align	2
  22              		.global	FMC_NORSRAM_Init
  23              		.thumb
  24              		.thumb_func
  26              	FMC_NORSRAM_Init:
  27              	.LFB135:
  28              		.file 1 "../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c"
   1:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
   2:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
   3:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @file    stm32f7xx_ll_fmc.c
   4:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @version V1.1.2
   6:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @date    23-September-2016 
   7:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   8:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *    
   9:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following 
  10:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
  11:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  12:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral Control functions 
  13:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *           + Peripheral State functions
  14:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         
  15:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim
  16:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  17:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  18:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
  19:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes three memory controllers:
  20:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  21:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The NAND memory controller
  22:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller 
  23:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
  24:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  25:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  26:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  27:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  28:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
  29:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  30:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
ARM GAS  /tmp/ccVwWRxM.s 			page 2


  31:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        only one access at a time to an external device.
  32:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        The main features of the FMC controller are the following:
  33:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  34:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  35:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  36:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  37:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  38:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) 16-bit PC Card compatible devices
  39:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  40:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                 data
  41:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  42:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  43:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  44:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
  45:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @endverbatim
  46:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  47:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @attention
  48:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  49:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
  50:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  51:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  52:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * are permitted provided that the following conditions are met:
  53:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  54:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      this list of conditions and the following disclaimer.
  55:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  56:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      this list of conditions and the following disclaimer in the documentation
  57:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      and/or other materials provided with the distribution.
  58:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  59:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      may be used to endorse or promote products derived from this software
  60:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *      without specific prior written permission.
  61:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  62:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  63:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  64:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  65:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  66:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  67:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  68:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  69:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  70:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  71:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  72:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
  73:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ******************************************************************************
  74:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
  75:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  76:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  77:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #include "stm32f7xx_hal.h"
  78:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  79:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup STM32F7xx_HAL_Driver
  80:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  81:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  82:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  83:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  84:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief FMC driver modules
  85:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  86:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
  87:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  /tmp/ccVwWRxM.s 			page 3


  88:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** #if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE
  89:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  90:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  91:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  92:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
  93:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
  94:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  95:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /* Exported functions --------------------------------------------------------*/
  96:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
  97:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions FMC Low Layer Exported Functions
  98:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
  99:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 100:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 101:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NORSRAM FMC Low Layer NOR SRAM Exported Functions
 102:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions 
 103:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 104:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 105:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================   
 106:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 107:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 108:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 109:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
 110:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 111:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NORSRAM external devices.
 112:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
 113:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit() 
 114:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 115:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 116:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function 
 117:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 118:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 119:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 120:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 121:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 122:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 123:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 124:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 125:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 126:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NORSRAM_Exported_Functions_Group1 Initialization and de-initialization functio
 127:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions 
 128:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 129:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim    
 130:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 131:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 132:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 133:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 134:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 135:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 136:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface 
 137:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs    
 138:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 139:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 140:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 141:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 142:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 143:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 144:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
ARM GAS  /tmp/ccVwWRxM.s 			page 4


 145:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
 146:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 147:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init: Pointer to NORSRAM Initialization structure   
 148:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 149:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 150:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
 151:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
  29              		.loc 1 151 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 85B0     		sub	sp, sp, #20
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
  45 0008 3960     		str	r1, [r7]
 152:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
  46              		.loc 1 152 0
  47 000a 0023     		movs	r3, #0
  48 000c FB60     		str	r3, [r7, #12]
 153:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 154:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 155:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 156:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
 157:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
 158:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
 159:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 160:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
 161:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 162:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 163:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
 164:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
 165:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
 166:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
 167:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
 168:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
 169:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 170:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
 171:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 172:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 173:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Init->NSBank];
  49              		.loc 1 173 0
  50 000e 3B68     		ldr	r3, [r7]
  51 0010 1A68     		ldr	r2, [r3]
  52 0012 7B68     		ldr	r3, [r7, #4]
  53 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
  54 0018 FB60     		str	r3, [r7, #12]
 174:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 175:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
ARM GAS  /tmp/ccVwWRxM.s 			page 5


 176:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
 177:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
  55              		.loc 1 177 0
  56 001a FA68     		ldr	r2, [r7, #12]
  57 001c 2F4B     		ldr	r3, .L6
  58 001e 1340     		ands	r3, r3, r2
  59 0020 FB60     		str	r3, [r7, #12]
 178:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_MWID      | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 179:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
 180:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 181:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
 182:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 183:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 184:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
  60              		.loc 1 184 0
  61 0022 3B68     		ldr	r3, [r7]
  62 0024 5A68     		ldr	r2, [r3, #4]
 185:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  63              		.loc 1 185 0
  64 0026 3B68     		ldr	r3, [r7]
  65 0028 9B68     		ldr	r3, [r3, #8]
 184:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  66              		.loc 1 184 0
  67 002a 1A43     		orrs	r2, r2, r3
 186:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  68              		.loc 1 186 0
  69 002c 3B68     		ldr	r3, [r7]
  70 002e DB68     		ldr	r3, [r3, #12]
 185:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
  71              		.loc 1 185 0
  72 0030 1A43     		orrs	r2, r2, r3
 187:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  73              		.loc 1 187 0
  74 0032 3B68     		ldr	r3, [r7]
  75 0034 1B69     		ldr	r3, [r3, #16]
 186:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  76              		.loc 1 186 0
  77 0036 1A43     		orrs	r2, r2, r3
 188:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  78              		.loc 1 188 0
  79 0038 3B68     		ldr	r3, [r7]
  80 003a 5B69     		ldr	r3, [r3, #20]
 187:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  81              		.loc 1 187 0
  82 003c 1A43     		orrs	r2, r2, r3
 189:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  83              		.loc 1 189 0
  84 003e 3B68     		ldr	r3, [r7]
  85 0040 9B69     		ldr	r3, [r3, #24]
 188:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  86              		.loc 1 188 0
  87 0042 1A43     		orrs	r2, r2, r3
 190:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
  88              		.loc 1 190 0
  89 0044 3B68     		ldr	r3, [r7]
  90 0046 DB69     		ldr	r3, [r3, #28]
 189:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
ARM GAS  /tmp/ccVwWRxM.s 			page 6


  91              		.loc 1 189 0
  92 0048 1A43     		orrs	r2, r2, r3
 191:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
  93              		.loc 1 191 0
  94 004a 3B68     		ldr	r3, [r7]
  95 004c 1B6A     		ldr	r3, [r3, #32]
 190:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteOperation       |\
  96              		.loc 1 190 0
  97 004e 1A43     		orrs	r2, r2, r3
 192:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
  98              		.loc 1 192 0
  99 0050 3B68     		ldr	r3, [r7]
 100 0052 5B6A     		ldr	r3, [r3, #36]
 191:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WaitSignal           |\
 101              		.loc 1 191 0
 102 0054 1A43     		orrs	r2, r2, r3
 193:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 103              		.loc 1 193 0
 104 0056 3B68     		ldr	r3, [r7]
 105 0058 9B6A     		ldr	r3, [r3, #40]
 192:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 106              		.loc 1 192 0
 107 005a 1A43     		orrs	r2, r2, r3
 194:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
 108              		.loc 1 194 0
 109 005c 3B68     		ldr	r3, [r7]
 110 005e DB6A     		ldr	r3, [r3, #44]
 193:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 111              		.loc 1 193 0
 112 0060 1A43     		orrs	r2, r2, r3
 195:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 113              		.loc 1 195 0
 114 0062 3B68     		ldr	r3, [r7]
 115 0064 1B6B     		ldr	r3, [r3, #48]
 194:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteBurst           |\
 116              		.loc 1 194 0
 117 0066 1A43     		orrs	r2, r2, r3
 196:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->PageSize             |\
 118              		.loc 1 196 0
 119 0068 3B68     		ldr	r3, [r7]
 120 006a 9B6B     		ldr	r3, [r3, #56]
 195:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 121              		.loc 1 195 0
 122 006c 1A43     		orrs	r2, r2, r3
 197:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->WriteFifo);
 123              		.loc 1 197 0
 124 006e 3B68     		ldr	r3, [r7]
 125 0070 5B6B     		ldr	r3, [r3, #52]
 184:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     Init->MemoryType           |\
 126              		.loc 1 184 0
 127 0072 1343     		orrs	r3, r3, r2
 128 0074 FA68     		ldr	r2, [r7, #12]
 129 0076 1343     		orrs	r3, r3, r2
 130 0078 FB60     		str	r3, [r7, #12]
 198:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     
 199:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 131              		.loc 1 199 0
ARM GAS  /tmp/ccVwWRxM.s 			page 7


 132 007a 3B68     		ldr	r3, [r7]
 133 007c 9B68     		ldr	r3, [r3, #8]
 134 007e 082B     		cmp	r3, #8
 135 0080 03D1     		bne	.L2
 200:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 201:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 136              		.loc 1 201 0
 137 0082 FB68     		ldr	r3, [r7, #12]
 138 0084 43F04003 		orr	r3, r3, #64
 139 0088 FB60     		str	r3, [r7, #12]
 140              	.L2:
 202:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 203:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 204:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Init->NSBank] = tmpr;
 141              		.loc 1 204 0
 142 008a 3B68     		ldr	r3, [r7]
 143 008c 1A68     		ldr	r2, [r3]
 144 008e 7B68     		ldr	r3, [r7, #4]
 145 0090 F968     		ldr	r1, [r7, #12]
 146 0092 43F82210 		str	r1, [r3, r2, lsl #2]
 205:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 206:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 207:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BAN
 147              		.loc 1 207 0
 148 0096 3B68     		ldr	r3, [r7]
 149 0098 1B6B     		ldr	r3, [r3, #48]
 150 009a B3F5801F 		cmp	r3, #1048576
 151 009e 0AD1     		bne	.L3
 152              		.loc 1 207 0 is_stmt 0 discriminator 1
 153 00a0 3B68     		ldr	r3, [r7]
 154 00a2 1B68     		ldr	r3, [r3]
 155 00a4 002B     		cmp	r3, #0
 156 00a6 06D0     		beq	.L3
 208:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   { 
 209:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 157              		.loc 1 209 0 is_stmt 1
 158 00a8 7B68     		ldr	r3, [r7, #4]
 159 00aa 1A68     		ldr	r2, [r3]
 160 00ac 3B68     		ldr	r3, [r7]
 161 00ae 1B6B     		ldr	r3, [r3, #48]
 162 00b0 1A43     		orrs	r2, r2, r3
 163 00b2 7B68     		ldr	r3, [r7, #4]
 164 00b4 1A60     		str	r2, [r3]
 165              	.L3:
 210:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 211:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Init->NSBank != FMC_NORSRAM_BANK1)
 166              		.loc 1 211 0
 167 00b6 3B68     		ldr	r3, [r7]
 168 00b8 1B68     		ldr	r3, [r3]
 169 00ba 002B     		cmp	r3, #0
 170 00bc 06D0     		beq	.L4
 212:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 213:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 171              		.loc 1 213 0
 172 00be 7B68     		ldr	r3, [r7, #4]
 173 00c0 1A68     		ldr	r2, [r3]
 174 00c2 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 8


 175 00c4 5B6B     		ldr	r3, [r3, #52]
 176 00c6 1A43     		orrs	r2, r2, r3
 177 00c8 7B68     		ldr	r3, [r7, #4]
 178 00ca 1A60     		str	r2, [r3]
 179              	.L4:
 214:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 215:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 216:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 180              		.loc 1 216 0
 181 00cc 0023     		movs	r3, #0
 217:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 182              		.loc 1 217 0
 183 00ce 1846     		mov	r0, r3
 184 00d0 1437     		adds	r7, r7, #20
 185              	.LCFI3:
 186              		.cfi_def_cfa_offset 4
 187 00d2 BD46     		mov	sp, r7
 188              	.LCFI4:
 189              		.cfi_def_cfa_register 13
 190              		@ sp needed
 191 00d4 5DF8047B 		ldr	r7, [sp], #4
 192              	.LCFI5:
 193              		.cfi_restore 7
 194              		.cfi_def_cfa_offset 0
 195 00d8 7047     		bx	lr
 196              	.L7:
 197 00da 00BF     		.align	2
 198              	.L6:
 199 00dc 8004C0FF 		.word	-4193152
 200              		.cfi_endproc
 201              	.LFE135:
 203              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 204              		.align	2
 205              		.global	FMC_NORSRAM_DeInit
 206              		.thumb
 207              		.thumb_func
 209              	FMC_NORSRAM_DeInit:
 210              	.LFB136:
 218:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 219:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 220:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 221:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral 
 222:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 223:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ExDevice: Pointer to NORSRAM extended mode device instance  
 224:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NORSRAM bank number  
 225:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 226:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 227:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 228:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 211              		.loc 1 228 0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 16
 214              		@ frame_needed = 1, uses_anonymous_args = 0
 215              		@ link register save eliminated.
 216 0000 80B4     		push	{r7}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 4
ARM GAS  /tmp/ccVwWRxM.s 			page 9


 219              		.cfi_offset 7, -4
 220 0002 85B0     		sub	sp, sp, #20
 221              	.LCFI7:
 222              		.cfi_def_cfa_offset 24
 223 0004 00AF     		add	r7, sp, #0
 224              	.LCFI8:
 225              		.cfi_def_cfa_register 7
 226 0006 F860     		str	r0, [r7, #12]
 227 0008 B960     		str	r1, [r7, #8]
 228 000a 7A60     		str	r2, [r7, #4]
 229:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 230:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 231:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 232:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 233:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 234:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 235:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 229              		.loc 1 235 0
 230 000c FB68     		ldr	r3, [r7, #12]
 231 000e 7A68     		ldr	r2, [r7, #4]
 232 0010 53F82230 		ldr	r3, [r3, r2, lsl #2]
 233 0014 23F00101 		bic	r1, r3, #1
 234 0018 FB68     		ldr	r3, [r7, #12]
 235 001a 7A68     		ldr	r2, [r7, #4]
 236 001c 43F82210 		str	r1, [r3, r2, lsl #2]
 236:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 237:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 238:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 239:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_NORSRAM_BANK1)
 237              		.loc 1 239 0
 238 0020 7B68     		ldr	r3, [r7, #4]
 239 0022 002B     		cmp	r3, #0
 240 0024 06D1     		bne	.L9
 240:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 241:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DB;    
 241              		.loc 1 241 0
 242 0026 FB68     		ldr	r3, [r7, #12]
 243 0028 7A68     		ldr	r2, [r7, #4]
 244 002a 43F2DB01 		movw	r1, #12507
 245 002e 43F82210 		str	r1, [r3, r2, lsl #2]
 246 0032 05E0     		b	.L10
 247              	.L9:
 242:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 243:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 244:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 245:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {   
 246:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2; 
 248              		.loc 1 246 0
 249 0034 FB68     		ldr	r3, [r7, #12]
 250 0036 7A68     		ldr	r2, [r7, #4]
 251 0038 43F2D201 		movw	r1, #12498
 252 003c 43F82210 		str	r1, [r3, r2, lsl #2]
 253              	.L10:
 247:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 248:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 249:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 254              		.loc 1 249 0
ARM GAS  /tmp/ccVwWRxM.s 			page 10


 255 0040 7B68     		ldr	r3, [r7, #4]
 256 0042 5A1C     		adds	r2, r3, #1
 257 0044 FB68     		ldr	r3, [r7, #12]
 258 0046 6FF07041 		mvn	r1, #-268435456
 259 004a 43F82210 		str	r1, [r3, r2, lsl #2]
 250:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 260              		.loc 1 250 0
 261 004e BB68     		ldr	r3, [r7, #8]
 262 0050 7A68     		ldr	r2, [r7, #4]
 263 0052 6FF07041 		mvn	r1, #-268435456
 264 0056 43F82210 		str	r1, [r3, r2, lsl #2]
 251:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****    
 252:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 265              		.loc 1 252 0
 266 005a 0023     		movs	r3, #0
 253:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 267              		.loc 1 253 0
 268 005c 1846     		mov	r0, r3
 269 005e 1437     		adds	r7, r7, #20
 270              	.LCFI9:
 271              		.cfi_def_cfa_offset 4
 272 0060 BD46     		mov	sp, r7
 273              	.LCFI10:
 274              		.cfi_def_cfa_register 13
 275              		@ sp needed
 276 0062 5DF8047B 		ldr	r7, [sp], #4
 277              	.LCFI11:
 278              		.cfi_restore 7
 279              		.cfi_def_cfa_offset 0
 280 0066 7047     		bx	lr
 281              		.cfi_endproc
 282              	.LFE136:
 284              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 285              		.align	2
 286              		.global	FMC_NORSRAM_Timing_Init
 287              		.thumb
 288              		.thumb_func
 290              	FMC_NORSRAM_Timing_Init:
 291              	.LFB137:
 254:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 255:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 256:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 257:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 258:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 259:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 260:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing: Pointer to NORSRAM Timing structure
 261:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NORSRAM bank number  
 262:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 263:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 264:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 265:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 292              		.loc 1 265 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 24
 295              		@ frame_needed = 1, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 297 0000 80B4     		push	{r7}
ARM GAS  /tmp/ccVwWRxM.s 			page 11


 298              	.LCFI12:
 299              		.cfi_def_cfa_offset 4
 300              		.cfi_offset 7, -4
 301 0002 87B0     		sub	sp, sp, #28
 302              	.LCFI13:
 303              		.cfi_def_cfa_offset 32
 304 0004 00AF     		add	r7, sp, #0
 305              	.LCFI14:
 306              		.cfi_def_cfa_register 7
 307 0006 F860     		str	r0, [r7, #12]
 308 0008 B960     		str	r1, [r7, #8]
 309 000a 7A60     		str	r2, [r7, #4]
 266:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 310              		.loc 1 266 0
 311 000c 0023     		movs	r3, #0
 312 000e 7B61     		str	r3, [r7, #20]
 267:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 268:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 269:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 270:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 271:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 272:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 273:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 274:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 275:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 276:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 277:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 278:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 279:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the BTCR register value */
 280:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->BTCR[Bank + 1];
 313              		.loc 1 280 0
 314 0010 7B68     		ldr	r3, [r7, #4]
 315 0012 5A1C     		adds	r2, r3, #1
 316 0014 FB68     		ldr	r3, [r7, #12]
 317 0016 53F82230 		ldr	r3, [r3, r2, lsl #2]
 318 001a 7B61     		str	r3, [r7, #20]
 281:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 282:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 283:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 319              		.loc 1 283 0
 320 001c 7B69     		ldr	r3, [r7, #20]
 321 001e 03F04043 		and	r3, r3, #-1073741824
 322 0022 7B61     		str	r3, [r7, #20]
 284:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
 285:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_BTR1_ACCMOD));
 286:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 287:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */  
 288:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 323              		.loc 1 288 0
 324 0024 BB68     		ldr	r3, [r7, #8]
 325 0026 1A68     		ldr	r2, [r3]
 289:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 326              		.loc 1 289 0
 327 0028 BB68     		ldr	r3, [r7, #8]
 328 002a 5B68     		ldr	r3, [r3, #4]
 329 002c 1B01     		lsls	r3, r3, #4
 288:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
ARM GAS  /tmp/ccVwWRxM.s 			page 12


 330              		.loc 1 288 0
 331 002e 1A43     		orrs	r2, r2, r3
 290:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 332              		.loc 1 290 0
 333 0030 BB68     		ldr	r3, [r7, #8]
 334 0032 9B68     		ldr	r3, [r3, #8]
 335 0034 1B02     		lsls	r3, r3, #8
 289:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 336              		.loc 1 289 0
 337 0036 1A43     		orrs	r2, r2, r3
 291:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 338              		.loc 1 291 0
 339 0038 BB68     		ldr	r3, [r7, #8]
 340 003a DB68     		ldr	r3, [r3, #12]
 341 003c 1B04     		lsls	r3, r3, #16
 290:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->DataSetupTime) << 8)            |\
 342              		.loc 1 290 0
 343 003e 1A43     		orrs	r2, r2, r3
 292:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 344              		.loc 1 292 0
 345 0040 BB68     		ldr	r3, [r7, #8]
 346 0042 1B69     		ldr	r3, [r3, #16]
 347 0044 013B     		subs	r3, r3, #1
 348 0046 1B05     		lsls	r3, r3, #20
 291:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->BusTurnAroundDuration) << 16)   |\
 349              		.loc 1 291 0
 350 0048 1A43     		orrs	r2, r2, r3
 293:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->DataLatency)-2) << 24)         |\
 351              		.loc 1 293 0
 352 004a BB68     		ldr	r3, [r7, #8]
 353 004c 5B69     		ldr	r3, [r3, #20]
 354 004e 023B     		subs	r3, r3, #2
 355 0050 1B06     		lsls	r3, r3, #24
 292:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    (((Timing->CLKDivision)-1) << 20)         |\
 356              		.loc 1 292 0
 357 0052 1A43     		orrs	r2, r2, r3
 294:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Timing->AccessMode)
 358              		.loc 1 294 0
 359 0054 BB68     		ldr	r3, [r7, #8]
 360 0056 9B69     		ldr	r3, [r3, #24]
 288:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->AddressHoldTime) << 4)          |\
 361              		.loc 1 288 0
 362 0058 1343     		orrs	r3, r3, r2
 363 005a 7A69     		ldr	r2, [r7, #20]
 364 005c 1343     		orrs	r3, r3, r2
 365 005e 7B61     		str	r3, [r7, #20]
 295:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
 296:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 297:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank + 1] = tmpr;
 366              		.loc 1 297 0
 367 0060 7B68     		ldr	r3, [r7, #4]
 368 0062 5A1C     		adds	r2, r3, #1
 369 0064 FB68     		ldr	r3, [r7, #12]
 370 0066 7969     		ldr	r1, [r7, #20]
 371 0068 43F82210 		str	r1, [r3, r2, lsl #2]
 298:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 299:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
ARM GAS  /tmp/ccVwWRxM.s 			page 13


 300:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 372              		.loc 1 300 0
 373 006c FB68     		ldr	r3, [r7, #12]
 374 006e 1B68     		ldr	r3, [r3]
 375 0070 03F48013 		and	r3, r3, #1048576
 376 0074 002B     		cmp	r3, #0
 377 0076 0ED0     		beq	.L13
 301:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 302:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 378              		.loc 1 302 0
 379 0078 FB68     		ldr	r3, [r7, #12]
 380 007a 5B68     		ldr	r3, [r3, #4]
 381 007c 23F47003 		bic	r3, r3, #15728640
 382 0080 7B61     		str	r3, [r7, #20]
 303:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 383              		.loc 1 303 0
 384 0082 BB68     		ldr	r3, [r7, #8]
 385 0084 1B69     		ldr	r3, [r3, #16]
 386 0086 013B     		subs	r3, r3, #1
 387 0088 1B05     		lsls	r3, r3, #20
 388 008a 7A69     		ldr	r2, [r7, #20]
 389 008c 1343     		orrs	r3, r3, r2
 390 008e 7B61     		str	r3, [r7, #20]
 304:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 391              		.loc 1 304 0
 392 0090 FB68     		ldr	r3, [r7, #12]
 393 0092 7A69     		ldr	r2, [r7, #20]
 394 0094 5A60     		str	r2, [r3, #4]
 395              	.L13:
 305:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }  
 306:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 307:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 396              		.loc 1 307 0
 397 0096 0023     		movs	r3, #0
 308:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 398              		.loc 1 308 0
 399 0098 1846     		mov	r0, r3
 400 009a 1C37     		adds	r7, r7, #28
 401              	.LCFI15:
 402              		.cfi_def_cfa_offset 4
 403 009c BD46     		mov	sp, r7
 404              	.LCFI16:
 405              		.cfi_def_cfa_register 13
 406              		@ sp needed
 407 009e 5DF8047B 		ldr	r7, [sp], #4
 408              	.LCFI17:
 409              		.cfi_restore 7
 410              		.cfi_def_cfa_offset 0
 411 00a2 7047     		bx	lr
 412              		.cfi_endproc
 413              	.LFE137:
 415              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 416              		.align	2
 417              		.global	FMC_NORSRAM_Extended_Timing_Init
 418              		.thumb
 419              		.thumb_func
 421              	FMC_NORSRAM_Extended_Timing_Init:
ARM GAS  /tmp/ccVwWRxM.s 			page 14


 422              	.LFB138:
 309:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 310:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 311:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 312:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 313:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 314:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing: Pointer to NORSRAM Timing structure
 315:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NORSRAM bank number  
 316:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 317:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 318:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSR
 319:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 423              		.loc 1 319 0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 24
 426              		@ frame_needed = 1, uses_anonymous_args = 0
 427              		@ link register save eliminated.
 428 0000 80B4     		push	{r7}
 429              	.LCFI18:
 430              		.cfi_def_cfa_offset 4
 431              		.cfi_offset 7, -4
 432 0002 87B0     		sub	sp, sp, #28
 433              	.LCFI19:
 434              		.cfi_def_cfa_offset 32
 435 0004 00AF     		add	r7, sp, #0
 436              	.LCFI20:
 437              		.cfi_def_cfa_register 7
 438 0006 F860     		str	r0, [r7, #12]
 439 0008 B960     		str	r1, [r7, #8]
 440 000a 7A60     		str	r2, [r7, #4]
 441 000c 3B60     		str	r3, [r7]
 320:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;
 442              		.loc 1 320 0
 443 000e 0023     		movs	r3, #0
 444 0010 7B61     		str	r3, [r7, #20]
 321:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 322:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 323:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 324:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 325:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 326:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 445              		.loc 1 326 0
 446 0012 3B68     		ldr	r3, [r7]
 447 0014 B3F5804F 		cmp	r3, #16384
 448 0018 22D1     		bne	.L16
 327:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 328:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check the parameters */
 329:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));  
 330:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 331:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 332:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 333:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 334:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
 335:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 336:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 337:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 338:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
ARM GAS  /tmp/ccVwWRxM.s 			page 15


 339:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Get the BWTR register value */
 340:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr = Device->BWTR[Bank];
 449              		.loc 1 340 0
 450 001a FB68     		ldr	r3, [r7, #12]
 451 001c 7A68     		ldr	r2, [r7, #4]
 452 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 453 0022 7B61     		str	r3, [r7, #20]
 341:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 342:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 343:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 454              		.loc 1 343 0
 455 0024 7A69     		ldr	r2, [r7, #20]
 456 0026 154B     		ldr	r3, .L19
 457 0028 1340     		ands	r3, r3, r2
 458 002a 7B61     		str	r3, [r7, #20]
 344:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 345:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 346:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 459              		.loc 1 346 0
 460 002c BB68     		ldr	r3, [r7, #8]
 461 002e 1A68     		ldr	r2, [r3]
 347:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 462              		.loc 1 347 0
 463 0030 BB68     		ldr	r3, [r7, #8]
 464 0032 5B68     		ldr	r3, [r3, #4]
 465 0034 1B01     		lsls	r3, r3, #4
 346:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 466              		.loc 1 346 0
 467 0036 1A43     		orrs	r2, r2, r3
 348:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 468              		.loc 1 348 0
 469 0038 BB68     		ldr	r3, [r7, #8]
 470 003a 9B68     		ldr	r3, [r3, #8]
 471 003c 1B02     		lsls	r3, r3, #8
 347:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 472              		.loc 1 347 0
 473 003e 1A43     		orrs	r2, r2, r3
 349:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16)   |\
 474              		.loc 1 349 0
 475 0040 BB68     		ldr	r3, [r7, #8]
 476 0042 DB68     		ldr	r3, [r3, #12]
 477 0044 1B04     		lsls	r3, r3, #16
 348:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8)            |\
 478              		.loc 1 348 0
 479 0046 1A43     		orrs	r2, r2, r3
 350:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       (Timing->AccessMode));
 480              		.loc 1 350 0
 481 0048 BB68     		ldr	r3, [r7, #8]
 482 004a 9B69     		ldr	r3, [r3, #24]
 346:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4)          |\
 483              		.loc 1 346 0
 484 004c 1343     		orrs	r3, r3, r2
 485 004e 7A69     		ldr	r2, [r7, #20]
 486 0050 1343     		orrs	r3, r3, r2
 487 0052 7B61     		str	r3, [r7, #20]
 351:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 352:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = tmpr;
ARM GAS  /tmp/ccVwWRxM.s 			page 16


 488              		.loc 1 352 0
 489 0054 FB68     		ldr	r3, [r7, #12]
 490 0056 7A68     		ldr	r2, [r7, #4]
 491 0058 7969     		ldr	r1, [r7, #20]
 492 005a 43F82210 		str	r1, [r3, r2, lsl #2]
 493 005e 05E0     		b	.L17
 494              	.L16:
 353:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 354:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
 355:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 356:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFF;
 495              		.loc 1 356 0
 496 0060 FB68     		ldr	r3, [r7, #12]
 497 0062 7A68     		ldr	r2, [r7, #4]
 498 0064 6FF07041 		mvn	r1, #-268435456
 499 0068 43F82210 		str	r1, [r3, r2, lsl #2]
 500              	.L17:
 357:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }   
 358:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 359:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 501              		.loc 1 359 0
 502 006c 0023     		movs	r3, #0
 360:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 503              		.loc 1 360 0
 504 006e 1846     		mov	r0, r3
 505 0070 1C37     		adds	r7, r7, #28
 506              	.LCFI21:
 507              		.cfi_def_cfa_offset 4
 508 0072 BD46     		mov	sp, r7
 509              	.LCFI22:
 510              		.cfi_def_cfa_register 13
 511              		@ sp needed
 512 0074 5DF8047B 		ldr	r7, [sp], #4
 513              	.LCFI23:
 514              		.cfi_restore 7
 515              		.cfi_def_cfa_offset 0
 516 0078 7047     		bx	lr
 517              	.L20:
 518 007a 00BF     		.align	2
 519              	.L19:
 520 007c 0000F0CF 		.word	-806354944
 521              		.cfi_endproc
 522              	.LFE138:
 524              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 525              		.align	2
 526              		.global	FMC_NORSRAM_WriteOperation_Enable
 527              		.thumb
 528              		.thumb_func
 530              	FMC_NORSRAM_WriteOperation_Enable:
 531              	.LFB139:
 361:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 362:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 363:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 364:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 365:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 366:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief   management functions 
 367:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
ARM GAS  /tmp/ccVwWRxM.s 			page 17


 368:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 369:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 370:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 371:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 372:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 373:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 374:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NORSRAM interface.
 375:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 376:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 377:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 378:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 379:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 380:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 381:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 382:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 383:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NORSRAM bank number   
 384:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 385:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 386:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 387:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 532              		.loc 1 387 0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 8
 535              		@ frame_needed = 1, uses_anonymous_args = 0
 536              		@ link register save eliminated.
 537 0000 80B4     		push	{r7}
 538              	.LCFI24:
 539              		.cfi_def_cfa_offset 4
 540              		.cfi_offset 7, -4
 541 0002 83B0     		sub	sp, sp, #12
 542              	.LCFI25:
 543              		.cfi_def_cfa_offset 16
 544 0004 00AF     		add	r7, sp, #0
 545              	.LCFI26:
 546              		.cfi_def_cfa_register 7
 547 0006 7860     		str	r0, [r7, #4]
 548 0008 3960     		str	r1, [r7]
 388:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 389:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 390:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 391:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 392:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write operation */
 393:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 
 549              		.loc 1 393 0
 550 000a 7B68     		ldr	r3, [r7, #4]
 551 000c 3A68     		ldr	r2, [r7]
 552 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 553 0012 43F48051 		orr	r1, r3, #4096
 554 0016 7B68     		ldr	r3, [r7, #4]
 555 0018 3A68     		ldr	r2, [r7]
 556 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 394:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 395:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 557              		.loc 1 395 0
 558 001e 0023     		movs	r3, #0
 396:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 559              		.loc 1 396 0
ARM GAS  /tmp/ccVwWRxM.s 			page 18


 560 0020 1846     		mov	r0, r3
 561 0022 0C37     		adds	r7, r7, #12
 562              	.LCFI27:
 563              		.cfi_def_cfa_offset 4
 564 0024 BD46     		mov	sp, r7
 565              	.LCFI28:
 566              		.cfi_def_cfa_register 13
 567              		@ sp needed
 568 0026 5DF8047B 		ldr	r7, [sp], #4
 569              	.LCFI29:
 570              		.cfi_restore 7
 571              		.cfi_def_cfa_offset 0
 572 002a 7047     		bx	lr
 573              		.cfi_endproc
 574              	.LFE139:
 576              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 577              		.align	2
 578              		.global	FMC_NORSRAM_WriteOperation_Disable
 579              		.thumb
 580              		.thumb_func
 582              	FMC_NORSRAM_WriteOperation_Disable:
 583              	.LFB140:
 397:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 398:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 399:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 400:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NORSRAM device instance
 401:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NORSRAM bank number   
 402:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 403:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 404:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 405:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 584              		.loc 1 405 0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 8
 587              		@ frame_needed = 1, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 589 0000 80B4     		push	{r7}
 590              	.LCFI30:
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 7, -4
 593 0002 83B0     		sub	sp, sp, #12
 594              	.LCFI31:
 595              		.cfi_def_cfa_offset 16
 596 0004 00AF     		add	r7, sp, #0
 597              	.LCFI32:
 598              		.cfi_def_cfa_register 7
 599 0006 7860     		str	r0, [r7, #4]
 600 0008 3960     		str	r1, [r7]
 406:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 407:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 408:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 409:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 410:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write operation */
 411:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 
 601              		.loc 1 411 0
 602 000a 7B68     		ldr	r3, [r7, #4]
 603 000c 3A68     		ldr	r2, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 19


 604 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 605 0012 23F48051 		bic	r1, r3, #4096
 606 0016 7B68     		ldr	r3, [r7, #4]
 607 0018 3A68     		ldr	r2, [r7]
 608 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 412:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 413:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 609              		.loc 1 413 0
 610 001e 0023     		movs	r3, #0
 414:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 611              		.loc 1 414 0
 612 0020 1846     		mov	r0, r3
 613 0022 0C37     		adds	r7, r7, #12
 614              	.LCFI33:
 615              		.cfi_def_cfa_offset 4
 616 0024 BD46     		mov	sp, r7
 617              	.LCFI34:
 618              		.cfi_def_cfa_register 13
 619              		@ sp needed
 620 0026 5DF8047B 		ldr	r7, [sp], #4
 621              	.LCFI35:
 622              		.cfi_restore 7
 623              		.cfi_def_cfa_offset 0
 624 002a 7047     		bx	lr
 625              		.cfi_endproc
 626              	.LFE140:
 628              		.section	.text.FMC_NAND_Init,"ax",%progbits
 629              		.align	2
 630              		.global	FMC_NAND_Init
 631              		.thumb
 632              		.thumb_func
 634              	FMC_NAND_Init:
 635              	.LFB141:
 415:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 416:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 417:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 418:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 419:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 420:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 421:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 422:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 423:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 424:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_Exported_Functions_NAND FMC Low Layer NAND Exported Functions
 425:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    NAND Controller functions 
 426:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 427:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 428:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 429:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 430:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 431:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 432:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 433:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the NAND external devices.
 434:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 435:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit() 
 436:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 437:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function 
 438:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
ARM GAS  /tmp/ccVwWRxM.s 			page 20


 439:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function 
 440:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 441:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 442:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 443:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()    
 444:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 445:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 446:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 447:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 448:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 449:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_NAND_Exported_Functions_Group1 Initialization and de-initialization functions
 450:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions 
 451:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  *
 452:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 453:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 454:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 455:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 456:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 457:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 458:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 459:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface 
 460:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 461:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 462:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 463:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 464:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 465:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 466:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 467:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 468:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 469:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 470:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init: Pointer to NAND Initialization structure
 471:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 472:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 473:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 474:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 636              		.loc 1 474 0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 16
 639              		@ frame_needed = 1, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 641 0000 80B4     		push	{r7}
 642              	.LCFI36:
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 7, -4
 645 0002 85B0     		sub	sp, sp, #20
 646              	.LCFI37:
 647              		.cfi_def_cfa_offset 24
 648 0004 00AF     		add	r7, sp, #0
 649              	.LCFI38:
 650              		.cfi_def_cfa_register 7
 651 0006 7860     		str	r0, [r7, #4]
 652 0008 3960     		str	r1, [r7]
 475:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr  = 0; 
 653              		.loc 1 475 0
 654 000a 0023     		movs	r3, #0
 655 000c FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/ccVwWRxM.s 			page 21


 476:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 477:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 478:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 479:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 480:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 481:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 482:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 483:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 484:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 485:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   
 486:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 487:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 488:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PCR;
 656              		.loc 1 488 0
 657 000e 7B68     		ldr	r3, [r7, #4]
 658 0010 1B68     		ldr	r3, [r3]
 659 0012 FB60     		str	r3, [r7, #12]
 489:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 490:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 491:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR_PWAITEN  | FMC_PCR_PBKEN | FMC_PCR_PTYP | \
 660              		.loc 1 491 0
 661 0014 FA68     		ldr	r2, [r7, #12]
 662 0016 124B     		ldr	r3, .L27
 663 0018 1340     		ands	r3, r3, r2
 664 001a FB60     		str	r3, [r7, #12]
 492:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | \
 493:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PCR_TAR | FMC_PCR_ECCPS));  
 494:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set NAND device control parameters */
 495:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature                |\
 665              		.loc 1 495 0
 666 001c 3B68     		ldr	r3, [r7]
 667 001e 5A68     		ldr	r2, [r3, #4]
 496:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 497:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->MemoryDataWidth            |\
 668              		.loc 1 497 0
 669 0020 3B68     		ldr	r3, [r7]
 670 0022 9B68     		ldr	r3, [r3, #8]
 496:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 671              		.loc 1 496 0
 672 0024 1A43     		orrs	r2, r2, r3
 498:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 673              		.loc 1 498 0
 674 0026 3B68     		ldr	r3, [r7]
 675 0028 DB68     		ldr	r3, [r3, #12]
 497:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 676              		.loc 1 497 0
 677 002a 1A43     		orrs	r2, r2, r3
 499:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 678              		.loc 1 499 0
 679 002c 3B68     		ldr	r3, [r7]
 680 002e 1B69     		ldr	r3, [r3, #16]
 498:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->EccComputation             |\
 681              		.loc 1 498 0
 682 0030 1A43     		orrs	r2, r2, r3
 500:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TCLRSetupTime) << 9)     |\
 683              		.loc 1 500 0
 684 0032 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 22


 685 0034 5B69     		ldr	r3, [r3, #20]
 686 0036 5B02     		lsls	r3, r3, #9
 499:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       Init->ECCPageSize                |\
 687              		.loc 1 499 0
 688 0038 1A43     		orrs	r2, r2, r3
 501:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ((Init->TARSetupTime) << 13));   
 689              		.loc 1 501 0
 690 003a 3B68     		ldr	r3, [r7]
 691 003c 9B69     		ldr	r3, [r3, #24]
 692 003e 5B03     		lsls	r3, r3, #13
 495:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       FMC_PCR_MEMORY_TYPE_NAND         |\
 693              		.loc 1 495 0
 694 0040 1A43     		orrs	r2, r2, r3
 695 0042 FB68     		ldr	r3, [r7, #12]
 696 0044 1343     		orrs	r3, r3, r2
 697 0046 43F00803 		orr	r3, r3, #8
 698 004a FB60     		str	r3, [r7, #12]
 502:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 503:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 504:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = tmpr;
 699              		.loc 1 504 0
 700 004c 7B68     		ldr	r3, [r7, #4]
 701 004e FA68     		ldr	r2, [r7, #12]
 702 0050 1A60     		str	r2, [r3]
 505:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 506:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 703              		.loc 1 506 0
 704 0052 0023     		movs	r3, #0
 507:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 508:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 705              		.loc 1 508 0
 706 0054 1846     		mov	r0, r3
 707 0056 1437     		adds	r7, r7, #20
 708              	.LCFI39:
 709              		.cfi_def_cfa_offset 4
 710 0058 BD46     		mov	sp, r7
 711              	.LCFI40:
 712              		.cfi_def_cfa_register 13
 713              		@ sp needed
 714 005a 5DF8047B 		ldr	r7, [sp], #4
 715              	.LCFI41:
 716              		.cfi_restore 7
 717              		.cfi_def_cfa_offset 0
 718 005e 7047     		bx	lr
 719              	.L28:
 720              		.align	2
 721              	.L27:
 722 0060 8101F0FF 		.word	-1048191
 723              		.cfi_endproc
 724              	.LFE141:
 726              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 727              		.align	2
 728              		.global	FMC_NAND_CommonSpace_Timing_Init
 729              		.thumb
 730              		.thumb_func
 732              	FMC_NAND_CommonSpace_Timing_Init:
 733              	.LFB142:
ARM GAS  /tmp/ccVwWRxM.s 			page 23


 509:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 510:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 511:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 512:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 513:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 514:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing: Pointer to NAND timing structure
 515:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NAND bank number   
 516:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 517:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 518:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 519:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 734              		.loc 1 519 0
 735              		.cfi_startproc
 736              		@ args = 0, pretend = 0, frame = 24
 737              		@ frame_needed = 1, uses_anonymous_args = 0
 738              		@ link register save eliminated.
 739 0000 80B4     		push	{r7}
 740              	.LCFI42:
 741              		.cfi_def_cfa_offset 4
 742              		.cfi_offset 7, -4
 743 0002 87B0     		sub	sp, sp, #28
 744              	.LCFI43:
 745              		.cfi_def_cfa_offset 32
 746 0004 00AF     		add	r7, sp, #0
 747              	.LCFI44:
 748              		.cfi_def_cfa_register 7
 749 0006 F860     		str	r0, [r7, #12]
 750 0008 B960     		str	r1, [r7, #8]
 751 000a 7A60     		str	r2, [r7, #4]
 520:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 752              		.loc 1 520 0
 753 000c 0023     		movs	r3, #0
 754 000e 7B61     		str	r3, [r7, #20]
 521:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 522:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 523:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 524:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 525:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 526:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 527:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 528:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 529:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 530:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 531:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PMEM;
 755              		.loc 1 531 0
 756 0010 FB68     		ldr	r3, [r7, #12]
 757 0012 9B68     		ldr	r3, [r3, #8]
 758 0014 7B61     		str	r3, [r7, #20]
 532:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 533:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 534:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM_MEMSET3  | FMC_PMEM_MEMWAIT3 | FMC_PMEM_MEMHOLD3 | \
 759              		.loc 1 534 0
 760 0016 0023     		movs	r3, #0
 761 0018 7B61     		str	r3, [r7, #20]
 535:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PMEM_MEMHIZ3)); 
 536:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 537:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
ARM GAS  /tmp/ccVwWRxM.s 			page 24


 762              		.loc 1 537 0
 763 001a BB68     		ldr	r3, [r7, #8]
 764 001c 1A68     		ldr	r2, [r3]
 538:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 765              		.loc 1 538 0
 766 001e BB68     		ldr	r3, [r7, #8]
 767 0020 5B68     		ldr	r3, [r3, #4]
 768 0022 1B02     		lsls	r3, r3, #8
 537:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 769              		.loc 1 537 0
 770 0024 1A43     		orrs	r2, r2, r3
 539:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16)    |\
 771              		.loc 1 539 0
 772 0026 BB68     		ldr	r3, [r7, #8]
 773 0028 9B68     		ldr	r3, [r3, #8]
 774 002a 1B04     		lsls	r3, r3, #16
 538:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 775              		.loc 1 538 0
 776 002c 1A43     		orrs	r2, r2, r3
 540:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->HiZSetupTime) << 24)
 777              		.loc 1 540 0
 778 002e BB68     		ldr	r3, [r7, #8]
 779 0030 DB68     		ldr	r3, [r3, #12]
 780 0032 1B06     		lsls	r3, r3, #24
 537:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8)     |\
 781              		.loc 1 537 0
 782 0034 1343     		orrs	r3, r3, r2
 783 0036 7A69     		ldr	r2, [r7, #20]
 784 0038 1343     		orrs	r3, r3, r2
 785 003a 7B61     		str	r3, [r7, #20]
 541:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        );
 542:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                             
 543:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 544:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = tmpr;
 786              		.loc 1 544 0
 787 003c FB68     		ldr	r3, [r7, #12]
 788 003e 7A69     		ldr	r2, [r7, #20]
 789 0040 9A60     		str	r2, [r3, #8]
 545:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 546:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 790              		.loc 1 546 0
 791 0042 0023     		movs	r3, #0
 547:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 792              		.loc 1 547 0
 793 0044 1846     		mov	r0, r3
 794 0046 1C37     		adds	r7, r7, #28
 795              	.LCFI45:
 796              		.cfi_def_cfa_offset 4
 797 0048 BD46     		mov	sp, r7
 798              	.LCFI46:
 799              		.cfi_def_cfa_register 13
 800              		@ sp needed
 801 004a 5DF8047B 		ldr	r7, [sp], #4
 802              	.LCFI47:
 803              		.cfi_restore 7
 804              		.cfi_def_cfa_offset 0
 805 004e 7047     		bx	lr
ARM GAS  /tmp/ccVwWRxM.s 			page 25


 806              		.cfi_endproc
 807              	.LFE142:
 809              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 810              		.align	2
 811              		.global	FMC_NAND_AttributeSpace_Timing_Init
 812              		.thumb
 813              		.thumb_func
 815              	FMC_NAND_AttributeSpace_Timing_Init:
 816              	.LFB143:
 548:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 549:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 550:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 551:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 552:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 553:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing: Pointer to NAND timing structure
 554:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NAND bank number 
 555:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 556:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 557:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 558:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 817              		.loc 1 558 0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 24
 820              		@ frame_needed = 1, uses_anonymous_args = 0
 821              		@ link register save eliminated.
 822 0000 80B4     		push	{r7}
 823              	.LCFI48:
 824              		.cfi_def_cfa_offset 4
 825              		.cfi_offset 7, -4
 826 0002 87B0     		sub	sp, sp, #28
 827              	.LCFI49:
 828              		.cfi_def_cfa_offset 32
 829 0004 00AF     		add	r7, sp, #0
 830              	.LCFI50:
 831              		.cfi_def_cfa_register 7
 832 0006 F860     		str	r0, [r7, #12]
 833 0008 B960     		str	r1, [r7, #8]
 834 000a 7A60     		str	r2, [r7, #4]
 559:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr = 0;  
 835              		.loc 1 559 0
 836 000c 0023     		movs	r3, #0
 837 000e 7B61     		str	r3, [r7, #20]
 560:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 561:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 562:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 563:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 564:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 565:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 566:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 567:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 568:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 569:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the NAND bank 3 register value */
 570:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = Device->PATT;
 838              		.loc 1 570 0
 839 0010 FB68     		ldr	r3, [r7, #12]
 840 0012 DB68     		ldr	r3, [r3, #12]
 841 0014 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccVwWRxM.s 			page 26


 571:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 572:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 573:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT_ATTSET3  | FMC_PATT_ATTWAIT3 | FMC_PATT_ATTHOLD3 | \
 842              		.loc 1 573 0
 843 0016 0023     		movs	r3, #0
 844 0018 7B61     		str	r3, [r7, #20]
 574:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        FMC_PATT_ATTHIZ3));
 575:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 576:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 845              		.loc 1 576 0
 846 001a BB68     		ldr	r3, [r7, #8]
 847 001c 1A68     		ldr	r2, [r3]
 577:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 848              		.loc 1 577 0
 849 001e BB68     		ldr	r3, [r7, #8]
 850 0020 5B68     		ldr	r3, [r3, #4]
 851 0022 1B02     		lsls	r3, r3, #8
 576:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 852              		.loc 1 576 0
 853 0024 1A43     		orrs	r2, r2, r3
 578:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16)    |\
 854              		.loc 1 578 0
 855 0026 BB68     		ldr	r3, [r7, #8]
 856 0028 9B68     		ldr	r3, [r3, #8]
 857 002a 1B04     		lsls	r3, r3, #16
 577:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 858              		.loc 1 577 0
 859 002c 1A43     		orrs	r2, r2, r3
 579:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24));
 860              		.loc 1 579 0
 861 002e BB68     		ldr	r3, [r7, #8]
 862 0030 DB68     		ldr	r3, [r3, #12]
 863 0032 1B06     		lsls	r3, r3, #24
 576:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8)     |\
 864              		.loc 1 576 0
 865 0034 1343     		orrs	r3, r3, r2
 866 0036 7A69     		ldr	r2, [r7, #20]
 867 0038 1343     		orrs	r3, r3, r2
 868 003a 7B61     		str	r3, [r7, #20]
 580:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        
 581:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 582:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = tmpr;
 869              		.loc 1 582 0
 870 003c FB68     		ldr	r3, [r7, #12]
 871 003e 7A69     		ldr	r2, [r7, #20]
 872 0040 DA60     		str	r2, [r3, #12]
 583:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 584:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 873              		.loc 1 584 0
 874 0042 0023     		movs	r3, #0
 585:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 875              		.loc 1 585 0
 876 0044 1846     		mov	r0, r3
 877 0046 1C37     		adds	r7, r7, #28
 878              	.LCFI51:
 879              		.cfi_def_cfa_offset 4
 880 0048 BD46     		mov	sp, r7
ARM GAS  /tmp/ccVwWRxM.s 			page 27


 881              	.LCFI52:
 882              		.cfi_def_cfa_register 13
 883              		@ sp needed
 884 004a 5DF8047B 		ldr	r7, [sp], #4
 885              	.LCFI53:
 886              		.cfi_restore 7
 887              		.cfi_def_cfa_offset 0
 888 004e 7047     		bx	lr
 889              		.cfi_endproc
 890              	.LFE143:
 892              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 893              		.align	2
 894              		.global	FMC_NAND_DeInit
 895              		.thumb
 896              		.thumb_func
 898              	FMC_NAND_DeInit:
 899              	.LFB144:
 586:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 587:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 588:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device 
 589:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 590:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NAND bank number
 591:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 592:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 593:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 594:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 900              		.loc 1 594 0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 8
 903              		@ frame_needed = 1, uses_anonymous_args = 0
 904              		@ link register save eliminated.
 905 0000 80B4     		push	{r7}
 906              	.LCFI54:
 907              		.cfi_def_cfa_offset 4
 908              		.cfi_offset 7, -4
 909 0002 83B0     		sub	sp, sp, #12
 910              	.LCFI55:
 911              		.cfi_def_cfa_offset 16
 912 0004 00AF     		add	r7, sp, #0
 913              	.LCFI56:
 914              		.cfi_def_cfa_register 7
 915 0006 7860     		str	r0, [r7, #4]
 916 0008 3960     		str	r1, [r7]
 595:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 596:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 597:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 598:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       
 599:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable the NAND Bank */
 600:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device);
 917              		.loc 1 600 0
 918 000a 7B68     		ldr	r3, [r7, #4]
 919 000c 1B68     		ldr	r3, [r3]
 920 000e 23F00402 		bic	r2, r3, #4
 921 0012 7B68     		ldr	r3, [r7, #4]
 922 0014 1A60     		str	r2, [r3]
 601:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 602:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK3 registers to their reset values */
ARM GAS  /tmp/ccVwWRxM.s 			page 28


 603:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR  = 0x00000018U;
 923              		.loc 1 603 0
 924 0016 7B68     		ldr	r3, [r7, #4]
 925 0018 1822     		movs	r2, #24
 926 001a 1A60     		str	r2, [r3]
 604:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SR   = 0x00000040U;
 927              		.loc 1 604 0
 928 001c 7B68     		ldr	r3, [r7, #4]
 929 001e 4022     		movs	r2, #64
 930 0020 5A60     		str	r2, [r3, #4]
 605:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PMEM = 0xFCFCFCFCU;
 931              		.loc 1 605 0
 932 0022 7B68     		ldr	r3, [r7, #4]
 933 0024 4FF0FC32 		mov	r2, #-50529028
 934 0028 9A60     		str	r2, [r3, #8]
 606:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PATT = 0xFCFCFCFCU; 
 935              		.loc 1 606 0
 936 002a 7B68     		ldr	r3, [r7, #4]
 937 002c 4FF0FC32 		mov	r2, #-50529028
 938 0030 DA60     		str	r2, [r3, #12]
 607:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 608:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 939              		.loc 1 608 0
 940 0032 0023     		movs	r3, #0
 609:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 941              		.loc 1 609 0
 942 0034 1846     		mov	r0, r3
 943 0036 0C37     		adds	r7, r7, #12
 944              	.LCFI57:
 945              		.cfi_def_cfa_offset 4
 946 0038 BD46     		mov	sp, r7
 947              	.LCFI58:
 948              		.cfi_def_cfa_register 13
 949              		@ sp needed
 950 003a 5DF8047B 		ldr	r7, [sp], #4
 951              	.LCFI59:
 952              		.cfi_restore 7
 953              		.cfi_def_cfa_offset 0
 954 003e 7047     		bx	lr
 955              		.cfi_endproc
 956              	.LFE144:
 958              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 959              		.align	2
 960              		.global	FMC_NAND_ECC_Enable
 961              		.thumb
 962              		.thumb_func
 964              	FMC_NAND_ECC_Enable:
 965              	.LFB145:
 610:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 611:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 612:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 613:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 614:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 615:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group3 Control functions 
 616:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 617:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 618:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
ARM GAS  /tmp/ccVwWRxM.s 			page 29


 619:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 620:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 621:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 622:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 623:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 624:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC NAND interface.
 625:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 626:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 627:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 628:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */ 
 629:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 630:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 631:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 632:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 633:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 634:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NAND bank number
 635:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 636:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */    
 637:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 638:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 966              		.loc 1 638 0
 967              		.cfi_startproc
 968              		@ args = 0, pretend = 0, frame = 8
 969              		@ frame_needed = 1, uses_anonymous_args = 0
 970              		@ link register save eliminated.
 971 0000 80B4     		push	{r7}
 972              	.LCFI60:
 973              		.cfi_def_cfa_offset 4
 974              		.cfi_offset 7, -4
 975 0002 83B0     		sub	sp, sp, #12
 976              	.LCFI61:
 977              		.cfi_def_cfa_offset 16
 978 0004 00AF     		add	r7, sp, #0
 979              	.LCFI62:
 980              		.cfi_def_cfa_register 7
 981 0006 7860     		str	r0, [r7, #4]
 982 0008 3960     		str	r1, [r7]
 639:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 640:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 641:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 642:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 643:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable ECC feature */
 644:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR |= FMC_PCR_ECCEN;
 983              		.loc 1 644 0
 984 000a 7B68     		ldr	r3, [r7, #4]
 985 000c 1B68     		ldr	r3, [r3]
 986 000e 43F04002 		orr	r2, r3, #64
 987 0012 7B68     		ldr	r3, [r7, #4]
 988 0014 1A60     		str	r2, [r3]
 645:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 646:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 989              		.loc 1 646 0
 990 0016 0023     		movs	r3, #0
 647:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 991              		.loc 1 647 0
 992 0018 1846     		mov	r0, r3
 993 001a 0C37     		adds	r7, r7, #12
ARM GAS  /tmp/ccVwWRxM.s 			page 30


 994              	.LCFI63:
 995              		.cfi_def_cfa_offset 4
 996 001c BD46     		mov	sp, r7
 997              	.LCFI64:
 998              		.cfi_def_cfa_register 13
 999              		@ sp needed
 1000 001e 5DF8047B 		ldr	r7, [sp], #4
 1001              	.LCFI65:
 1002              		.cfi_restore 7
 1003              		.cfi_def_cfa_offset 0
 1004 0022 7047     		bx	lr
 1005              		.cfi_endproc
 1006              	.LFE145:
 1008              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 1009              		.align	2
 1010              		.global	FMC_NAND_ECC_Disable
 1011              		.thumb
 1012              		.thumb_func
 1014              	FMC_NAND_ECC_Disable:
 1015              	.LFB146:
 648:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 649:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 650:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 651:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 652:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 653:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NAND bank number
 654:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 655:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 656:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  
 657:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {  
 1016              		.loc 1 657 0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 8
 1019              		@ frame_needed = 1, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 1021 0000 80B4     		push	{r7}
 1022              	.LCFI66:
 1023              		.cfi_def_cfa_offset 4
 1024              		.cfi_offset 7, -4
 1025 0002 83B0     		sub	sp, sp, #12
 1026              	.LCFI67:
 1027              		.cfi_def_cfa_offset 16
 1028 0004 00AF     		add	r7, sp, #0
 1029              	.LCFI68:
 1030              		.cfi_def_cfa_register 7
 1031 0006 7860     		str	r0, [r7, #4]
 1032 0008 3960     		str	r1, [r7]
 658:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 659:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 660:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 661:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 662:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable ECC feature */
 663:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->PCR &= ~FMC_PCR_ECCEN;
 1033              		.loc 1 663 0
 1034 000a 7B68     		ldr	r3, [r7, #4]
 1035 000c 1B68     		ldr	r3, [r3]
 1036 000e 23F04002 		bic	r2, r3, #64
ARM GAS  /tmp/ccVwWRxM.s 			page 31


 1037 0012 7B68     		ldr	r3, [r7, #4]
 1038 0014 1A60     		str	r2, [r3]
 664:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 665:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1039              		.loc 1 665 0
 1040 0016 0023     		movs	r3, #0
 666:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1041              		.loc 1 666 0
 1042 0018 1846     		mov	r0, r3
 1043 001a 0C37     		adds	r7, r7, #12
 1044              	.LCFI69:
 1045              		.cfi_def_cfa_offset 4
 1046 001c BD46     		mov	sp, r7
 1047              	.LCFI70:
 1048              		.cfi_def_cfa_register 13
 1049              		@ sp needed
 1050 001e 5DF8047B 		ldr	r7, [sp], #4
 1051              	.LCFI71:
 1052              		.cfi_restore 7
 1053              		.cfi_def_cfa_offset 0
 1054 0022 7047     		bx	lr
 1055              		.cfi_endproc
 1056              	.LFE146:
 1058              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 1059              		.align	2
 1060              		.global	FMC_NAND_GetECC
 1061              		.thumb
 1062              		.thumb_func
 1064              	FMC_NAND_GetECC:
 1065              	.LFB147:
 667:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 668:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 669:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 670:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to NAND device instance
 671:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  ECCval: Pointer to ECC value
 672:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: NAND bank number
 673:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout: Timeout wait value  
 674:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 675:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 676:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 677:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1066              		.loc 1 677 0
 1067              		.cfi_startproc
 1068              		@ args = 0, pretend = 0, frame = 24
 1069              		@ frame_needed = 1, uses_anonymous_args = 0
 1070 0000 80B5     		push	{r7, lr}
 1071              	.LCFI72:
 1072              		.cfi_def_cfa_offset 8
 1073              		.cfi_offset 7, -8
 1074              		.cfi_offset 14, -4
 1075 0002 86B0     		sub	sp, sp, #24
 1076              	.LCFI73:
 1077              		.cfi_def_cfa_offset 32
 1078 0004 00AF     		add	r7, sp, #0
 1079              	.LCFI74:
 1080              		.cfi_def_cfa_register 7
 1081 0006 F860     		str	r0, [r7, #12]
ARM GAS  /tmp/ccVwWRxM.s 			page 32


 1082 0008 B960     		str	r1, [r7, #8]
 1083 000a 7A60     		str	r2, [r7, #4]
 1084 000c 3B60     		str	r3, [r7]
 678:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tickstart = 0;
 1085              		.loc 1 678 0
 1086 000e 0023     		movs	r3, #0
 1087 0010 7B61     		str	r3, [r7, #20]
 679:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 680:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */ 
 681:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 682:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 683:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 684:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get tick */ 
 685:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 1088              		.loc 1 685 0
 1089 0012 FFF7FEFF 		bl	HAL_GetTick
 1090 0016 7861     		str	r0, [r7, #20]
 686:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 687:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 688:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 1091              		.loc 1 688 0
 1092 0018 10E0     		b	.L40
 1093              	.L43:
 689:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 690:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check for the Timeout */
 691:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 1094              		.loc 1 691 0
 1095 001a 3B68     		ldr	r3, [r7]
 1096 001c B3F1FF3F 		cmp	r3, #-1
 1097 0020 0CD0     		beq	.L40
 692:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     {
 693:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 1098              		.loc 1 693 0
 1099 0022 3B68     		ldr	r3, [r7]
 1100 0024 002B     		cmp	r3, #0
 1101 0026 07D0     		beq	.L41
 1102              		.loc 1 693 0 is_stmt 0 discriminator 1
 1103 0028 FFF7FEFF 		bl	HAL_GetTick
 1104 002c 0246     		mov	r2, r0
 1105 002e 7B69     		ldr	r3, [r7, #20]
 1106 0030 D21A     		subs	r2, r2, r3
 1107 0032 3B68     		ldr	r3, [r7]
 1108 0034 9A42     		cmp	r2, r3
 1109 0036 01D9     		bls	.L40
 1110              	.L41:
 694:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       {
 695:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 1111              		.loc 1 695 0 is_stmt 1
 1112 0038 0323     		movs	r3, #3
 1113 003a 0AE0     		b	.L42
 1114              	.L40:
 688:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 1115              		.loc 1 688 0
 1116 003c FB68     		ldr	r3, [r7, #12]
 1117 003e 5B68     		ldr	r3, [r3, #4]
 1118 0040 03F04003 		and	r3, r3, #64
 1119 0044 002B     		cmp	r3, #0
ARM GAS  /tmp/ccVwWRxM.s 			page 33


 1120 0046 E8D0     		beq	.L43
 696:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
 697:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     }  
 698:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 699:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****  
 700:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the ECCR register value */
 701:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 1121              		.loc 1 701 0
 1122 0048 FB68     		ldr	r3, [r7, #12]
 1123 004a 5A69     		ldr	r2, [r3, #20]
 1124 004c BB68     		ldr	r3, [r7, #8]
 1125 004e 1A60     		str	r2, [r3]
 702:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 703:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1126              		.loc 1 703 0
 1127 0050 0023     		movs	r3, #0
 1128              	.L42:
 704:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1129              		.loc 1 704 0
 1130 0052 1846     		mov	r0, r3
 1131 0054 1837     		adds	r7, r7, #24
 1132              	.LCFI75:
 1133              		.cfi_def_cfa_offset 8
 1134 0056 BD46     		mov	sp, r7
 1135              	.LCFI76:
 1136              		.cfi_def_cfa_register 13
 1137              		@ sp needed
 1138 0058 80BD     		pop	{r7, pc}
 1139              		.cfi_endproc
 1140              	.LFE147:
 1142 005a 00BF     		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 1143              		.align	2
 1144              		.global	FMC_SDRAM_Init
 1145              		.thumb
 1146              		.thumb_func
 1148              	FMC_SDRAM_Init:
 1149              	.LFB148:
 705:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 706:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 707:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 708:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 709:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 710:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 711:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 712:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 713:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 714:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @defgroup FMC_LL_SDRAM
 715:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief    SDRAM Controller functions 
 716:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 717:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   @verbatim 
 718:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 719:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
 720:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 721:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..] 
 722:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
 723:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     to run the SDRAM external devices.
 724:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
ARM GAS  /tmp/ccVwWRxM.s 			page 34


 725:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit() 
 726:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
 727:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
 728:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
 729:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()   
 730:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()      
 731:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****        
 732:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 733:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 734:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 735:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****          
 736:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
 737:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions 
 738:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 739:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim    
 740:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 741:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 742:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 743:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]  
 744:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This section provides functions allowing to:
 745:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
 746:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface 
 747:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 748:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         
 749:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 750:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 751:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 752:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 753:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 754:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
 755:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
 756:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance
 757:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Init: Pointer to SDRAM Initialization structure   
 758:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 759:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 760:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
 761:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1150              		.loc 1 761 0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 16
 1153              		@ frame_needed = 1, uses_anonymous_args = 0
 1154              		@ link register save eliminated.
 1155 0000 80B4     		push	{r7}
 1156              	.LCFI77:
 1157              		.cfi_def_cfa_offset 4
 1158              		.cfi_offset 7, -4
 1159 0002 85B0     		sub	sp, sp, #20
 1160              	.LCFI78:
 1161              		.cfi_def_cfa_offset 24
 1162 0004 00AF     		add	r7, sp, #0
 1163              	.LCFI79:
 1164              		.cfi_def_cfa_register 7
 1165 0006 7860     		str	r0, [r7, #4]
 1166 0008 3960     		str	r1, [r7]
 762:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 1167              		.loc 1 762 0
 1168 000a 0023     		movs	r3, #0
ARM GAS  /tmp/ccVwWRxM.s 			page 35


 1169 000c FB60     		str	r3, [r7, #12]
 763:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 1170              		.loc 1 763 0
 1171 000e 0023     		movs	r3, #0
 1172 0010 BB60     		str	r3, [r7, #8]
 764:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 765:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 766:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 767:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
 768:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
 769:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
 770:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
 771:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
 772:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
 773:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
 774:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
 775:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
 776:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   
 777:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 778:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
 779:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Init->SDBank != FMC_SDRAM_BANK2) 
 1173              		.loc 1 779 0
 1174 0012 3B68     		ldr	r3, [r7]
 1175 0014 1B68     		ldr	r3, [r3]
 1176 0016 012B     		cmp	r3, #1
 1177 0018 27D0     		beq	.L45
 780:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 781:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 1178              		.loc 1 781 0
 1179 001a 7B68     		ldr	r3, [r7, #4]
 1180 001c 1B68     		ldr	r3, [r3]
 1181 001e FB60     		str	r3, [r7, #12]
 782:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 783:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 784:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1182              		.loc 1 784 0
 1183 0020 FA68     		ldr	r2, [r7, #12]
 1184 0022 2F4B     		ldr	r3, .L48
 1185 0024 1340     		ands	r3, r3, r2
 1186 0026 FB60     		str	r3, [r7, #12]
 785:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 786:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 787:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 788:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 1187              		.loc 1 788 0
 1188 0028 3B68     		ldr	r3, [r7]
 1189 002a 5A68     		ldr	r2, [r3, #4]
 789:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1190              		.loc 1 789 0
 1191 002c 3B68     		ldr	r3, [r7]
 1192 002e 9B68     		ldr	r3, [r3, #8]
 788:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1193              		.loc 1 788 0
 1194 0030 1A43     		orrs	r2, r2, r3
 790:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 1195              		.loc 1 790 0
 1196 0032 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 36


 1197 0034 DB68     		ldr	r3, [r3, #12]
 789:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1198              		.loc 1 789 0
 1199 0036 1A43     		orrs	r2, r2, r3
 791:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 1200              		.loc 1 791 0
 1201 0038 3B68     		ldr	r3, [r7]
 1202 003a 1B69     		ldr	r3, [r3, #16]
 790:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->MemoryDataWidth    |\
 1203              		.loc 1 790 0
 1204 003c 1A43     		orrs	r2, r2, r3
 792:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 1205              		.loc 1 792 0
 1206 003e 3B68     		ldr	r3, [r7]
 1207 0040 5B69     		ldr	r3, [r3, #20]
 791:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->InternalBankNumber |\
 1208              		.loc 1 791 0
 1209 0042 1A43     		orrs	r2, r2, r3
 793:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 1210              		.loc 1 793 0
 1211 0044 3B68     		ldr	r3, [r7]
 1212 0046 9B69     		ldr	r3, [r3, #24]
 792:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->CASLatency         |\
 1213              		.loc 1 792 0
 1214 0048 1A43     		orrs	r2, r2, r3
 794:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 1215              		.loc 1 794 0
 1216 004a 3B68     		ldr	r3, [r7]
 1217 004c DB69     		ldr	r3, [r3, #28]
 793:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->WriteProtection    |\
 1218              		.loc 1 793 0
 1219 004e 1A43     		orrs	r2, r2, r3
 795:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1220              		.loc 1 795 0
 1221 0050 3B68     		ldr	r3, [r7]
 1222 0052 1B6A     		ldr	r3, [r3, #32]
 794:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->SDClockPeriod      |\
 1223              		.loc 1 794 0
 1224 0054 1A43     		orrs	r2, r2, r3
 796:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay
 1225              		.loc 1 796 0
 1226 0056 3B68     		ldr	r3, [r7]
 1227 0058 5B6A     		ldr	r3, [r3, #36]
 788:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->RowBitsNumber      |\
 1228              		.loc 1 788 0
 1229 005a 1343     		orrs	r3, r3, r2
 1230 005c FA68     		ldr	r2, [r7, #12]
 1231 005e 1343     		orrs	r3, r3, r2
 1232 0060 FB60     		str	r3, [r7, #12]
 797:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         );                                      
 798:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 1233              		.loc 1 798 0
 1234 0062 7B68     		ldr	r3, [r7, #4]
 1235 0064 FA68     		ldr	r2, [r7, #12]
 1236 0066 1A60     		str	r2, [r3]
 1237 0068 32E0     		b	.L46
 1238              	.L45:
ARM GAS  /tmp/ccVwWRxM.s 			page 37


 799:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 800:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */                      
 801:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 802:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 1239              		.loc 1 802 0
 1240 006a 7B68     		ldr	r3, [r7, #4]
 1241 006c 1B68     		ldr	r3, [r3]
 1242 006e FB60     		str	r3, [r7, #12]
 803:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 804:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear SDCLK, RBURST, and RPIPE bits */
 805:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 1243              		.loc 1 805 0
 1244 0070 FB68     		ldr	r3, [r7, #12]
 1245 0072 23F4F843 		bic	r3, r3, #31744
 1246 0076 FB60     		str	r3, [r7, #12]
 806:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 807:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 1247              		.loc 1 807 0
 1248 0078 3B68     		ldr	r3, [r7]
 1249 007a DA69     		ldr	r2, [r3, #28]
 808:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1250              		.loc 1 808 0
 1251 007c 3B68     		ldr	r3, [r7]
 1252 007e 1B6A     		ldr	r3, [r3, #32]
 807:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1253              		.loc 1 807 0
 1254 0080 1A43     		orrs	r2, r2, r3
 809:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadPipeDelay);
 1255              		.loc 1 809 0
 1256 0082 3B68     		ldr	r3, [r7]
 1257 0084 5B6A     		ldr	r3, [r3, #36]
 807:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1258              		.loc 1 807 0
 1259 0086 1343     		orrs	r3, r3, r2
 1260 0088 FA68     		ldr	r2, [r7, #12]
 1261 008a 1343     		orrs	r3, r3, r2
 1262 008c FB60     		str	r3, [r7, #12]
 810:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 811:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 1263              		.loc 1 811 0
 1264 008e 7B68     		ldr	r3, [r7, #4]
 1265 0090 5B68     		ldr	r3, [r3, #4]
 1266 0092 BB60     		str	r3, [r7, #8]
 812:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 813:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
 814:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1267              		.loc 1 814 0
 1268 0094 BA68     		ldr	r2, [r7, #8]
 1269 0096 124B     		ldr	r3, .L48
 1270 0098 1340     		ands	r3, r3, r2
 1271 009a BB60     		str	r3, [r7, #8]
 815:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
 816:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 817:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 818:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 1272              		.loc 1 818 0
 1273 009c 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 38


 1274 009e 5A68     		ldr	r2, [r3, #4]
 819:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1275              		.loc 1 819 0
 1276 00a0 3B68     		ldr	r3, [r7]
 1277 00a2 9B68     		ldr	r3, [r3, #8]
 818:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1278              		.loc 1 818 0
 1279 00a4 1A43     		orrs	r2, r2, r3
 820:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 1280              		.loc 1 820 0
 1281 00a6 3B68     		ldr	r3, [r7]
 1282 00a8 DB68     		ldr	r3, [r3, #12]
 819:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1283              		.loc 1 819 0
 1284 00aa 1A43     		orrs	r2, r2, r3
 821:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 1285              		.loc 1 821 0
 1286 00ac 3B68     		ldr	r3, [r7]
 1287 00ae 1B69     		ldr	r3, [r3, #16]
 820:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->MemoryDataWidth     |\
 1288              		.loc 1 820 0
 1289 00b0 1A43     		orrs	r2, r2, r3
 822:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->CASLatency          |\
 1290              		.loc 1 822 0
 1291 00b2 3B68     		ldr	r3, [r7]
 1292 00b4 5B69     		ldr	r3, [r3, #20]
 821:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->InternalBankNumber  |\
 1293              		.loc 1 821 0
 1294 00b6 1A43     		orrs	r2, r2, r3
 823:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->WriteProtection);
 1295              		.loc 1 823 0
 1296 00b8 3B68     		ldr	r3, [r7]
 1297 00ba 9B69     		ldr	r3, [r3, #24]
 818:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        Init->RowBitsNumber       |\
 1298              		.loc 1 818 0
 1299 00bc 1343     		orrs	r3, r3, r2
 1300 00be BA68     		ldr	r2, [r7, #8]
 1301 00c0 1343     		orrs	r3, r3, r2
 1302 00c2 BB60     		str	r3, [r7, #8]
 824:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 825:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 1303              		.loc 1 825 0
 1304 00c4 7B68     		ldr	r3, [r7, #4]
 1305 00c6 FA68     		ldr	r2, [r7, #12]
 1306 00c8 1A60     		str	r2, [r3]
 826:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 1307              		.loc 1 826 0
 1308 00ca 7B68     		ldr	r3, [r7, #4]
 1309 00cc BA68     		ldr	r2, [r7, #8]
 1310 00ce 5A60     		str	r2, [r3, #4]
 1311              	.L46:
 827:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 828:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 829:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1312              		.loc 1 829 0
 1313 00d0 0023     		movs	r3, #0
 830:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
ARM GAS  /tmp/ccVwWRxM.s 			page 39


 1314              		.loc 1 830 0
 1315 00d2 1846     		mov	r0, r3
 1316 00d4 1437     		adds	r7, r7, #20
 1317              	.LCFI80:
 1318              		.cfi_def_cfa_offset 4
 1319 00d6 BD46     		mov	sp, r7
 1320              	.LCFI81:
 1321              		.cfi_def_cfa_register 13
 1322              		@ sp needed
 1323 00d8 5DF8047B 		ldr	r7, [sp], #4
 1324              	.LCFI82:
 1325              		.cfi_restore 7
 1326              		.cfi_def_cfa_offset 0
 1327 00dc 7047     		bx	lr
 1328              	.L49:
 1329 00de 00BF     		.align	2
 1330              	.L48:
 1331 00e0 0080FFFF 		.word	-32768
 1332              		.cfi_endproc
 1333              	.LFE148:
 1335              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 1336              		.align	2
 1337              		.global	FMC_SDRAM_Timing_Init
 1338              		.thumb
 1339              		.thumb_func
 1341              	FMC_SDRAM_Timing_Init:
 1342              	.LFB149:
 831:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 832:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 833:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 834:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
 835:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
 836:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance
 837:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing: Pointer to SDRAM Timing structure
 838:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: SDRAM bank number   
 839:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 840:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 841:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing,
 842:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1343              		.loc 1 842 0
 1344              		.cfi_startproc
 1345              		@ args = 0, pretend = 0, frame = 24
 1346              		@ frame_needed = 1, uses_anonymous_args = 0
 1347              		@ link register save eliminated.
 1348 0000 80B4     		push	{r7}
 1349              	.LCFI83:
 1350              		.cfi_def_cfa_offset 4
 1351              		.cfi_offset 7, -4
 1352 0002 87B0     		sub	sp, sp, #28
 1353              	.LCFI84:
 1354              		.cfi_def_cfa_offset 32
 1355 0004 00AF     		add	r7, sp, #0
 1356              	.LCFI85:
 1357              		.cfi_def_cfa_register 7
 1358 0006 F860     		str	r0, [r7, #12]
 1359 0008 B960     		str	r1, [r7, #8]
 1360 000a 7A60     		str	r2, [r7, #4]
ARM GAS  /tmp/ccVwWRxM.s 			page 40


 843:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr1 = 0;
 1361              		.loc 1 843 0
 1362 000c 0023     		movs	r3, #0
 1363 000e 7B61     		str	r3, [r7, #20]
 844:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpr2 = 0;
 1364              		.loc 1 844 0
 1365 0010 0023     		movs	r3, #0
 1366 0012 3B61     		str	r3, [r7, #16]
 845:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 846:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 847:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 848:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
 849:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
 850:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
 851:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
 852:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
 853:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
 854:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
 855:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 856:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 857:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */ 
 858:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if (Bank != FMC_SDRAM_BANK2) 
 1367              		.loc 1 858 0
 1368 0014 7B68     		ldr	r3, [r7, #4]
 1369 0016 012B     		cmp	r3, #1
 1370 0018 2ED0     		beq	.L51
 859:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 860:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 1371              		.loc 1 860 0
 1372 001a FB68     		ldr	r3, [r7, #12]
 1373 001c 9B68     		ldr	r3, [r3, #8]
 1374 001e 7B61     		str	r3, [r7, #20]
 861:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 862:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 863:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 1375              		.loc 1 863 0
 1376 0020 7B69     		ldr	r3, [r7, #20]
 1377 0022 03F07043 		and	r3, r3, #-268435456
 1378 0026 7B61     		str	r3, [r7, #20]
 864:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 865:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 866:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 867:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 1379              		.loc 1 867 0
 1380 0028 BB68     		ldr	r3, [r7, #8]
 1381 002a 1B68     		ldr	r3, [r3]
 1382 002c 5A1E     		subs	r2, r3, #1
 868:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1383              		.loc 1 868 0
 1384 002e BB68     		ldr	r3, [r7, #8]
 1385 0030 5B68     		ldr	r3, [r3, #4]
 1386 0032 013B     		subs	r3, r3, #1
 1387 0034 1B01     		lsls	r3, r3, #4
 867:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1388              		.loc 1 867 0
 1389 0036 1A43     		orrs	r2, r2, r3
 869:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
ARM GAS  /tmp/ccVwWRxM.s 			page 41


 1390              		.loc 1 869 0
 1391 0038 BB68     		ldr	r3, [r7, #8]
 1392 003a 9B68     		ldr	r3, [r3, #8]
 1393 003c 013B     		subs	r3, r3, #1
 1394 003e 1B02     		lsls	r3, r3, #8
 868:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1395              		.loc 1 868 0
 1396 0040 1A43     		orrs	r2, r2, r3
 870:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 1397              		.loc 1 870 0
 1398 0042 BB68     		ldr	r3, [r7, #8]
 1399 0044 DB68     		ldr	r3, [r3, #12]
 1400 0046 013B     		subs	r3, r3, #1
 1401 0048 1B03     		lsls	r3, r3, #12
 869:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)      |\
 1402              		.loc 1 869 0
 1403 004a 1A43     		orrs	r2, r2, r3
 871:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 1404              		.loc 1 871 0
 1405 004c BB68     		ldr	r3, [r7, #8]
 1406 004e 1B69     		ldr	r3, [r3, #16]
 1407 0050 013B     		subs	r3, r3, #1
 1408 0052 1B04     		lsls	r3, r3, #16
 870:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1) << 12)       |\
 1409              		.loc 1 870 0
 1410 0054 1A43     		orrs	r2, r2, r3
 872:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RPDelay)-1) << 20)             |\
 1411              		.loc 1 872 0
 1412 0056 BB68     		ldr	r3, [r7, #8]
 1413 0058 5B69     		ldr	r3, [r3, #20]
 1414 005a 013B     		subs	r3, r3, #1
 1415 005c 1B05     		lsls	r3, r3, #20
 871:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)    |\
 1416              		.loc 1 871 0
 1417 005e 1A43     		orrs	r2, r2, r3
 873:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));
 1418              		.loc 1 873 0
 1419 0060 BB68     		ldr	r3, [r7, #8]
 1420 0062 9B69     		ldr	r3, [r3, #24]
 1421 0064 013B     		subs	r3, r3, #1
 1422 0066 1B06     		lsls	r3, r3, #24
 867:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 1423              		.loc 1 867 0
 1424 0068 1343     		orrs	r3, r3, r2
 1425 006a 7A69     		ldr	r2, [r7, #20]
 1426 006c 1343     		orrs	r3, r3, r2
 1427 006e 7B61     		str	r3, [r7, #20]
 874:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 1428              		.loc 1 874 0
 1429 0070 FB68     		ldr	r3, [r7, #12]
 1430 0072 7A69     		ldr	r2, [r7, #20]
 1431 0074 9A60     		str	r2, [r3, #8]
 1432 0076 39E0     		b	.L52
 1433              	.L51:
 875:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 876:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */
 877:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
ARM GAS  /tmp/ccVwWRxM.s 			page 42


 878:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 1434              		.loc 1 878 0
 1435 0078 FB68     		ldr	r3, [r7, #12]
 1436 007a 9B68     		ldr	r3, [r3, #8]
 1437 007c 7B61     		str	r3, [r7, #20]
 879:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 880:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TRC and TRP bits */
 881:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 1438              		.loc 1 881 0
 1439 007e 7A69     		ldr	r2, [r7, #20]
 1440 0080 1E4B     		ldr	r3, .L54
 1441 0082 1340     		ands	r3, r3, r2
 1442 0084 7B61     		str	r3, [r7, #20]
 882:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 883:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 1443              		.loc 1 883 0
 1444 0086 BB68     		ldr	r3, [r7, #8]
 1445 0088 DB68     		ldr	r3, [r3, #12]
 1446 008a 013B     		subs	r3, r3, #1
 1447 008c 1A03     		lsls	r2, r3, #12
 884:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1448              		.loc 1 884 0
 1449 008e BB68     		ldr	r3, [r7, #8]
 1450 0090 5B69     		ldr	r3, [r3, #20]
 1451 0092 013B     		subs	r3, r3, #1
 1452 0094 1B05     		lsls	r3, r3, #20
 883:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                         (((Timing->RPDelay)-1) << 20)); 
 1453              		.loc 1 883 0
 1454 0096 1343     		orrs	r3, r3, r2
 1455 0098 7A69     		ldr	r2, [r7, #20]
 1456 009a 1343     		orrs	r3, r3, r2
 1457 009c 7B61     		str	r3, [r7, #20]
 885:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 886:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 1458              		.loc 1 886 0
 1459 009e FB68     		ldr	r3, [r7, #12]
 1460 00a0 DB68     		ldr	r3, [r3, #12]
 1461 00a2 3B61     		str	r3, [r7, #16]
 887:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 888:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
 889:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 1462              		.loc 1 889 0
 1463 00a4 3B69     		ldr	r3, [r7, #16]
 1464 00a6 03F07043 		and	r3, r3, #-268435456
 1465 00aa 3B61     		str	r3, [r7, #16]
 890:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
 891:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
 892:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
 893:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 1466              		.loc 1 893 0
 1467 00ac BB68     		ldr	r3, [r7, #8]
 1468 00ae 1B68     		ldr	r3, [r3]
 1469 00b0 5A1E     		subs	r2, r3, #1
 894:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1470              		.loc 1 894 0
 1471 00b2 BB68     		ldr	r3, [r7, #8]
 1472 00b4 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccVwWRxM.s 			page 43


 1473 00b6 013B     		subs	r3, r3, #1
 1474 00b8 1B01     		lsls	r3, r3, #4
 893:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1475              		.loc 1 893 0
 1476 00ba 1A43     		orrs	r2, r2, r3
 895:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1477              		.loc 1 895 0
 1478 00bc BB68     		ldr	r3, [r7, #8]
 1479 00be 9B68     		ldr	r3, [r3, #8]
 1480 00c0 013B     		subs	r3, r3, #1
 1481 00c2 1B02     		lsls	r3, r3, #8
 894:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1482              		.loc 1 894 0
 1483 00c4 1A43     		orrs	r2, r2, r3
 896:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1) <<16)     |\
 1484              		.loc 1 896 0
 1485 00c6 BB68     		ldr	r3, [r7, #8]
 1486 00c8 1B69     		ldr	r3, [r3, #16]
 1487 00ca 013B     		subs	r3, r3, #1
 1488 00cc 1B04     		lsls	r3, r3, #16
 895:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1) << 8)       |\
 1489              		.loc 1 895 0
 1490 00ce 1A43     		orrs	r2, r2, r3
 897:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1) << 24));   
 1491              		.loc 1 897 0
 1492 00d0 BB68     		ldr	r3, [r7, #8]
 1493 00d2 9B69     		ldr	r3, [r3, #24]
 1494 00d4 013B     		subs	r3, r3, #1
 1495 00d6 1B06     		lsls	r3, r3, #24
 893:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 1496              		.loc 1 893 0
 1497 00d8 1343     		orrs	r3, r3, r2
 1498 00da 3A69     		ldr	r2, [r7, #16]
 1499 00dc 1343     		orrs	r3, r3, r2
 1500 00de 3B61     		str	r3, [r7, #16]
 898:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 899:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 1501              		.loc 1 899 0
 1502 00e0 FB68     		ldr	r3, [r7, #12]
 1503 00e2 7A69     		ldr	r2, [r7, #20]
 1504 00e4 9A60     		str	r2, [r3, #8]
 900:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 1505              		.loc 1 900 0
 1506 00e6 FB68     		ldr	r3, [r7, #12]
 1507 00e8 3A69     		ldr	r2, [r7, #16]
 1508 00ea DA60     		str	r2, [r3, #12]
 1509              	.L52:
 901:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
 902:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 903:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1510              		.loc 1 903 0
 1511 00ec 0023     		movs	r3, #0
 904:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1512              		.loc 1 904 0
 1513 00ee 1846     		mov	r0, r3
 1514 00f0 1C37     		adds	r7, r7, #28
 1515              	.LCFI86:
ARM GAS  /tmp/ccVwWRxM.s 			page 44


 1516              		.cfi_def_cfa_offset 4
 1517 00f2 BD46     		mov	sp, r7
 1518              	.LCFI87:
 1519              		.cfi_def_cfa_register 13
 1520              		@ sp needed
 1521 00f4 5DF8047B 		ldr	r7, [sp], #4
 1522              	.LCFI88:
 1523              		.cfi_restore 7
 1524              		.cfi_def_cfa_offset 0
 1525 00f8 7047     		bx	lr
 1526              	.L55:
 1527 00fa 00BF     		.align	2
 1528              	.L54:
 1529 00fc FF0F0FFF 		.word	-15790081
 1530              		.cfi_endproc
 1531              	.LFE149:
 1533              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 1534              		.align	2
 1535              		.global	FMC_SDRAM_DeInit
 1536              		.thumb
 1537              		.thumb_func
 1539              	FMC_SDRAM_DeInit:
 1540              	.LFB150:
 905:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 906:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 907:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral 
 908:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance
 909:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 910:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 911:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 912:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1541              		.loc 1 912 0
 1542              		.cfi_startproc
 1543              		@ args = 0, pretend = 0, frame = 8
 1544              		@ frame_needed = 1, uses_anonymous_args = 0
 1545              		@ link register save eliminated.
 1546 0000 80B4     		push	{r7}
 1547              	.LCFI89:
 1548              		.cfi_def_cfa_offset 4
 1549              		.cfi_offset 7, -4
 1550 0002 83B0     		sub	sp, sp, #12
 1551              	.LCFI90:
 1552              		.cfi_def_cfa_offset 16
 1553 0004 00AF     		add	r7, sp, #0
 1554              	.LCFI91:
 1555              		.cfi_def_cfa_register 7
 1556 0006 7860     		str	r0, [r7, #4]
 1557 0008 3960     		str	r1, [r7]
 913:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 914:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 915:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 916:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 917:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
 918:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0;
 1558              		.loc 1 918 0
 1559 000a 7B68     		ldr	r3, [r7, #4]
 1560 000c 3A68     		ldr	r2, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 45


 1561 000e 4FF43471 		mov	r1, #720
 1562 0012 43F82210 		str	r1, [r3, r2, lsl #2]
 919:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFF;    
 1563              		.loc 1 919 0
 1564 0016 7B68     		ldr	r3, [r7, #4]
 1565 0018 3A68     		ldr	r2, [r7]
 1566 001a 0232     		adds	r2, r2, #2
 1567 001c 6FF07041 		mvn	r1, #-268435456
 1568 0020 43F82210 		str	r1, [r3, r2, lsl #2]
 920:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000;
 1569              		.loc 1 920 0
 1570 0024 7B68     		ldr	r3, [r7, #4]
 1571 0026 0022     		movs	r2, #0
 1572 0028 1A61     		str	r2, [r3, #16]
 921:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000;
 1573              		.loc 1 921 0
 1574 002a 7B68     		ldr	r3, [r7, #4]
 1575 002c 0022     		movs	r2, #0
 1576 002e 5A61     		str	r2, [r3, #20]
 922:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDSR       = 0x00000000;
 1577              		.loc 1 922 0
 1578 0030 7B68     		ldr	r3, [r7, #4]
 1579 0032 0022     		movs	r2, #0
 1580 0034 9A61     		str	r2, [r3, #24]
 923:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 924:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1581              		.loc 1 924 0
 1582 0036 0023     		movs	r3, #0
 925:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1583              		.loc 1 925 0
 1584 0038 1846     		mov	r0, r3
 1585 003a 0C37     		adds	r7, r7, #12
 1586              	.LCFI92:
 1587              		.cfi_def_cfa_offset 4
 1588 003c BD46     		mov	sp, r7
 1589              	.LCFI93:
 1590              		.cfi_def_cfa_register 13
 1591              		@ sp needed
 1592 003e 5DF8047B 		ldr	r7, [sp], #4
 1593              	.LCFI94:
 1594              		.cfi_restore 7
 1595              		.cfi_def_cfa_offset 0
 1596 0042 7047     		bx	lr
 1597              		.cfi_endproc
 1598              	.LFE150:
 1600              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 1601              		.align	2
 1602              		.global	FMC_SDRAM_WriteProtection_Enable
 1603              		.thumb
 1604              		.thumb_func
 1606              	FMC_SDRAM_WriteProtection_Enable:
 1607              	.LFB151:
 926:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 927:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 928:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @}
 929:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 930:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
ARM GAS  /tmp/ccVwWRxM.s 			page 46


 931:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
 932:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *  @brief   management functions 
 933:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *
 934:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @verbatim   
 935:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================
 936:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
 937:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   ==============================================================================  
 938:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   [..]
 939:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 940:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     the FMC SDRAM interface.
 941:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 942:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** @endverbatim
 943:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @{
 944:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 945:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 946:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 947:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
 948:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance
 949:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: SDRAM bank number 
 950:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 951:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 952:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 953:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** { 
 1608              		.loc 1 953 0
 1609              		.cfi_startproc
 1610              		@ args = 0, pretend = 0, frame = 8
 1611              		@ frame_needed = 1, uses_anonymous_args = 0
 1612              		@ link register save eliminated.
 1613 0000 80B4     		push	{r7}
 1614              	.LCFI95:
 1615              		.cfi_def_cfa_offset 4
 1616              		.cfi_offset 7, -4
 1617 0002 83B0     		sub	sp, sp, #12
 1618              	.LCFI96:
 1619              		.cfi_def_cfa_offset 16
 1620 0004 00AF     		add	r7, sp, #0
 1621              	.LCFI97:
 1622              		.cfi_def_cfa_register 7
 1623 0006 7860     		str	r0, [r7, #4]
 1624 0008 3960     		str	r1, [r7]
 954:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 955:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 956:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 957:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 958:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Enable write protection */
 959:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1625              		.loc 1 959 0
 1626 000a 7B68     		ldr	r3, [r7, #4]
 1627 000c 3A68     		ldr	r2, [r7]
 1628 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1629 0012 43F40071 		orr	r1, r3, #512
 1630 0016 7B68     		ldr	r3, [r7, #4]
 1631 0018 3A68     		ldr	r2, [r7]
 1632 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 960:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 961:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1633              		.loc 1 961 0
ARM GAS  /tmp/ccVwWRxM.s 			page 47


 1634 001e 0023     		movs	r3, #0
 962:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1635              		.loc 1 962 0
 1636 0020 1846     		mov	r0, r3
 1637 0022 0C37     		adds	r7, r7, #12
 1638              	.LCFI98:
 1639              		.cfi_def_cfa_offset 4
 1640 0024 BD46     		mov	sp, r7
 1641              	.LCFI99:
 1642              		.cfi_def_cfa_register 13
 1643              		@ sp needed
 1644 0026 5DF8047B 		ldr	r7, [sp], #4
 1645              	.LCFI100:
 1646              		.cfi_restore 7
 1647              		.cfi_def_cfa_offset 0
 1648 002a 7047     		bx	lr
 1649              		.cfi_endproc
 1650              	.LFE151:
 1652              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 1653              		.align	2
 1654              		.global	FMC_SDRAM_WriteProtection_Disable
 1655              		.thumb
 1656              		.thumb_func
 1658              	FMC_SDRAM_WriteProtection_Disable:
 1659              	.LFB152:
 963:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
 964:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 965:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
 966:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  hsdram: FMC_SDRAM handle
 967:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL status
 968:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
 969:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
 970:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1660              		.loc 1 970 0
 1661              		.cfi_startproc
 1662              		@ args = 0, pretend = 0, frame = 8
 1663              		@ frame_needed = 1, uses_anonymous_args = 0
 1664              		@ link register save eliminated.
 1665 0000 80B4     		push	{r7}
 1666              	.LCFI101:
 1667              		.cfi_def_cfa_offset 4
 1668              		.cfi_offset 7, -4
 1669 0002 83B0     		sub	sp, sp, #12
 1670              	.LCFI102:
 1671              		.cfi_def_cfa_offset 16
 1672 0004 00AF     		add	r7, sp, #0
 1673              	.LCFI103:
 1674              		.cfi_def_cfa_register 7
 1675 0006 7860     		str	r0, [r7, #4]
 1676 0008 3960     		str	r1, [r7]
 971:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 972:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 973:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
 974:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 975:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Disable write protection */
 976:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 1677              		.loc 1 976 0
ARM GAS  /tmp/ccVwWRxM.s 			page 48


 1678 000a 7B68     		ldr	r3, [r7, #4]
 1679 000c 3A68     		ldr	r2, [r7]
 1680 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 1681 0012 23F40071 		bic	r1, r3, #512
 1682 0016 7B68     		ldr	r3, [r7, #4]
 1683 0018 3A68     		ldr	r2, [r7]
 1684 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 977:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 978:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;
 1685              		.loc 1 978 0
 1686 001e 0023     		movs	r3, #0
 979:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1687              		.loc 1 979 0
 1688 0020 1846     		mov	r0, r3
 1689 0022 0C37     		adds	r7, r7, #12
 1690              	.LCFI104:
 1691              		.cfi_def_cfa_offset 4
 1692 0024 BD46     		mov	sp, r7
 1693              	.LCFI105:
 1694              		.cfi_def_cfa_register 13
 1695              		@ sp needed
 1696 0026 5DF8047B 		ldr	r7, [sp], #4
 1697              	.LCFI106:
 1698              		.cfi_restore 7
 1699              		.cfi_def_cfa_offset 0
 1700 002a 7047     		bx	lr
 1701              		.cfi_endproc
 1702              	.LFE152:
 1704              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 1705              		.align	2
 1706              		.global	FMC_SDRAM_SendCommand
 1707              		.thumb
 1708              		.thumb_func
 1710              	FMC_SDRAM_SendCommand:
 1711              	.LFB153:
 980:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 981:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
 982:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
 983:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance
 984:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Command: Pointer to SDRAM command structure   
 985:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timing: Pointer to SDRAM Timing structure
 986:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Timeout: Timeout wait value
 987:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
 988:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */  
 989:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Comman
 990:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1712              		.loc 1 990 0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 24
 1715              		@ frame_needed = 1, uses_anonymous_args = 0
 1716 0000 80B5     		push	{r7, lr}
 1717              	.LCFI107:
 1718              		.cfi_def_cfa_offset 8
 1719              		.cfi_offset 7, -8
 1720              		.cfi_offset 14, -4
 1721 0002 86B0     		sub	sp, sp, #24
 1722              	.LCFI108:
ARM GAS  /tmp/ccVwWRxM.s 			page 49


 1723              		.cfi_def_cfa_offset 32
 1724 0004 00AF     		add	r7, sp, #0
 1725              	.LCFI109:
 1726              		.cfi_def_cfa_register 7
 1727 0006 F860     		str	r0, [r7, #12]
 1728 0008 B960     		str	r1, [r7, #8]
 1729 000a 7A60     		str	r2, [r7, #4]
 991:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   __IO uint32_t tmpr = 0;
 1730              		.loc 1 991 0
 1731 000c 0023     		movs	r3, #0
 1732 000e 3B61     		str	r3, [r7, #16]
 992:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tickstart = 0;
 1733              		.loc 1 992 0
 1734 0010 0023     		movs	r3, #0
 1735 0012 7B61     		str	r3, [r7, #20]
 993:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
 994:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
 995:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
 996:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
 997:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
 998:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
 999:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  
1000:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1001:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set command register */
1002:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tmpr = (uint32_t)((Command->CommandMode)                  |\
 1736              		.loc 1 1002 0
 1737 0014 BB68     		ldr	r3, [r7, #8]
 1738 0016 1A68     		ldr	r2, [r3]
1003:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1739              		.loc 1 1003 0
 1740 0018 BB68     		ldr	r3, [r7, #8]
 1741 001a 5B68     		ldr	r3, [r3, #4]
1002:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1742              		.loc 1 1002 0
 1743 001c 1A43     		orrs	r2, r2, r3
1004:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (((Command->AutoRefreshNumber)-1) << 5) |\
 1744              		.loc 1 1004 0
 1745 001e BB68     		ldr	r3, [r7, #8]
 1746 0020 9B68     		ldr	r3, [r3, #8]
 1747 0022 013B     		subs	r3, r3, #1
 1748 0024 5B01     		lsls	r3, r3, #5
1003:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1749              		.loc 1 1003 0
 1750 0026 1A43     		orrs	r2, r2, r3
1005:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     ((Command->ModeRegisterDefinition) << 9)
 1751              		.loc 1 1005 0
 1752 0028 BB68     		ldr	r3, [r7, #8]
 1753 002a DB68     		ldr	r3, [r3, #12]
 1754 002c 5B02     		lsls	r3, r3, #9
1002:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 1755              		.loc 1 1002 0
 1756 002e 1343     		orrs	r3, r3, r2
 1757 0030 3B61     		str	r3, [r7, #16]
1006:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****                     );
1007:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     
1008:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR = tmpr;
 1758              		.loc 1 1008 0
ARM GAS  /tmp/ccVwWRxM.s 			page 50


 1759 0032 3A69     		ldr	r2, [r7, #16]
 1760 0034 FB68     		ldr	r3, [r7, #12]
 1761 0036 1A61     		str	r2, [r3, #16]
1009:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1010:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get tick */ 
1011:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 1762              		.loc 1 1011 0
 1763 0038 FFF7FEFF 		bl	HAL_GetTick
 1764 003c 7861     		str	r0, [r7, #20]
1012:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1013:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* wait until command is send */
1014:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 1765              		.loc 1 1014 0
 1766 003e 10E0     		b	.L63
 1767              	.L66:
1015:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1016:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     /* Check for the Timeout */
1017:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 1768              		.loc 1 1017 0
 1769 0040 7B68     		ldr	r3, [r7, #4]
 1770 0042 B3F1FF3F 		cmp	r3, #-1
 1771 0046 0CD0     		beq	.L63
1018:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     {
1019:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 1772              		.loc 1 1019 0
 1773 0048 7B68     		ldr	r3, [r7, #4]
 1774 004a 002B     		cmp	r3, #0
 1775 004c 07D0     		beq	.L64
 1776              		.loc 1 1019 0 is_stmt 0 discriminator 1
 1777 004e FFF7FEFF 		bl	HAL_GetTick
 1778 0052 0246     		mov	r2, r0
 1779 0054 7B69     		ldr	r3, [r7, #20]
 1780 0056 D21A     		subs	r2, r2, r3
 1781 0058 7B68     		ldr	r3, [r7, #4]
 1782 005a 9A42     		cmp	r2, r3
 1783 005c 01D9     		bls	.L63
 1784              	.L64:
1020:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       {
1021:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****         return HAL_TIMEOUT;
 1785              		.loc 1 1021 0 is_stmt 1
 1786 005e 0323     		movs	r3, #3
 1787 0060 06E0     		b	.L65
 1788              	.L63:
1014:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
 1789              		.loc 1 1014 0
 1790 0062 FB68     		ldr	r3, [r7, #12]
 1791 0064 9B69     		ldr	r3, [r3, #24]
 1792 0066 03F02003 		and	r3, r3, #32
 1793 006a 002B     		cmp	r3, #0
 1794 006c E8D1     		bne	.L66
1022:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****       }
1023:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     }     
1024:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1025:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1026:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1795              		.loc 1 1026 0
 1796 006e 0023     		movs	r3, #0
ARM GAS  /tmp/ccVwWRxM.s 			page 51


 1797              	.L65:
1027:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1798              		.loc 1 1027 0
 1799 0070 1846     		mov	r0, r3
 1800 0072 1837     		adds	r7, r7, #24
 1801              	.LCFI110:
 1802              		.cfi_def_cfa_offset 8
 1803 0074 BD46     		mov	sp, r7
 1804              	.LCFI111:
 1805              		.cfi_def_cfa_register 13
 1806              		@ sp needed
 1807 0076 80BD     		pop	{r7, pc}
 1808              		.cfi_endproc
 1809              	.LFE153:
 1811              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 1812              		.align	2
 1813              		.global	FMC_SDRAM_ProgramRefreshRate
 1814              		.thumb
 1815              		.thumb_func
 1817              	FMC_SDRAM_ProgramRefreshRate:
 1818              	.LFB154:
1028:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1029:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1030:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1031:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance  
1032:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  RefreshRate: The SDRAM refresh rate value.       
1033:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval HAL state
1034:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1035:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1036:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1819              		.loc 1 1036 0
 1820              		.cfi_startproc
 1821              		@ args = 0, pretend = 0, frame = 8
 1822              		@ frame_needed = 1, uses_anonymous_args = 0
 1823              		@ link register save eliminated.
 1824 0000 80B4     		push	{r7}
 1825              	.LCFI112:
 1826              		.cfi_def_cfa_offset 4
 1827              		.cfi_offset 7, -4
 1828 0002 83B0     		sub	sp, sp, #12
 1829              	.LCFI113:
 1830              		.cfi_def_cfa_offset 16
 1831 0004 00AF     		add	r7, sp, #0
 1832              	.LCFI114:
 1833              		.cfi_def_cfa_register 7
 1834 0006 7860     		str	r0, [r7, #4]
 1835 0008 3960     		str	r1, [r7]
1037:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1038:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1039:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
1040:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1041:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1042:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDRTR |= (RefreshRate<<1);
 1836              		.loc 1 1042 0
 1837 000a 7B68     		ldr	r3, [r7, #4]
 1838 000c 5A69     		ldr	r2, [r3, #20]
 1839 000e 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccVwWRxM.s 			page 52


 1840 0010 5B00     		lsls	r3, r3, #1
 1841 0012 1A43     		orrs	r2, r2, r3
 1842 0014 7B68     		ldr	r3, [r7, #4]
 1843 0016 5A61     		str	r2, [r3, #20]
1043:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1044:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;   
 1844              		.loc 1 1044 0
 1845 0018 0023     		movs	r3, #0
1045:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1846              		.loc 1 1045 0
 1847 001a 1846     		mov	r0, r3
 1848 001c 0C37     		adds	r7, r7, #12
 1849              	.LCFI115:
 1850              		.cfi_def_cfa_offset 4
 1851 001e BD46     		mov	sp, r7
 1852              	.LCFI116:
 1853              		.cfi_def_cfa_register 13
 1854              		@ sp needed
 1855 0020 5DF8047B 		ldr	r7, [sp], #4
 1856              	.LCFI117:
 1857              		.cfi_restore 7
 1858              		.cfi_def_cfa_offset 0
 1859 0024 7047     		bx	lr
 1860              		.cfi_endproc
 1861              	.LFE154:
 1863 0026 00BF     		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 1864              		.align	2
 1865              		.global	FMC_SDRAM_SetAutoRefreshNumber
 1866              		.thumb
 1867              		.thumb_func
 1869              	FMC_SDRAM_SetAutoRefreshNumber:
 1870              	.LFB155:
1046:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1047:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1048:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1049:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance  
1050:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  AutoRefreshNumber: Specifies the auto Refresh number.       
1051:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval None
1052:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1053:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNum
1054:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1871              		.loc 1 1054 0
 1872              		.cfi_startproc
 1873              		@ args = 0, pretend = 0, frame = 8
 1874              		@ frame_needed = 1, uses_anonymous_args = 0
 1875              		@ link register save eliminated.
 1876 0000 80B4     		push	{r7}
 1877              	.LCFI118:
 1878              		.cfi_def_cfa_offset 4
 1879              		.cfi_offset 7, -4
 1880 0002 83B0     		sub	sp, sp, #12
 1881              	.LCFI119:
 1882              		.cfi_def_cfa_offset 16
 1883 0004 00AF     		add	r7, sp, #0
 1884              	.LCFI120:
 1885              		.cfi_def_cfa_register 7
 1886 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/ccVwWRxM.s 			page 53


 1887 0008 3960     		str	r1, [r7]
1055:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1056:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1057:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
1058:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1059:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1060:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   Device->SDCMR |= (AutoRefreshNumber << 5); 
 1888              		.loc 1 1060 0
 1889 000a 7B68     		ldr	r3, [r7, #4]
 1890 000c 1A69     		ldr	r2, [r3, #16]
 1891 000e 3B68     		ldr	r3, [r7]
 1892 0010 5B01     		lsls	r3, r3, #5
 1893 0012 1A43     		orrs	r2, r2, r3
 1894 0014 7B68     		ldr	r3, [r7, #4]
 1895 0016 1A61     		str	r2, [r3, #16]
1061:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1062:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return HAL_OK;  
 1896              		.loc 1 1062 0
 1897 0018 0023     		movs	r3, #0
1063:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
 1898              		.loc 1 1063 0
 1899 001a 1846     		mov	r0, r3
 1900 001c 0C37     		adds	r7, r7, #12
 1901              	.LCFI121:
 1902              		.cfi_def_cfa_offset 4
 1903 001e BD46     		mov	sp, r7
 1904              	.LCFI122:
 1905              		.cfi_def_cfa_register 13
 1906              		@ sp needed
 1907 0020 5DF8047B 		ldr	r7, [sp], #4
 1908              	.LCFI123:
 1909              		.cfi_restore 7
 1910              		.cfi_def_cfa_offset 0
 1911 0024 7047     		bx	lr
 1912              		.cfi_endproc
 1913              	.LFE155:
 1915 0026 00BF     		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 1916              		.align	2
 1917              		.global	FMC_SDRAM_GetModeStatus
 1918              		.thumb
 1919              		.thumb_func
 1921              	FMC_SDRAM_GetModeStatus:
 1922              	.LFB156:
1064:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1065:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** /**
1066:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1067:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Device: Pointer to SDRAM device instance  
1068:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @param  Bank: Defines the FMC SDRAM bank. This parameter can be 
1069:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1070:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1071:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or 
1072:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.           
1073:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   */
1074:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1075:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** {
 1923              		.loc 1 1075 0
 1924              		.cfi_startproc
ARM GAS  /tmp/ccVwWRxM.s 			page 54


 1925              		@ args = 0, pretend = 0, frame = 16
 1926              		@ frame_needed = 1, uses_anonymous_args = 0
 1927              		@ link register save eliminated.
 1928 0000 80B4     		push	{r7}
 1929              	.LCFI124:
 1930              		.cfi_def_cfa_offset 4
 1931              		.cfi_offset 7, -4
 1932 0002 85B0     		sub	sp, sp, #20
 1933              	.LCFI125:
 1934              		.cfi_def_cfa_offset 24
 1935 0004 00AF     		add	r7, sp, #0
 1936              	.LCFI126:
 1937              		.cfi_def_cfa_register 7
 1938 0006 7860     		str	r0, [r7, #4]
 1939 0008 3960     		str	r1, [r7]
1076:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   uint32_t tmpreg = 0;
 1940              		.loc 1 1076 0
 1941 000a 0023     		movs	r3, #0
 1942 000c FB60     		str	r3, [r7, #12]
1077:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1078:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Check the parameters */
1079:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1080:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1081:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** 
1082:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1083:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   if(Bank == FMC_SDRAM_BANK1)
 1943              		.loc 1 1083 0
 1944 000e 3B68     		ldr	r3, [r7]
 1945 0010 002B     		cmp	r3, #0
 1946 0012 05D1     		bne	.L72
1084:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1085:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
 1947              		.loc 1 1085 0
 1948 0014 7B68     		ldr	r3, [r7, #4]
 1949 0016 9B69     		ldr	r3, [r3, #24]
 1950 0018 03F00603 		and	r3, r3, #6
 1951 001c FB60     		str	r3, [r7, #12]
 1952 001e 05E0     		b	.L73
 1953              	.L72:
1086:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1087:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   else
1088:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   {
1089:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2);
 1954              		.loc 1 1089 0
 1955 0020 7B68     		ldr	r3, [r7, #4]
 1956 0022 9B69     		ldr	r3, [r3, #24]
 1957 0024 03F01803 		and	r3, r3, #24
 1958 0028 9B08     		lsrs	r3, r3, #2
 1959 002a FB60     		str	r3, [r7, #12]
 1960              	.L73:
1090:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   }
1091:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   
1092:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   /* Return the mode status */
1093:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c ****   return tmpreg;
 1961              		.loc 1 1093 0
 1962 002c FB68     		ldr	r3, [r7, #12]
1094:../../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_ll_fmc.c **** }
ARM GAS  /tmp/ccVwWRxM.s 			page 55


 1963              		.loc 1 1094 0
 1964 002e 1846     		mov	r0, r3
 1965 0030 1437     		adds	r7, r7, #20
 1966              	.LCFI127:
 1967              		.cfi_def_cfa_offset 4
 1968 0032 BD46     		mov	sp, r7
 1969              	.LCFI128:
 1970              		.cfi_def_cfa_register 13
 1971              		@ sp needed
 1972 0034 5DF8047B 		ldr	r7, [sp], #4
 1973              	.LCFI129:
 1974              		.cfi_restore 7
 1975              		.cfi_def_cfa_offset 0
 1976 0038 7047     		bx	lr
 1977              		.cfi_endproc
 1978              	.LFE156:
 1980 003a 00BF     		.text
 1981              	.Letext0:
 1982              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1983              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 1984              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f769xx.h"
 1985              		.file 5 "../../Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f7xx.h"
 1986              		.file 6 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 1987              		.file 7 "../../Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_ll_fmc.h"
 1988              		.file 8 "../../Drivers/CMSIS/Include/core_cm7.h"
ARM GAS  /tmp/ccVwWRxM.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_ll_fmc.c
     /tmp/ccVwWRxM.s:21     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:26     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/ccVwWRxM.s:199    .text.FMC_NORSRAM_Init:00000000000000dc $d
     /tmp/ccVwWRxM.s:204    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/ccVwWRxM.s:209    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/ccVwWRxM.s:285    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:290    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/ccVwWRxM.s:416    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:421    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/ccVwWRxM.s:520    .text.FMC_NORSRAM_Extended_Timing_Init:000000000000007c $d
     /tmp/ccVwWRxM.s:525    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/ccVwWRxM.s:530    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/ccVwWRxM.s:577    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/ccVwWRxM.s:582    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/ccVwWRxM.s:629    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:634    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/ccVwWRxM.s:722    .text.FMC_NAND_Init:0000000000000060 $d
     /tmp/ccVwWRxM.s:727    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:732    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/ccVwWRxM.s:810    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:815    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/ccVwWRxM.s:893    .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/ccVwWRxM.s:898    .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/ccVwWRxM.s:959    .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/ccVwWRxM.s:964    .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/ccVwWRxM.s:1009   .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/ccVwWRxM.s:1014   .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/ccVwWRxM.s:1059   .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/ccVwWRxM.s:1064   .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/ccVwWRxM.s:1143   .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:1148   .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/ccVwWRxM.s:1331   .text.FMC_SDRAM_Init:00000000000000e0 $d
     /tmp/ccVwWRxM.s:1336   .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/ccVwWRxM.s:1341   .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/ccVwWRxM.s:1529   .text.FMC_SDRAM_Timing_Init:00000000000000fc $d
     /tmp/ccVwWRxM.s:1534   .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/ccVwWRxM.s:1539   .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/ccVwWRxM.s:1601   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/ccVwWRxM.s:1606   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/ccVwWRxM.s:1653   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/ccVwWRxM.s:1658   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/ccVwWRxM.s:1705   .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/ccVwWRxM.s:1710   .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/ccVwWRxM.s:1812   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/ccVwWRxM.s:1817   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/ccVwWRxM.s:1864   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/ccVwWRxM.s:1869   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
     /tmp/ccVwWRxM.s:1916   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/ccVwWRxM.s:1921   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
