--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5268 paths analyzed, 647 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.388ns.
--------------------------------------------------------------------------------
Slack:                  11.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y42.B5       net (fanout=51)       3.359   M_ctr_q_16
    SLICE_X0Y42.B        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       keypad1/Mmux_key21
    SLICE_X4Y38.A4       net (fanout=10)       1.218   M_keypad1_key[1]
    SLICE_X4Y38.A        Tilo                  0.254   M_reg4_out[0]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o83
    SLICE_X1Y41.A6       net (fanout=4)        0.741   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.DX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      8.264ns (1.406ns logic, 6.858ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  11.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y42.B5       net (fanout=51)       3.359   M_ctr_q_16
    SLICE_X0Y42.B        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       keypad1/Mmux_key21
    SLICE_X4Y38.A4       net (fanout=10)       1.218   M_keypad1_key[1]
    SLICE_X4Y38.A        Tilo                  0.254   M_reg4_out[0]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o83
    SLICE_X1Y41.A6       net (fanout=4)        0.741   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.CX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      8.264ns (1.406ns logic, 6.858ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  11.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.996ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.686 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X15Y28.B1      net (fanout=13)       3.419   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X15Y28.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X15Y28.A3      net (fanout=1)        0.564   M_reg7_data[6]
    SLICE_X15Y28.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.996ns (1.671ns logic, 6.325ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  12.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_1 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.918ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.686 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_1 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AMUX    Tshcko                0.576   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_17_1
    SLICE_X12Y39.C6      net (fanout=2)        0.427   keypad2/M_ctr_q_17_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X15Y28.B1      net (fanout=13)       3.419   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X15Y28.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X15Y28.A3      net (fanout=1)        0.564   M_reg7_data[6]
    SLICE_X15Y28.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.918ns (1.722ns logic, 6.196ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  12.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_2 (FF)
  Destination:          reg8/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_2 to reg8/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.BQ      Tcko                  0.525   M_ctr_q_17_3
                                                       keypad2/keycount/M_ctr_q_17_2
    SLICE_X3Y40.A4       net (fanout=4)        1.709   M_ctr_q_17_2
    SLICE_X3Y40.A        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X12Y39.D3      net (fanout=4)        1.654   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X12Y39.D       Tilo                  0.254   M_ctr_q_16_3
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X6Y39.D2       net (fanout=11)       1.660   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X6Y39.D        Tilo                  0.235   M_reg8_data[4]
                                                       Mmux_M_reg5_data1211
    SLICE_X12Y36.B5      net (fanout=1)        1.065   M_reg8_data[4]
    SLICE_X12Y36.CLK     Tas                   0.339   M_reg8_out[6]
                                                       reg8/M_regs_q_4_dpot
                                                       reg8/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (1.612ns logic, 6.088ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  12.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg6/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg6/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y27.B3      net (fanout=13)       3.452   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y27.B       Tilo                  0.254   M_reg6_out[7]
                                                       Mmux_M_reg5_data171
    SLICE_X12Y27.A5      net (fanout=1)        0.247   M_reg6_data[6]
    SLICE_X12Y27.CLK     Tas                   0.339   M_reg6_out[7]
                                                       reg6/M_regs_q_6_dpot
                                                       reg6/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (1.632ns logic, 6.041ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  12.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X4Y40.B3       net (fanout=51)       3.383   M_ctr_q_16
    SLICE_X4Y40.B        Tilo                  0.254   M_reg1_out[1]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o81
    SLICE_X4Y38.A5       net (fanout=10)       0.507   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o8
    SLICE_X4Y38.A        Tilo                  0.254   M_reg4_out[0]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o83
    SLICE_X1Y41.A6       net (fanout=4)        0.741   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.DX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (1.406ns logic, 6.171ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  12.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X4Y40.B3       net (fanout=51)       3.383   M_ctr_q_16
    SLICE_X4Y40.B        Tilo                  0.254   M_reg1_out[1]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o81
    SLICE_X4Y38.A5       net (fanout=10)       0.507   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o8
    SLICE_X4Y38.A        Tilo                  0.254   M_reg4_out[0]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o83
    SLICE_X1Y41.A6       net (fanout=4)        0.741   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.CX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.577ns (1.406ns logic, 6.171ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  12.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg7/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.293 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg7/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y35.B1      net (fanout=13)       2.432   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X17Y35.B       Tilo                  0.259   M_reg7_out[5]
                                                       Mmux_M_reg5_data1131
    SLICE_X17Y35.A2      net (fanout=1)        1.198   M_reg7_data[4]
    SLICE_X17Y35.CLK     Tas                   0.373   M_reg7_out[5]
                                                       reg7/M_regs_q_4_dpot
                                                       reg7/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (1.671ns logic, 5.972ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  12.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_1 (FF)
  Destination:          reg6/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_1 to reg6/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AMUX    Tshcko                0.576   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_17_1
    SLICE_X12Y39.C6      net (fanout=2)        0.427   keypad2/M_ctr_q_17_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y27.B3      net (fanout=13)       3.452   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y27.B       Tilo                  0.254   M_reg6_out[7]
                                                       Mmux_M_reg5_data171
    SLICE_X12Y27.A5      net (fanout=1)        0.247   M_reg6_data[6]
    SLICE_X12Y27.CLK     Tas                   0.339   M_reg6_out[7]
                                                       reg6/M_regs_q_6_dpot
                                                       reg6/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (1.683ns logic, 5.912ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  12.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_1 (FF)
  Destination:          reg7/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.565ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.293 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_1 to reg7/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AMUX    Tshcko                0.576   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_17_1
    SLICE_X12Y39.C6      net (fanout=2)        0.427   keypad2/M_ctr_q_17_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X17Y35.B1      net (fanout=13)       2.432   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X17Y35.B       Tilo                  0.259   M_reg7_out[5]
                                                       Mmux_M_reg5_data1131
    SLICE_X17Y35.A2      net (fanout=1)        1.198   M_reg7_data[4]
    SLICE_X17Y35.CLK     Tas                   0.373   M_reg7_out[5]
                                                       reg7/M_regs_q_4_dpot
                                                       reg7/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (1.722ns logic, 5.843ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  12.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17 to M_regcounter_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.BQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_17
    SLICE_X0Y42.B4       net (fanout=46)       2.568   M_ctr_q_17
    SLICE_X0Y42.B        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       keypad1/Mmux_key21
    SLICE_X4Y38.A4       net (fanout=10)       1.218   M_keypad1_key[1]
    SLICE_X4Y38.A        Tilo                  0.254   M_reg4_out[0]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o83
    SLICE_X1Y41.A6       net (fanout=4)        0.741   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.CX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.406ns logic, 6.067ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  12.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17 to M_regcounter_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.BQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_17
    SLICE_X0Y42.B4       net (fanout=46)       2.568   M_ctr_q_17
    SLICE_X0Y42.B        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       keypad1/Mmux_key21
    SLICE_X4Y38.A4       net (fanout=10)       1.218   M_keypad1_key[1]
    SLICE_X4Y38.A        Tilo                  0.254   M_reg4_out[0]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o83
    SLICE_X1Y41.A6       net (fanout=4)        0.741   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.DX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.406ns logic, 6.067ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  12.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_2 (FF)
  Destination:          reg7/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.526ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.686 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_2 to reg7/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y41.BQ      Tcko                  0.525   M_ctr_q_17_3
                                                       keypad2/keycount/M_ctr_q_17_2
    SLICE_X3Y40.A4       net (fanout=4)        1.709   M_ctr_q_17_2
    SLICE_X3Y40.A        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X3Y40.B6       net (fanout=4)        0.159   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X15Y28.B1      net (fanout=13)       3.419   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X15Y28.B       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1151
    SLICE_X15Y28.A3      net (fanout=1)        0.564   M_reg7_data[6]
    SLICE_X15Y28.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_6_dpot
                                                       reg7/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (1.675ns logic, 5.851ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  12.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y41.D1       net (fanout=51)       3.733   M_ctr_q_16
    SLICE_X0Y41.D        Tilo                  0.254   M_reg1_out[3]
                                                       keypad1/Mmux_key41
    SLICE_X0Y42.D6       net (fanout=5)        0.346   M_keypad1_key[3]
    SLICE_X0Y42.D        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       M_keypad1_key[7]_GND_1_o_equal_1_o<7>
    SLICE_X1Y41.A5       net (fanout=3)        0.428   M_keypad1_key[7]_GND_1_o_equal_1_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.DX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (1.406ns logic, 6.047ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  12.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y41.D1       net (fanout=51)       3.733   M_ctr_q_16
    SLICE_X0Y41.D        Tilo                  0.254   M_reg1_out[3]
                                                       keypad1/Mmux_key41
    SLICE_X0Y42.D6       net (fanout=5)        0.346   M_keypad1_key[3]
    SLICE_X0Y42.D        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       M_keypad1_key[7]_GND_1_o_equal_1_o<7>
    SLICE_X1Y41.A5       net (fanout=3)        0.428   M_keypad1_key[7]_GND_1_o_equal_1_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.CX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (1.406ns logic, 6.047ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  12.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y42.B5       net (fanout=51)       3.359   M_ctr_q_16
    SLICE_X0Y42.B        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       keypad1/Mmux_key21
    SLICE_X0Y42.D1       net (fanout=10)       0.643   M_keypad1_key[1]
    SLICE_X0Y42.D        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       M_keypad1_key[7]_GND_1_o_equal_1_o<7>
    SLICE_X1Y41.A5       net (fanout=3)        0.428   M_keypad1_key[7]_GND_1_o_equal_1_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.CX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (1.406ns logic, 5.970ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  12.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y42.B5       net (fanout=51)       3.359   M_ctr_q_16
    SLICE_X0Y42.B        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       keypad1/Mmux_key21
    SLICE_X0Y42.D1       net (fanout=10)       0.643   M_keypad1_key[1]
    SLICE_X0Y42.D        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       M_keypad1_key[7]_GND_1_o_equal_1_o<7>
    SLICE_X1Y41.A5       net (fanout=3)        0.428   M_keypad1_key[7]_GND_1_o_equal_1_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.DX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (1.406ns logic, 5.970ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  12.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg7/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.445ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.686 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg7/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X15Y28.D3      net (fanout=13)       3.289   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X15Y28.D       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1161
    SLICE_X15Y28.C6      net (fanout=1)        0.143   M_reg7_data[7]
    SLICE_X15Y28.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_7_dpot
                                                       reg7/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (1.671ns logic, 5.774ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y41.B4       net (fanout=51)       3.444   M_ctr_q_16
    SLICE_X0Y41.B        Tilo                  0.254   M_reg1_out[3]
                                                       keypad1/Mmux_key31
    SLICE_X0Y42.D3       net (fanout=5)        0.551   M_keypad1_key[2]
    SLICE_X0Y42.D        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       M_keypad1_key[7]_GND_1_o_equal_1_o<7>
    SLICE_X1Y41.A5       net (fanout=3)        0.428   M_keypad1_key[7]_GND_1_o_equal_1_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.CX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                      7.369ns (1.406ns logic, 5.963ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  12.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          M_regcounter_q_FSM_FFd1_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.588 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to M_regcounter_q_FSM_FFd1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X0Y41.B4       net (fanout=51)       3.444   M_ctr_q_16
    SLICE_X0Y41.B        Tilo                  0.254   M_reg1_out[3]
                                                       keypad1/Mmux_key31
    SLICE_X0Y42.D3       net (fanout=5)        0.551   M_keypad1_key[2]
    SLICE_X0Y42.D        Tilo                  0.254   M_keypad1_key[7]_GND_1_o_equal_1_o
                                                       M_keypad1_key[7]_GND_1_o_equal_1_o<7>
    SLICE_X1Y41.A5       net (fanout=3)        0.428   M_keypad1_key[7]_GND_1_o_equal_1_o
    SLICE_X1Y41.A        Tilo                  0.259   M_regcounter_q_FSM_FFd2
                                                       M_regcounter_q_FSM_FFd1-In1
    SLICE_X14Y39.DX      net (fanout=2)        1.540   M_regcounter_q_FSM_FFd1-In
    SLICE_X14Y39.CLK     Tdick                 0.114   M_regcounter_q_FSM_FFd1_2
                                                       M_regcounter_q_FSM_FFd1_2
    -------------------------------------------------  ---------------------------
    Total                                      7.369ns (1.406ns logic, 5.963ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  12.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_17_1 (FF)
  Destination:          reg7/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.367ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.686 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_17_1 to reg7/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AMUX    Tshcko                0.576   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_17_1
    SLICE_X12Y39.C6      net (fanout=2)        0.427   keypad2/M_ctr_q_17_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X15Y28.D3      net (fanout=13)       3.289   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X15Y28.D       Tilo                  0.259   M_reg7_out[7]
                                                       Mmux_M_reg5_data1161
    SLICE_X15Y28.C6      net (fanout=1)        0.143   M_reg7_data[7]
    SLICE_X15Y28.CLK     Tas                   0.373   M_reg7_out[7]
                                                       reg7/M_regs_q_7_dpot
                                                       reg7/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.367ns (1.722ns logic, 5.645ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  12.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_2 (FF)
  Destination:          reg8/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.330ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_2 to reg8/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y39.AQ      Tcko                  0.525   M_ctr_q_16_3
                                                       keypad2/keycount/M_ctr_q_16_2
    SLICE_X3Y40.A6       net (fanout=4)        1.339   M_ctr_q_16_2
    SLICE_X3Y40.A        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o81
    SLICE_X12Y39.D3      net (fanout=4)        1.654   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o8
    SLICE_X12Y39.D       Tilo                  0.254   M_ctr_q_16_3
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_2
    SLICE_X6Y39.D2       net (fanout=11)       1.660   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X6Y39.D        Tilo                  0.235   M_reg8_data[4]
                                                       Mmux_M_reg5_data1211
    SLICE_X12Y36.B5      net (fanout=1)        1.065   M_reg8_data[4]
    SLICE_X12Y36.CLK     Tas                   0.339   M_reg8_out[6]
                                                       reg8/M_regs_q_4_dpot
                                                       reg8/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.330ns (1.612ns logic, 5.718ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          reg4/M_regs_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.640 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to reg4/M_regs_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X4Y40.B3       net (fanout=51)       3.383   M_ctr_q_16
    SLICE_X4Y40.B        Tilo                  0.254   M_reg1_out[1]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o81
    SLICE_X3Y37.B4       net (fanout=10)       1.265   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o8
    SLICE_X3Y37.B        Tilo                  0.259   Mmux_M_reg1_data11811_cepot
                                                       Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CE       net (fanout=2)        1.197   Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CLK      Tceck                 0.408   M_reg4_out[7]
                                                       reg4/M_regs_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (1.446ns logic, 5.845ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  12.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg6/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.293ns (Levels of Logic = 4)
  Clock Path Skew:      -0.022ns (0.683 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg6/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y27.D6      net (fanout=13)       3.176   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y27.D       Tilo                  0.254   M_reg6_out[7]
                                                       Mmux_M_reg5_data181
    SLICE_X12Y27.C6      net (fanout=1)        0.143   M_reg6_data[7]
    SLICE_X12Y27.CLK     Tas                   0.339   M_reg6_out[7]
                                                       reg6/M_regs_q_7_dpot
                                                       reg6/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.293ns (1.632ns logic, 5.661ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          reg4/M_regs_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.640 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to reg4/M_regs_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X4Y40.B3       net (fanout=51)       3.383   M_ctr_q_16
    SLICE_X4Y40.B        Tilo                  0.254   M_reg1_out[1]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o81
    SLICE_X3Y37.B4       net (fanout=10)       1.265   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o8
    SLICE_X3Y37.B        Tilo                  0.259   Mmux_M_reg1_data11811_cepot
                                                       Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CE       net (fanout=2)        1.197   Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CLK      Tceck                 0.390   M_reg4_out[7]
                                                       reg4/M_regs_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (1.428ns logic, 5.845ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  12.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          reg4/M_regs_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.640 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to reg4/M_regs_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X4Y40.B3       net (fanout=51)       3.383   M_ctr_q_16
    SLICE_X4Y40.B        Tilo                  0.254   M_reg1_out[1]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o81
    SLICE_X3Y37.B4       net (fanout=10)       1.265   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o8
    SLICE_X3Y37.B        Tilo                  0.259   Mmux_M_reg1_data11811_cepot
                                                       Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CE       net (fanout=2)        1.197   Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CLK      Tceck                 0.382   M_reg4_out[7]
                                                       reg4/M_regs_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.265ns (1.420ns logic, 5.845ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  12.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg7/M_regs_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.686 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg7/M_regs_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y28.B5      net (fanout=13)       3.054   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y28.B       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1111
    SLICE_X12Y28.A5      net (fanout=1)        0.247   M_reg7_data[2]
    SLICE_X12Y28.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_2_dpot
                                                       reg7/M_regs_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.275ns (1.632ns logic, 5.643ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  12.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16_1 (FF)
  Destination:          reg7/M_regs_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.269ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.686 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16_1 to reg7/M_regs_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y40.AQ      Tcko                  0.525   keypad2/M_ctr_q_16_4
                                                       keypad2/keycount/M_ctr_q_16_1
    SLICE_X12Y39.C4      net (fanout=2)        0.556   keypad2/M_ctr_q_16_1
    SLICE_X12Y39.C       Tilo                  0.255   M_ctr_q_16_3
                                                       keypad2/Mmux_key21_1
    SLICE_X3Y40.B3       net (fanout=7)        1.786   Mmux_key21
    SLICE_X3Y40.B        Tilo                  0.259   Mmux_M_reg6_en11_cepot
                                                       M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83_1
    SLICE_X12Y28.D4      net (fanout=13)       3.152   M_reg1_out[7]_M_keypad2_key[7]_equal_34_o83
    SLICE_X12Y28.D       Tilo                  0.254   M_reg7_out[3]
                                                       Mmux_M_reg5_data1121
    SLICE_X12Y28.C6      net (fanout=1)        0.143   M_reg7_data[3]
    SLICE_X12Y28.CLK     Tas                   0.339   M_reg7_out[3]
                                                       reg7/M_regs_q_3_dpot
                                                       reg7/M_regs_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.269ns (1.632ns logic, 5.637ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  12.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keypad2/keycount/M_ctr_q_16 (FF)
  Destination:          reg4/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.248ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.640 - 0.677)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: keypad2/keycount/M_ctr_q_16 to reg4/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y54.AQ      Tcko                  0.525   M_ctr_q_17
                                                       keypad2/keycount/M_ctr_q_16
    SLICE_X4Y40.B3       net (fanout=51)       3.383   M_ctr_q_16
    SLICE_X4Y40.B        Tilo                  0.254   M_reg1_out[1]
                                                       M_reg3_out[7]_M_keypad1_key[7]_equal_9_o81
    SLICE_X3Y37.B4       net (fanout=10)       1.265   M_reg3_out[7]_M_keypad1_key[7]_equal_9_o8
    SLICE_X3Y37.B        Tilo                  0.259   Mmux_M_reg1_data11811_cepot
                                                       Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CE       net (fanout=2)        1.197   Mmux_M_reg1_data11811_cepot
    SLICE_X3Y36.CLK      Tceck                 0.365   M_reg4_out[7]
                                                       reg4/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.403ns logic, 5.845ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: keypad2/keycount/M_ctr_q_0/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: keypad2/keycount/M_ctr_q_1/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: keypad2/keycount/M_ctr_q_2/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: keypad2/keycount/M_ctr_q_3/CK
  Location pin: SLICE_X16Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: keypad2/keycount/M_ctr_q_4/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: keypad2/keycount/M_ctr_q_5/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: keypad2/keycount/M_ctr_q_6/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: keypad2/keycount/M_ctr_q_7/CK
  Location pin: SLICE_X16Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: keypad2/keycount/M_ctr_q_8/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: keypad2/keycount/M_ctr_q_9/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: keypad2/keycount/M_ctr_q_10/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: keypad2/keycount/M_ctr_q_11/CK
  Location pin: SLICE_X16Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: keypad2/keycount/M_ctr_q_12/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: keypad2/keycount/M_ctr_q_13/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: keypad2/keycount/M_ctr_q_14/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: keypad2/keycount/M_ctr_q_15/CK
  Location pin: SLICE_X16Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: keypad2/keycount/M_ctr_q_16/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: keypad2/keycount/M_ctr_q_17/CK
  Location pin: SLICE_X16Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_regcounter_q_FSM_FFd3/CLK
  Logical resource: M_regcounter_q_FSM_FFd3/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[7]/CLK
  Logical resource: reg1/M_regs_q_4/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[7]/CLK
  Logical resource: reg1/M_regs_q_5/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[7]/CLK
  Logical resource: reg1/M_regs_q_6/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[7]/CLK
  Logical resource: reg1/M_regs_q_7/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[3]/CLK
  Logical resource: reg1/M_regs_q_2/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[3]/CLK
  Logical resource: reg1/M_regs_q_3/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg4_out[0]/CLK
  Logical resource: reg4/M_regs_q_0/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[1]/CLK
  Logical resource: reg1/M_regs_q_0/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg1_out[1]/CLK
  Logical resource: reg1/M_regs_q_1/CK
  Location pin: SLICE_X4Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reg6_out[7]/CLK
  Logical resource: reg6/M_regs_q_6/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.388|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5268 paths, 0 nets, and 1018 connections

Design statistics:
   Minimum period:   8.388ns{1}   (Maximum frequency: 119.218MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 12 22:36:01 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



