[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~NetStack|NetStack>rgmii_ereset",
    "sources":[
      "~NetStack|NetStack>reset_n"
    ]
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~NetStack|FpgaFifo",
    "duplicate":"~NetStack|NetStack/rgmiiTransfer:RgmiiTransfer/topHalfFifo:FpgaFifo",
    "index":0.25
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~NetStack|FpgaFifo_1",
    "duplicate":"~NetStack|NetStack/rgmiiTransfer:RgmiiTransfer/bottomHalfFifo:FpgaFifo",
    "index":0.375
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_op",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_macSrc",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ipSrc",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_macDest",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ipDest",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteEnable",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteAddr",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteIp",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteMac",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_op"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_macSrc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ipSrc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_macDest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ipDest"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteEnable"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteAddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteIp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|Arp>io_debugPort_ramWriteMac"
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rgmiiRxClock",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rgmiiRxCtrl",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rgmiiRxData",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rxValid",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rxData",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_riseFifo",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.AttributeAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_fallFifo",
    "description":"mark_debug = \"true\""
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rgmiiRxClock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rgmiiRxCtrl"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rgmiiRxData"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rxValid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_rxData"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_riseFifo"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~NetStack|RgmiiTransfer>io_debugPort_fallFifo"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"rtl/netstack"
  }
]