# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../QCS.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/design_2/ipshared/30ef" --include "../../../../QCS.gen/sources_1/bd/QCS_1/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/QCS_1/ipshared/30ef" --include "../../../../QCS.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/design_1/ipshared/30ef" \
"../../../../QCS.srcs/sources_1/new/QCS.v" \
"../../../../QCS.srcs/sources_1/new/encoding_sequencer.v" \
"../../../../QCS.srcs/sim_1/new/seq_rec_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
