// Seed: 1125652752
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2
);
  assign id_4 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output tri id_3
    , id_7,
    output supply1 id_4,
    output tri id_5
);
  wire id_8;
  module_0(
      id_2, id_0, id_0
  );
endmodule
module module_2 (
    output wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wire id_8,
    input uwire id_9
);
  wire id_11;
  wire id_12, id_13;
  wire id_14;
  wire id_15;
  module_0(
      id_8, id_6, id_4
  );
endmodule
