From 7705f6040ad86f7eda507fe92e842edc7a26d358 Mon Sep 17 00:00:00 2001
From: Limeng <Meng.Li@windriver.com>
Date: Wed, 20 Sep 2017 17:11:08 +0800
Subject: [PATCH 10/73] Revert "crypto/caam: qi - update CGR threshold levels"

This reverts commit a602ba3112ca7ad7ccfb87fb5b6e144d5b6605d7.

This patch is from nxp-sdk-2.0, it is based on kernel4.1.
So far, there is related code that includes this patch in mainline.
So, get patch from upstream.

Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 drivers/crypto/caam/qi.c |    4 ++--
 1 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/crypto/caam/qi.c b/drivers/crypto/caam/qi.c
index fce4fb4..854a934 100644
--- a/drivers/crypto/caam/qi.c
+++ b/drivers/crypto/caam/qi.c
@@ -18,7 +18,7 @@
 
 #define PRE_HDR_LEN		2	/* Length in u32 words */
 #define PREHDR_RSLS_SHIFT	31
-#ifndef CONFIG_FSL_DPAA_ETH_MAX_BUF_COUNT
+#ifndef CONFIG_FSL_DPAA_ETH
 /* If DPA_ETH is not available, then use a reasonably backlog per CPU */
 #define MAX_RSP_FQ_BACKLOG_PER_CPU	64
 #endif
@@ -727,7 +727,7 @@ static int alloc_cgrs(struct device *qidev)
 			QM_CGR_WE_MODE;
 	opts.cgr.cscn_en = QM_CGR_EN;
 	opts.cgr.mode = QMAN_CGR_MODE_FRAME;
-#ifdef CONFIG_FSL_DPAA_ETH_MAX_BUF_COUNT
+#ifdef CONFIG_FSL_DPAA_ETH
 	/*
 	 * This effectively sets the to-CPU threshold equal to half of the
 	 * number of buffers available to dpa_eth driver. It means that at most
-- 
1.7.5.4

