## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Fri Feb 24 5:59:04 PM SE Asia Standard Time 2012
##
vlib work
vlog  piggy.v
vlog  piggy_test.tfw
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L xilinxcorelib_ver -L unisims_ver  -lib work piggy_test glbl
do {piggy_test.udo}
view wave
add wave *
view structure
view signals
run -all
