# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../FPGA/test" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1c92" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "F:/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../../../FPGA/test/transmitter.v" \

sv xil_defaultlib  --include "../../../../../../FPGA/test" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1c92" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/c923" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../Kintex_DSP_Lite.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "F:/Vivado/2019.1/data/xilinx_vip/include" \
"../../../Modem_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
