{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697000997515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697000997516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 12:09:57 2023 " "Processing started: Wed Oct 11 12:09:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697000997516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697000997516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off CalculatorVHDL -c CalculatorVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697000997516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697000998557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697000998557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdetectorpreview.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signdetectorpreview.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignDetectorPreview-Structural " "Found design unit 1: SignDetectorPreview-Structural" {  } { { "SignDetectorPreview.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011867 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignDetectorPreview " "Found entity 1: SignDetectorPreview" {  } { { "SignDetectorPreview.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signdetector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signdetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignDetector-Structural " "Found design unit 1: SignDetector-Structural" {  } { { "SignDetector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011871 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignDetector " "Found entity 1: SignDetector" {  } { { "SignDetector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operatorselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file operatorselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperatorSelector-Behavioral " "Found design unit 1: OperatorSelector-Behavioral" {  } { { "OperatorSelector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011877 ""} { "Info" "ISGN_ENTITY_NAME" "1 OperatorSelector " "Found entity 1: OperatorSelector" {  } { { "OperatorSelector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/OperatorSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to3_result.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to3_result.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6to3_Result-Behavioral " "Found design unit 1: MUX6to3_Result-Behavioral" {  } { { "MUX6to3_Result.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX6to3_Result.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011881 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX6to3_Result " "Found entity 1: MUX6to3_Result" {  } { { "MUX6to3_Result.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX6to3_Result.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to3_remainder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to3_remainder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX6to3_Remainder-Behavioral " "Found design unit 1: MUX6to3_Remainder-Behavioral" {  } { { "MUX6to3_Remainder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX6to3_Remainder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011885 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX6to3_Remainder " "Found entity 1: MUX6to3_Remainder" {  } { { "MUX6to3_Remainder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/MUX6to3_Remainder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Structural " "Found design unit 1: FullAdder-Structural" {  } { { "FullAdder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011889 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FSM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011895 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculatorvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculatorvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculatorVHDL-Structural " "Found design unit 1: CalculatorVHDL-Structural" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011900 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculatorVHDL " "Found entity 1: CalculatorVHDL" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcdconvertersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcdconvertersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCDConverterSUB-Structural " "Found design unit 1: BinaryToBCDConverterSUB-Structural" {  } { { "BinaryToBCDConverterSUB.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011904 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDConverterSUB " "Found entity 1: BinaryToBCDConverterSUB" {  } { { "BinaryToBCDConverterSUB.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterSUB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcdconverterpreviewb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcdconverterpreviewb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCDConverterPreviewB-Structural " "Found design unit 1: BinaryToBCDConverterPreviewB-Structural" {  } { { "BinaryToBCDConverterPreviewB.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011910 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDConverterPreviewB " "Found entity 1: BinaryToBCDConverterPreviewB" {  } { { "BinaryToBCDConverterPreviewB.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcdconverterpreviewa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcdconverterpreviewa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCDConverterPreviewA-Structural " "Found design unit 1: BinaryToBCDConverterPreviewA-Structural" {  } { { "BinaryToBCDConverterPreviewA.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011914 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDConverterPreviewA " "Found entity 1: BinaryToBCDConverterPreviewA" {  } { { "BinaryToBCDConverterPreviewA.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcdconverteradd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarytobcdconverteradd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCDConverterADD-Structural " "Found design unit 1: BinaryToBCDConverterADD-Structural" {  } { { "BinaryToBCDConverterADD.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011919 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCDConverterADD " "Found entity 1: BinaryToBCDConverterADD" {  } { { "BinaryToBCDConverterADD.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binaryadderandsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binaryadderandsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryAdderAndSubtractor-Structural " "Found design unit 1: BinaryAdderAndSubtractor-Structural" {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011923 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryAdderAndSubtractor " "Found entity 1: BinaryAdderAndSubtractor" {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdto7segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdto7segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDto7Segment-data_process " "Found design unit 1: BCDto7Segment-data_process" {  } { { "BCDto7Segment.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BCDto7Segment.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011929 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDto7Segment " "Found entity 1: BCDto7Segment" {  } { { "BCDto7Segment.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BCDto7Segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001011929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001011929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CalculatorVHDL " "Elaborating entity \"CalculatorVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697001012049 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "z CalculatorVHDL.vhd(15) " "VHDL Signal Declaration warning at CalculatorVHDL.vhd(15): used explicit default value for signal \"z\" because signal was never assigned a value" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1697001012050 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_MUL CalculatorVHDL.vhd(22) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(22): object \"TRIG_MUL\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012050 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TRIG_DIV CalculatorVHDL.vhd(22) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(22): object \"TRIG_DIV\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012050 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIGNDETECTED_ADD_RESULT CalculatorVHDL.vhd(27) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(27): object \"SIGNDETECTED_ADD_RESULT\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIGNDETECTED_SUB_RESULT CalculatorVHDL.vhd(27) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(27): object \"SIGNDETECTED_SUB_RESULT\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEG1_ADD CalculatorVHDL.vhd(31) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(31): object \"SEG1_ADD\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEG2_ADD CalculatorVHDL.vhd(31) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(31): object \"SEG2_ADD\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEG3_ADD CalculatorVHDL.vhd(31) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(31): object \"SEG3_ADD\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEG1_SUB CalculatorVHDL.vhd(32) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(32): object \"SEG1_SUB\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEG2_SUB CalculatorVHDL.vhd(32) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(32): object \"SEG2_SUB\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SEG3_SUB CalculatorVHDL.vhd(32) " "Verilog HDL or VHDL warning at CalculatorVHDL.vhd(32): object \"SEG3_SUB\" assigned a value but never read" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697001012051 "|CalculatorVHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:FSM A:behavioral " "Elaborating entity \"FSM\" using architecture \"A:behavioral\" for hierarchy \"FSM:FSM\"" {  } { { "CalculatorVHDL.vhd" "FSM" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignDetectorPreview SignDetectorPreview:SignDetectorPreviewA A:structural " "Elaborating entity \"SignDetectorPreview\" using architecture \"A:structural\" for hierarchy \"SignDetectorPreview:SignDetectorPreviewA\"" {  } { { "CalculatorVHDL.vhd" "SignDetectorPreviewA" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012095 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "plusone SignDetectorPreview.vhd(16) " "VHDL Signal Declaration warning at SignDetectorPreview.vhd(16): used explicit default value for signal \"plusone\" because signal was never assigned a value" {  } { { "SignDetectorPreview.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1697001012096 "|CalculatorVHDL|SignDetectorPreview:SignDetectorPreviewA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinaryAdderAndSubtractor SignDetectorPreview:SignDetectorPreviewA\|BinaryAdderAndSubtractor:adder A:structural " "Elaborating entity \"BinaryAdderAndSubtractor\" using architecture \"A:structural\" for hierarchy \"SignDetectorPreview:SignDetectorPreviewA\|BinaryAdderAndSubtractor:adder\"" {  } { { "SignDetectorPreview.vhd" "adder" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetectorPreview.vhd" 19 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012096 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c BinaryAdderAndSubtractor.vhd(12) " "VHDL Signal Declaration warning at BinaryAdderAndSubtractor.vhd(12): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "BinaryAdderAndSubtractor.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697001012097 "|CalculatorVHDL|BinaryAdderAndSubtractor:Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder SignDetectorPreview:SignDetectorPreviewA\|BinaryAdderAndSubtractor:adder\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"SignDetectorPreview:SignDetectorPreviewA\|BinaryAdderAndSubtractor:adder\|FullAdder:FA0\"" {  } { { "BinaryAdderAndSubtractor.vhd" "FA0" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryAdderAndSubtractor.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable_fulladder FullAdder.vhd(14) " "VHDL Process Statement warning at FullAdder.vhd(14): signal \"enable_fulladder\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FullAdder.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/FullAdder.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1697001012099 "|CalculatorVHDL|BinaryAdderAndSubtractor:Adder|FullAdder:FA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinaryToBCDConverterPreviewA BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA A:structural " "Elaborating entity \"BinaryToBCDConverterPreviewA\" using architecture \"A:structural\" for hierarchy \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\"" {  } { { "CalculatorVHDL.vhd" "BinaryToBCDConverterPreviewA" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinaryToBCDConverterPreviewB BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB A:structural " "Elaborating entity \"BinaryToBCDConverterPreviewB\" using architecture \"A:structural\" for hierarchy \"BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\"" {  } { { "CalculatorVHDL.vhd" "BinaryToBCDConverterPreviewB" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MUX6to3_Result MUX6to3_Result:MUX_Result A:behavioral " "Elaborating entity \"MUX6to3_Result\" using architecture \"A:behavioral\" for hierarchy \"MUX6to3_Result:MUX_Result\"" {  } { { "CalculatorVHDL.vhd" "MUX_Result" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BCDto7Segment BCDto7Segment:BCD_DIGIT_1_A A:data_process " "Elaborating entity \"BCDto7Segment\" using architecture \"A:data_process\" for hierarchy \"BCDto7Segment:BCD_DIGIT_1_A\"" {  } { { "CalculatorVHDL.vhd" "BCD_DIGIT_1_A" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OperatorSelector OperatorSelector:OperatorSelector A:behavioral " "Elaborating entity \"OperatorSelector\" using architecture \"A:behavioral\" for hierarchy \"OperatorSelector:OperatorSelector\"" {  } { { "CalculatorVHDL.vhd" "OperatorSelector" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 163 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SignDetector SignDetector:SignDetect_Adder A:structural " "Elaborating entity \"SignDetector\" using architecture \"A:structural\" for hierarchy \"SignDetector:SignDetect_Adder\"" {  } { { "CalculatorVHDL.vhd" "SignDetect_Adder" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012117 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "plusone SignDetector.vhd(16) " "VHDL Signal Declaration warning at SignDetector.vhd(16): used explicit default value for signal \"plusone\" because signal was never assigned a value" {  } { { "SignDetector.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/SignDetector.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1697001012118 "|CalculatorVHDL|SignDetector:SignDetect_Adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinaryToBCDConverterADD BinaryToBCDConverterADD:BinaryToBCDConverter_Adder A:structural " "Elaborating entity \"BinaryToBCDConverterADD\" using architecture \"A:structural\" for hierarchy \"BinaryToBCDConverterADD:BinaryToBCDConverter_Adder\"" {  } { { "CalculatorVHDL.vhd" "BinaryToBCDConverter_Adder" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 212 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinaryToBCDConverterSUB BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor A:structural " "Elaborating entity \"BinaryToBCDConverterSUB\" using architecture \"A:structural\" for hierarchy \"BinaryToBCDConverterSUB:BinaryToBCDConverter_Subtractor\"" {  } { { "CalculatorVHDL.vhd" "BinaryToBCDConverter_Subtractor" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 222 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012124 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|Mod0\"" {  } { { "BinaryToBCDConverterPreviewA.vhd" "Mod0" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697001012437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|Div0\"" {  } { { "BinaryToBCDConverterPreviewA.vhd" "Div0" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697001012437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|Mod1\"" {  } { { "BinaryToBCDConverterPreviewA.vhd" "Mod1" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697001012437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\|Mod0\"" {  } { { "BinaryToBCDConverterPreviewB.vhd" "Mod0" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697001012437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\|Div0\"" {  } { { "BinaryToBCDConverterPreviewB.vhd" "Div0" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697001012437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCDConverterPreviewB:BinaryToBCDConverterPreviewB\|Mod1\"" {  } { { "BinaryToBCDConverterPreviewB.vhd" "Mod1" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewB.vhd" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697001012437 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697001012437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Mod0\"" {  } { { "BinaryToBCDConverterPreviewA.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012534 ""}  } { { "BinaryToBCDConverterPreviewA.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697001012534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Div0\"" {  } { { "BinaryToBCDConverterPreviewA.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001012826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCDConverterPreviewA:BinaryToBCDConverterPreviewA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012826 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697001012826 ""}  } { { "BinaryToBCDConverterPreviewA.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/BinaryToBCDConverterPreviewA.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697001012826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697001012968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001012968 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVENSEG_DIGIT_2\[1\] GND " "Pin \"SEVENSEG_DIGIT_2\[1\]\" is stuck at GND" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697001013321 "|CalculatorVHDL|SEVENSEG_DIGIT_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVENSEG_DIGIT_5\[1\] GND " "Pin \"SEVENSEG_DIGIT_5\[1\]\" is stuck at GND" {  } { { "CalculatorVHDL.vhd" "" { Text "C:/Users/ATOMIC_LAPTOP/Documents/GitHub/CalculatorVHDL/CalculatorVHDL.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697001013321 "|CalculatorVHDL|SEVENSEG_DIGIT_5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697001013321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697001013410 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697001013814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697001014019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697001014019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697001014117 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697001014117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697001014117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697001014117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697001014155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 11 12:10:14 2023 " "Processing ended: Wed Oct 11 12:10:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697001014155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697001014155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697001014155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697001014155 ""}
