<html><head><title>interface ti.catalog.c6000.ITMS320CTCI648x</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== ITMS320CTCI648x.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    
    18    <span class="xdoc">/*!
</span>    19    <span class="xdoc"> *  ======== ITMS320CTCI648x ========
</span>    20    <span class="xdoc"> *  An interface implemented by TCI6487 and TCI6488 devices
</span>    21    <span class="xdoc"> *
</span>    22    <span class="xdoc"> *  This interface is defined to factor common data about TCI6487 and TCI6488
</span>    23    <span class="xdoc"> *  devices into a single place; they are all the same from the configuration
</span>    24    <span class="xdoc"> *  point of view.
</span>    25    <span class="xdoc"> */</span>
    26    <span class=key>metaonly</span> <span class=key>interface</span> ITMS320CTCI648x <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    27    {
    28    
    29        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    30            [<span class="string">"0k"</span>,  0x0000],
    31            [<span class="string">"4k"</span>,  0x1000],
    32            [<span class="string">"8k"</span>,  0x2000],
    33            [<span class="string">"16k"</span>, 0x4000],
    34            [<span class="string">"32k"</span>, 0x8000],
    35        ];
    36    
    37        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    38            [<span class="string">"0k"</span>,   0x00000],
    39            [<span class="string">"32k"</span>,  0x08000],
    40            [<span class="string">"64k"</span>,  0x10000],
    41            [<span class="string">"128k"</span>, 0x20000],
    42            [<span class="string">"256k"</span>, 0x40000]
    43        ];
    44    
    45        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    46                     [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    47                                 map : [[<span class="string">"0k"</span>,0x0000],
    48                                        [<span class="string">"4k"</span>,0x1000],
    49                                        [<span class="string">"8k"</span>,0x2000],
    50                                        [<span class="string">"16k"</span>,0x4000],
    51                                        [<span class="string">"32k"</span>,0x8000]],
    52                                 defaultValue: <span class="string">"0k"</span>,
    53                                 memorySection: <span class="string">"L1PSRAM"</span>}],
    54             
    55                             [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    56                                 map : [[<span class="string">"0k"</span>,0x0000],
    57                                        [<span class="string">"4k"</span>,0x1000],
    58                                        [<span class="string">"8k"</span>,0x2000],
    59                                        [<span class="string">"16k"</span>,0x4000],
    60                                        [<span class="string">"32k"</span>,0x8000]],
    61                                 defaultValue: <span class="string">"0k"</span>,
    62                                 memorySection: <span class="string">"L1DSRAM"</span>}],
    63                         
    64                 [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    65                                 map : [[<span class="string">"0k"</span>,0x0000],
    66                                    [<span class="string">"32k"</span>,0x8000],
    67                                    [<span class="string">"64k"</span>,0x10000],
    68                                    [<span class="string">"128k"</span>,0x20000],
    69                                    [<span class="string">"256k"</span>,0x40000]],
    70                                 defaultValue: <span class="string">"0k"</span>,
    71                                 memorySection: <span class="string">"L2RAM"</span>}]                   
    72    
    73        ];
    74    
    75        <span class=key>config</span> xdc.platform.IPlatform.Memory memBlock[string]  = [
    76            [<span class="string">"ASYMGEM0L2RAM"</span>, {
    77                comment:    <span class="string">"1536K L2 RAM/CACHE memory"</span>,
    78                name:       <span class="string">"L2RAM"</span>,
    79                base:       0x00800000,
    80                len:        0x00180000,
    81                space:      <span class="string">"code/data"</span>,
    82                access:     <span class="string">"RWX"</span>
    83            }],
    84    
    85            [<span class="string">"ASYMGEM1L2RAM"</span>, {
    86                comment:    <span class="string">"1024K L2 RAM/CACHE memory"</span>,
    87                name:       <span class="string">"L2RAM"</span>,
    88                base:       0x00800000,
    89                len:        0x00100000,
    90                space:      <span class="string">"code/data"</span>,
    91                access:     <span class="string">"RWX"</span>
    92            }],
    93    
    94            [<span class="string">"ASYMGEM2L2RAM"</span>, {
    95                comment:    <span class="string">"512K L2 RAM/CACHE memory"</span>,
    96                name:       <span class="string">"L2RAM"</span>,
    97                base:       0x00800000,
    98                len:        0x00080000,
    99                space:      <span class="string">"code/data"</span>,
   100                access:     <span class="string">"RWX"</span>
   101            }],
   102    
   103            [<span class="string">"SYMGEML2RAM"</span>, {
   104                comment:    <span class="string">"1024K L2 RAM/CACHE memory"</span>,
   105                name:       <span class="string">"L2RAM"</span>,
   106                base:       0x00800000,
   107                len:        0x00100000,
   108                space:      <span class="string">"code/data"</span>,
   109                access:     <span class="string">"RWX"</span>
   110            }],
   111    
   112        ];
   113    
   114    <span class=key>instance</span>:
   115    
   116        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"64x+"</span>;
   117        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"64P"</span>;
   118        <span class=key>override</span> <span class=key>config</span> string   cpuCoreRevision = <span class="string">"1.0"</span>;
   119    
   120        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
   121        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;    
   122        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
   123    
   124        <span class="xdoc">/*!
</span>   125    <span class="xdoc">     *  ======== memMap ========
</span>   126    <span class="xdoc">     *  The default memory map for this device
</span>   127    <span class="xdoc">     */</span>
   128        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string] = [
   129        
   130            [<span class="string">"L1PSRAM"</span>, {
   131                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 program memory"</span>,
   132                name:       <span class="string">"L1PSRAM"</span>,
   133                base:       0xE00000,
   134                len:        0x008000,
   135                space:      <span class="string">"code"</span>,
   136                access:     <span class="string">"RWX"</span>
   137            }],
   138    
   139            [<span class="string">"L1DSRAM"</span>, {
   140                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 data memory"</span>,
   141                name:       <span class="string">"L1DSRAM"</span>,
   142                base:       0xF00000,
   143                len:        0x008000,
   144                space:      <span class="string">"data"</span>,
   145                access:     <span class="string">"RW"</span>
   146            }],
   147        ];
   148    
   149    };
   150    <span class="comment">/*
</span>   151    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:38; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   152    <span class="comment"> */</span>
   153    
</pre>
</body></html>
