V3 7
FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/Test_Project/Test_Project.vhd" 2010/06/13.00:01:50 L.33
EN work/Test_Project 1276401715 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/Test_Project/Test_Project.vhd" \
      PB ieee/std_logic_1164 1236108447 PB ieee/std_logic_arith 1236108448 \
      PB ieee/STD_LOGIC_UNSIGNED 1236108449 LB UNISIM PH unisim/VCOMPONENTS 1236108447
AR work/Test_Project/Behavioral 1276401716 \
      FL "C:/Users/georgecuris/Desktop/Folders/FPGA/Projects/Current Projects/Systems/Test_Project/Test_Project.vhd" \
      EN work/Test_Project 1276401715 CP BUFG CP DCM CP BUF
