// Seed: 3177500417
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_0 = 0;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri id_3,
    output uwire id_4
    , id_13,
    inout uwire id_5,
    input wire id_6,
    output tri id_7,
    output tri0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11
);
  task id_14;
    logic [1 : ""] id_15;
  endtask
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14
  );
  wire id_16;
  ;
endmodule
