0.6
2017.4
Dec 15 2017
21:07:18
C:/git/SR/lab08/8_6/8_6.sim/sim_1/behav/xsim/glbl.v,1525847062,verilog,,,,glbl,,,,,,,,
C:/git/SR/lab08/8_6/8_6.srcs/sim_1/new/tb_main_LUT.v,1525847068,verilog,,,,tb_main_LUT,,,,,,,,
C:/git/SR/lab08/8_6/8_6.srcs/sources_1/ip/LUT/sim/LUT.v,1525847276,verilog,,C:/git/SR/lab08/8_6/8_6.srcs/sources_1/new/main_LUT.v,,LUT,,,,,,,,
C:/git/SR/lab08/8_6/8_6.srcs/sources_1/new/main_LUT.v,1525847069,verilog,,C:/git/SR/lab08/8_6/8_6.srcs/sim_1/new/tb_main_LUT.v,,main_LUT,,,,,,,,
