{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676497012095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676497012095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:36:51 2023 " "Processing started: Wed Feb 15 15:36:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676497012095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497012095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497012096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676497012579 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676497012579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_top.sv 2 2 " "Found 2 design units, including 2 entities, in source file ext_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ext_top " "Found entity 1: ext_top" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497020838 ""} { "Info" "ISGN_ENTITY_NAME" "2 top_gun " "Found entity 2: top_gun" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497020838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020838 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ext_top " "Elaborating entity \"ext_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676497020901 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operation ext_top.sv(66) " "Verilog HDL Always Construct warning at ext_top.sv(66): variable \"operation\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020903 "|ext_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1_data_out ext_top.sv(65) " "Verilog HDL Always Construct warning at ext_top.sv(65): inferring latch(es) for variable \"rs1_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497020905 "|ext_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2_data_out ext_top.sv(65) " "Verilog HDL Always Construct warning at ext_top.sv(65): inferring latch(es) for variable \"rs2_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497020906 "|ext_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_out ext_top.sv(65) " "Verilog HDL Always Construct warning at ext_top.sv(65): inferring latch(es) for variable \"pc_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497020906 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[0\] ext_top.sv(65) " "Inferred latch for \"pc_out\[0\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020908 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[1\] ext_top.sv(65) " "Inferred latch for \"pc_out\[1\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020908 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[2\] ext_top.sv(65) " "Inferred latch for \"pc_out\[2\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020908 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[3\] ext_top.sv(65) " "Inferred latch for \"pc_out\[3\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[4\] ext_top.sv(65) " "Inferred latch for \"pc_out\[4\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[5\] ext_top.sv(65) " "Inferred latch for \"pc_out\[5\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[6\] ext_top.sv(65) " "Inferred latch for \"pc_out\[6\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[7\] ext_top.sv(65) " "Inferred latch for \"pc_out\[7\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[8\] ext_top.sv(65) " "Inferred latch for \"pc_out\[8\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[9\] ext_top.sv(65) " "Inferred latch for \"pc_out\[9\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[10\] ext_top.sv(65) " "Inferred latch for \"pc_out\[10\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[11\] ext_top.sv(65) " "Inferred latch for \"pc_out\[11\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[12\] ext_top.sv(65) " "Inferred latch for \"pc_out\[12\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[13\] ext_top.sv(65) " "Inferred latch for \"pc_out\[13\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[14\] ext_top.sv(65) " "Inferred latch for \"pc_out\[14\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[15\] ext_top.sv(65) " "Inferred latch for \"pc_out\[15\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[16\] ext_top.sv(65) " "Inferred latch for \"pc_out\[16\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[17\] ext_top.sv(65) " "Inferred latch for \"pc_out\[17\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[18\] ext_top.sv(65) " "Inferred latch for \"pc_out\[18\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[19\] ext_top.sv(65) " "Inferred latch for \"pc_out\[19\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020909 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[20\] ext_top.sv(65) " "Inferred latch for \"pc_out\[20\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[21\] ext_top.sv(65) " "Inferred latch for \"pc_out\[21\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[22\] ext_top.sv(65) " "Inferred latch for \"pc_out\[22\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[23\] ext_top.sv(65) " "Inferred latch for \"pc_out\[23\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[24\] ext_top.sv(65) " "Inferred latch for \"pc_out\[24\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[25\] ext_top.sv(65) " "Inferred latch for \"pc_out\[25\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[26\] ext_top.sv(65) " "Inferred latch for \"pc_out\[26\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[27\] ext_top.sv(65) " "Inferred latch for \"pc_out\[27\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[28\] ext_top.sv(65) " "Inferred latch for \"pc_out\[28\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[29\] ext_top.sv(65) " "Inferred latch for \"pc_out\[29\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[30\] ext_top.sv(65) " "Inferred latch for \"pc_out\[30\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_out\[31\] ext_top.sv(65) " "Inferred latch for \"pc_out\[31\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[0\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[0\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[1\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[1\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[2\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[2\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[3\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[3\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[4\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[4\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020910 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[5\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[5\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[6\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[6\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[7\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[7\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[8\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[8\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[9\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[9\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[10\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[10\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[11\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[11\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[12\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[12\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[13\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[13\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[14\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[14\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[15\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[15\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[16\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[16\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[17\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[17\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[18\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[18\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[19\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[19\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[20\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[20\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[21\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[21\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[22\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[22\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020911 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[23\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[23\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[24\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[24\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[25\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[25\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[26\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[26\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[27\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[27\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[28\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[28\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[29\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[29\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[30\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[30\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2_data_out\[31\] ext_top.sv(65) " "Inferred latch for \"rs2_data_out\[31\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[0\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[0\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[1\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[1\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[2\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[2\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[3\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[3\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[4\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[4\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020912 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[5\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[5\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020913 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[6\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[6\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020913 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[7\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[7\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020913 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[8\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[8\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020913 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[9\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[9\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[10\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[10\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[11\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[11\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[12\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[12\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[13\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[13\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[14\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[14\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[15\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[15\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020914 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[16\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[16\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[17\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[17\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[18\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[18\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[19\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[19\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[20\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[20\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[21\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[21\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[22\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[22\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[23\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[23\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020915 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[24\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[24\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020916 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[25\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[25\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020916 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[26\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[26\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020916 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[27\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[27\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020916 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[28\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[28\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020916 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[29\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[29\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020916 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[30\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[30\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020917 "|ext_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1_data_out\[31\] ext_top.sv(65) " "Inferred latch for \"rs1_data_out\[31\]\" at ext_top.sv(65)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020917 "|ext_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_gun top_gun:maverick " "Elaborating entity \"top_gun\" for hierarchy \"top_gun:maverick\"" {  } { { "ext_top.sv" "maverick" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497020929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd ext_top.sv(319) " "Verilog HDL or VHDL warning at ext_top.sv(319): object \"rd\" assigned a value but never read" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1676497020930 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(332) " "Verilog HDL Always Construct warning at ext_top.sv(332): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020930 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(332) " "Verilog HDL Always Construct warning at ext_top.sv(332): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020930 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(333) " "Verilog HDL Always Construct warning at ext_top.sv(333): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(333) " "Verilog HDL Always Construct warning at ext_top.sv(333): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(334) " "Verilog HDL Always Construct warning at ext_top.sv(334): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(338) " "Verilog HDL Always Construct warning at ext_top.sv(338): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(338) " "Verilog HDL Always Construct warning at ext_top.sv(338): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(342) " "Verilog HDL Always Construct warning at ext_top.sv(342): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(342) " "Verilog HDL Always Construct warning at ext_top.sv(342): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 342 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(350) " "Verilog HDL Always Construct warning at ext_top.sv(350): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(350) " "Verilog HDL Always Construct warning at ext_top.sv(350): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 350 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020931 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(356) " "Verilog HDL Always Construct warning at ext_top.sv(356): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(356) " "Verilog HDL Always Construct warning at ext_top.sv(356): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 356 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(361) " "Verilog HDL Always Construct warning at ext_top.sv(361): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(361) " "Verilog HDL Always Construct warning at ext_top.sv(361): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(362) " "Verilog HDL Always Construct warning at ext_top.sv(362): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(362) " "Verilog HDL Always Construct warning at ext_top.sv(362): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(367) " "Verilog HDL Always Construct warning at ext_top.sv(367): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(367) " "Verilog HDL Always Construct warning at ext_top.sv(367): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(369) " "Verilog HDL Always Construct warning at ext_top.sv(369): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(369) " "Verilog HDL Always Construct warning at ext_top.sv(369): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020932 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(376) " "Verilog HDL Always Construct warning at ext_top.sv(376): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 376 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(381) " "Verilog HDL Always Construct warning at ext_top.sv(381): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(381) " "Verilog HDL Always Construct warning at ext_top.sv(381): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(382) " "Verilog HDL Always Construct warning at ext_top.sv(382): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(382) " "Verilog HDL Always Construct warning at ext_top.sv(382): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 382 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(383) " "Verilog HDL Always Construct warning at ext_top.sv(383): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(383) " "Verilog HDL Always Construct warning at ext_top.sv(383): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(384) " "Verilog HDL Always Construct warning at ext_top.sv(384): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020933 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(384) " "Verilog HDL Always Construct warning at ext_top.sv(384): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 384 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(385) " "Verilog HDL Always Construct warning at ext_top.sv(385): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(385) " "Verilog HDL Always Construct warning at ext_top.sv(385): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(393) " "Verilog HDL Always Construct warning at ext_top.sv(393): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(393) " "Verilog HDL Always Construct warning at ext_top.sv(393): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 393 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(397) " "Verilog HDL Always Construct warning at ext_top.sv(397): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(397) " "Verilog HDL Always Construct warning at ext_top.sv(397): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020934 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(405) " "Verilog HDL Always Construct warning at ext_top.sv(405): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(405) " "Verilog HDL Always Construct warning at ext_top.sv(405): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 405 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(411) " "Verilog HDL Always Construct warning at ext_top.sv(411): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(411) " "Verilog HDL Always Construct warning at ext_top.sv(411): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 411 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(412) " "Verilog HDL Always Construct warning at ext_top.sv(412): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(412) " "Verilog HDL Always Construct warning at ext_top.sv(412): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 412 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(413) " "Verilog HDL Always Construct warning at ext_top.sv(413): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(413) " "Verilog HDL Always Construct warning at ext_top.sv(413): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 413 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(414) " "Verilog HDL Always Construct warning at ext_top.sv(414): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 414 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i1 ext_top.sv(418) " "Verilog HDL Always Construct warning at ext_top.sv(418): variable \"i1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 418 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020935 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(419) " "Verilog HDL Always Construct warning at ext_top.sv(419): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 419 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020936 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(420) " "Verilog HDL Always Construct warning at ext_top.sv(420): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 420 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020936 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(434) " "Verilog HDL Always Construct warning at ext_top.sv(434): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020936 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(434) " "Verilog HDL Always Construct warning at ext_top.sv(434): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 434 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020936 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(435) " "Verilog HDL Always Construct warning at ext_top.sv(435): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020936 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(435) " "Verilog HDL Always Construct warning at ext_top.sv(435): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 435 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020936 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(436) " "Verilog HDL Always Construct warning at ext_top.sv(436): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020937 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(436) " "Verilog HDL Always Construct warning at ext_top.sv(436): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 436 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020937 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(447) " "Verilog HDL Always Construct warning at ext_top.sv(447): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020937 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(447) " "Verilog HDL Always Construct warning at ext_top.sv(447): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 447 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020937 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(448) " "Verilog HDL Always Construct warning at ext_top.sv(448): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020937 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(448) " "Verilog HDL Always Construct warning at ext_top.sv(448): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 448 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020937 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(455) " "Verilog HDL Always Construct warning at ext_top.sv(455): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(455) " "Verilog HDL Always Construct warning at ext_top.sv(455): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 455 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(456) " "Verilog HDL Always Construct warning at ext_top.sv(456): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(456) " "Verilog HDL Always Construct warning at ext_top.sv(456): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 456 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(463) " "Verilog HDL Always Construct warning at ext_top.sv(463): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(463) " "Verilog HDL Always Construct warning at ext_top.sv(463): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 463 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(464) " "Verilog HDL Always Construct warning at ext_top.sv(464): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(464) " "Verilog HDL Always Construct warning at ext_top.sv(464): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 464 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020938 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(471) " "Verilog HDL Always Construct warning at ext_top.sv(471): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(471) " "Verilog HDL Always Construct warning at ext_top.sv(471): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 471 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(472) " "Verilog HDL Always Construct warning at ext_top.sv(472): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(472) " "Verilog HDL Always Construct warning at ext_top.sv(472): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 472 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(479) " "Verilog HDL Always Construct warning at ext_top.sv(479): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(479) " "Verilog HDL Always Construct warning at ext_top.sv(479): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 479 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(480) " "Verilog HDL Always Construct warning at ext_top.sv(480): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 480 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(480) " "Verilog HDL Always Construct warning at ext_top.sv(480): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 480 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020939 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1_data_in ext_top.sv(487) " "Verilog HDL Always Construct warning at ext_top.sv(487): variable \"rs1_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020940 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2_data_in ext_top.sv(487) " "Verilog HDL Always Construct warning at ext_top.sv(487): variable \"rs2_data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020940 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(488) " "Verilog HDL Always Construct warning at ext_top.sv(488): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020940 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(488) " "Verilog HDL Always Construct warning at ext_top.sv(488): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 488 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020940 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(498) " "Verilog HDL Always Construct warning at ext_top.sv(498): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 498 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020940 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "iw_in ext_top.sv(500) " "Verilog HDL Always Construct warning at ext_top.sv(500): variable \"iw_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 500 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020940 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(500) " "Verilog HDL Always Construct warning at ext_top.sv(500): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 500 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020941 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ext_top.sv(503) " "Verilog HDL Always Construct warning at ext_top.sv(503): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 503 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1676497020941 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ext_top.sv(324) " "Verilog HDL Case Statement warning at ext_top.sv(324): incomplete case statement has no default case item" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1676497020941 "|ext_top|top_gun:maverick"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_temp ext_top.sv(323) " "Verilog HDL Always Construct warning at ext_top.sv(323): inferring latch(es) for variable \"alu_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1676497020942 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[0\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[0\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020947 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[1\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[1\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020947 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[2\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[2\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020947 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[3\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[3\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[4\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[4\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[5\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[5\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[6\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[6\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[7\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[7\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[8\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[8\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[9\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[9\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[10\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[10\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[11\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[11\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020948 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[12\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[12\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[13\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[13\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[14\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[14\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[15\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[15\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[16\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[16\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[17\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[17\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[18\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[18\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[19\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[19\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[20\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[20\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[21\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[21\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020949 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[22\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[22\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[23\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[23\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[24\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[24\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[25\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[25\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[26\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[26\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[27\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[27\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[28\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[28\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[29\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[29\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[30\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[30\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_temp\[31\] ext_top.sv(323) " "Inferred latch for \"alu_temp\[31\]\" at ext_top.sv(323)" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497020950 "|ext_top|top_gun:maverick"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qi14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qi14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qi14 " "Found entity 1: altsyncram_qi14" {  } { { "db/altsyncram_qi14.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/altsyncram_qi14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7c " "Found entity 1: mux_i7c" {  } { { "db/mux_i7c.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/mux_i7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ssh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ssh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ssh " "Found entity 1: cntr_ssh" {  } { { "db/cntr_ssh.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_ssh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lrb " "Found entity 1: cmpr_lrb" {  } { { "db/cmpr_lrb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_lrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8hi " "Found entity 1: cntr_8hi" {  } { { "db/cntr_8hi.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_8hi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4rh " "Found entity 1: cntr_4rh" {  } { { "db/cntr_4rh.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_4rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497024948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497024948 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497025586 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676497025751 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.15.15:37:08 Progress: Loading slddb2c3e50/alt_sld_fab_wrapper_hw.tcl " "2023.02.15.15:37:08 Progress: Loading slddb2c3e50/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497028182 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497029588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497029688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497030439 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497030553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497030670 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497030801 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497030805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497030805 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1676497031453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddb2c3e50/alt_sld_fab.v" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497031722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497031722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497031833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497031833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497031834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497031834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497031934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497031934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497032047 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497032047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497032047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/db/ip/slddb2c3e50/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676497032150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497032150 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Ram0 " "RAM logic \"Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "ext_top.sv" "Ram0" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1676497033822 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1676497033822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676497034184 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[20\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[20\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[18\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[18\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[14\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[14\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[12\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[12\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[9\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[9\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[6\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[6\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[5\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[5\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[4\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[4\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[3\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[3\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[21\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[21\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[25\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[25\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pc_out\[28\] pc_out\[10\] " "Duplicate LATCH primitive \"pc_out\[28\]\" merged with LATCH primitive \"pc_out\[10\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "rs1_data_out\[1\] rs1_data_out\[0\] " "Duplicate LATCH primitive \"rs1_data_out\[1\]\" merged with LATCH primitive \"rs1_data_out\[0\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1676497034255 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1676497034255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_out\[0\] " "Latch pc_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034255 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pc_out\[10\] " "Latch pc_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034255 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_data_out\[0\] " "Latch rs1_data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034255 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs1_data_out\[25\] " "Latch rs1_data_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034255 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034255 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_data_out\[1\] " "Latch rs2_data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_data_out\[28\] " "Latch rs2_data_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "rs2_data_out\[29\] " "Latch rs2_data_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[0\] " "Latch top_gun:maverick\|alu_temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[10\] " "Latch top_gun:maverick\|alu_temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[11\] " "Latch top_gun:maverick\|alu_temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[12\] " "Latch top_gun:maverick\|alu_temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[13\] " "Latch top_gun:maverick\|alu_temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[14\] " "Latch top_gun:maverick\|alu_temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[15\] " "Latch top_gun:maverick\|alu_temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[16\] " "Latch top_gun:maverick\|alu_temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[17\] " "Latch top_gun:maverick\|alu_temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[18\] " "Latch top_gun:maverick\|alu_temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[19\] " "Latch top_gun:maverick\|alu_temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[4\] " "Ports D and ENA on the latch are fed by the same signal SW\[4\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[1\] " "Latch top_gun:maverick\|alu_temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[20\] " "Latch top_gun:maverick\|alu_temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[21\] " "Latch top_gun:maverick\|alu_temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[22\] " "Latch top_gun:maverick\|alu_temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[23\] " "Latch top_gun:maverick\|alu_temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034256 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034256 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[24\] " "Latch top_gun:maverick\|alu_temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[25\] " "Latch top_gun:maverick\|alu_temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[26\] " "Latch top_gun:maverick\|alu_temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[27\] " "Latch top_gun:maverick\|alu_temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[28\] " "Latch top_gun:maverick\|alu_temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[29\] " "Latch top_gun:maverick\|alu_temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[2\] " "Latch top_gun:maverick\|alu_temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[30\] " "Latch top_gun:maverick\|alu_temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[31\] " "Latch top_gun:maverick\|alu_temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[3\] " "Latch top_gun:maverick\|alu_temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[4\] " "Latch top_gun:maverick\|alu_temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[5\] " "Latch top_gun:maverick\|alu_temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[6\] " "Latch top_gun:maverick\|alu_temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[3\] " "Ports D and ENA on the latch are fed by the same signal SW\[3\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[7\] " "Latch top_gun:maverick\|alu_temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[8\] " "Latch top_gun:maverick\|alu_temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_gun:maverick\|alu_temp\[9\] " "Latch top_gun:maverick\|alu_temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[0\] " "Ports D and ENA on the latch are fed by the same signal SW\[0\]" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1676497034257 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 323 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1676497034257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497034624 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 357 677 0 0 320 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 357 of its 677 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 320 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1676497037438 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676497037591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676497037591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497038052 "|ext_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497038052 "|ext_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497038052 "|ext_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497038052 "|ext_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497038052 "|ext_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676497038052 "|ext_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676497038052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5603 " "Implemented 5603 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676497038053 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676497038053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5263 " "Implemented 5263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676497038053 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1676497038053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676497038053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676497038083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 15:37:18 2023 " "Processing ended: Wed Feb 15 15:37:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676497038083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676497038083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676497038083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676497038083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1676497039438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676497039439 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:37:19 2023 " "Processing started: Wed Feb 15 15:37:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676497039439 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676497039439 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ext_top -c ext_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676497039439 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676497039465 ""}
{ "Info" "0" "" "Project  = ext_top" {  } {  } 0 0 "Project  = ext_top" 0 0 "Fitter" 0 0 1676497039466 ""}
{ "Info" "0" "" "Revision = ext_top" {  } {  } 0 0 "Revision = ext_top" 0 0 "Fitter" 0 0 1676497039466 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1676497039598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1676497039598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ext_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"ext_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676497039626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676497039667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676497039667 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676497039932 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676497039938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1676497040094 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676497040094 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 16153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676497040109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 16155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676497040109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 16157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676497040109 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 16159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1676497040109 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676497040109 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676497040109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676497040109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676497040109 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1676497040109 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1676497040647 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1676497041549 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676497041557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676497041557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676497041557 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1676497041557 ""}
{ "Info" "ISTA_SDC_FOUND" "ext_top.sdc " "Reading SDC File: 'ext_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1676497041604 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ext_top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at ext_top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1676497041605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ext_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at ext_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676497041605 ""}  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1676497041605 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ext_top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at ext_top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1676497041605 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ext_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ext_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676497041605 ""}  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1676497041605 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1676497041605 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rs1_data_out\[25\] SW\[0\] " "Latch rs1_data_out\[25\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497041621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676497041621 "|ext_top|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pc_out\[10\] SW\[1\] " "Latch pc_out\[10\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497041621 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1676497041621 "|ext_top|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676497041632 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1676497041632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676497041674 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1676497041678 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676497041678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676497041678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676497041678 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1676497041678 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1676497041678 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node ADC_CLK_10~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042263 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 16141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042263 ""}  } { { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_gun:maverick\|WideOr0~1  " "Automatically promoted node top_gun:maverick\|WideOr0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042263 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr5~1  " "Automatically promoted node WideOr5~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042263 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ram0~22  " "Automatically promoted node Ram0~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector105~9 " "Destination node top_gun:maverick\|Selector105~9" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|WideOr0~1 " "Destination node top_gun:maverick\|WideOr0~1" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector116~3 " "Destination node top_gun:maverick\|Selector116~3" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector116~4 " "Destination node top_gun:maverick\|Selector116~4" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector104~13 " "Destination node top_gun:maverick\|Selector104~13" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector119~14 " "Destination node top_gun:maverick\|Selector119~14" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector119~18 " "Destination node top_gun:maverick\|Selector119~18" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector123~12 " "Destination node top_gun:maverick\|Selector123~12" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector124~2 " "Destination node top_gun:maverick\|Selector124~2" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector126~1 " "Destination node top_gun:maverick\|Selector126~1" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1676497042263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676497042263 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr6~0  " "Automatically promoted node WideOr6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector126~0 " "Destination node top_gun:maverick\|Selector126~0" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_gun:maverick\|Selector124~3 " "Destination node top_gun:maverick\|Selector124~3" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 324 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042263 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676497042263 ""}  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 66 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042263 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1676497042264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 9253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 9273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042264 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 2458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1676497042264 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1676497042264 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 5604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676497042264 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676497042942 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676497042955 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676497042955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676497042971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676497042997 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676497043022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676497043022 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676497043034 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676497043274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1676497043287 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676497043287 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_CS_N " "Node \"GSENSOR_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT1 " "Node \"GSENSOR_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_INT2 " "Node \"GSENSOR_INT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SCLK " "Node \"GSENSOR_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDI " "Node \"GSENSOR_SDI\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GSENSOR_SDO " "Node \"GSENSOR_SDO\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[7\] " "Node \"HEX0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[7\] " "Node \"HEX1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[7\] " "Node \"HEX2\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[7\] " "Node \"HEX3\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[7\] " "Node \"HEX4\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[7\] " "Node \"HEX5\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1676497043952 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1676497043952 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676497043957 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1676497043968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676497045653 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676497046331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676497046391 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676497047755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676497047755 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676497048581 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1676497051622 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676497051622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1676497052121 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1676497052121 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676497052121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676497052124 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.78 " "Total time spent on timing analysis during the Fitter is 1.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1676497052413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676497052473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676497053095 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676497053099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676497053883 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676497054905 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1676497055828 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/prithvi/Applications/Quartus_Lite/Installed/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sv" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1676497055852 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1676497055852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/output_files/ext_top.fit.smsg " "Generated suppressed messages file /home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/output_files/ext_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676497056344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 184 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 184 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2118 " "Peak virtual memory: 2118 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676497057635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 15:37:37 2023 " "Processing ended: Wed Feb 15 15:37:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676497057635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676497057635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676497057635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676497057635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676497058923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676497058923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:37:38 2023 " "Processing started: Wed Feb 15 15:37:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676497058923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676497058923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ext_top -c ext_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676497058923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1676497059166 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676497061699 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676497061742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "400 " "Peak virtual memory: 400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676497062174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 15:37:42 2023 " "Processing ended: Wed Feb 15 15:37:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676497062174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676497062174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676497062174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676497062174 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676497062865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676497063414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676497063414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:37:43 2023 " "Processing started: Wed Feb 15 15:37:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676497063414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1676497063414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ext_top -c ext_top " "Command: quartus_sta ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1676497063414 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1676497063442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1676497063652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1676497063652 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497063704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497063704 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "The Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1676497064065 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676497064157 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1676497064157 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1676497064157 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1676497064157 ""}
{ "Info" "ISTA_SDC_FOUND" "ext_top.sdc " "Reading SDC File: 'ext_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1676497064205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ext_top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at ext_top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676497064205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ext_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at ext_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676497064206 ""}  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676497064206 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ext_top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at ext_top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1676497064206 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ext_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at ext_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1676497064206 ""}  } { { "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/ext_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1676497064206 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1676497064206 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rs1_data_out\[25\] SW\[0\] " "Latch rs1_data_out\[25\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497064220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676497064220 "|ext_top|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pc_out\[10\] SW\[1\] " "Latch pc_out\[10\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497064220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676497064220 "|ext_top|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676497064229 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676497064229 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676497064241 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1676497064243 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1676497064252 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1676497064286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.326 " "Worst-case setup slack is 44.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.326               0.000 altera_reserved_tck  " "   44.326               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.811               0.000 ADC_CLK_10  " "   90.811               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497064304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.230 " "Worst-case hold slack is 0.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 ADC_CLK_10  " "    0.230               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497064317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.394 " "Worst-case recovery slack is 95.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.394               0.000 altera_reserved_tck  " "   95.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497064322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497064326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.532 " "Worst-case minimum pulse width slack is 49.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.532               0.000 ADC_CLK_10  " "   49.532               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.537               0.000 altera_reserved_tck  " "   49.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497064331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497064331 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497064384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497064384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497064384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497064384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.071 ns " "Worst Case Available Settling Time: 342.071 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497064384 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497064384 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676497064384 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676497064387 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1676497064418 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1676497065210 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rs1_data_out\[25\] SW\[0\] " "Latch rs1_data_out\[25\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497065369 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676497065369 "|ext_top|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pc_out\[10\] SW\[1\] " "Latch pc_out\[10\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497065370 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676497065370 "|ext_top|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676497065376 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676497065376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676497065376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.737 " "Worst-case setup slack is 44.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.737               0.000 altera_reserved_tck  " "   44.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   91.351               0.000 ADC_CLK_10  " "   91.351               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 ADC_CLK_10  " "    0.222               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.842 " "Worst-case recovery slack is 95.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.842               0.000 altera_reserved_tck  " "   95.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.829 " "Worst-case removal slack is 0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 altera_reserved_tck  " "    0.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.553 " "Worst-case minimum pulse width slack is 49.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.553               0.000 ADC_CLK_10  " "   49.553               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.559               0.000 altera_reserved_tck  " "   49.559               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065431 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.716 ns " "Worst Case Available Settling Time: 342.716 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065478 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065478 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676497065478 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1676497065480 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch rs1_data_out\[25\] SW\[0\] " "Latch rs1_data_out\[25\] is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497065664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676497065664 "|ext_top|SW[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[1\] " "Node: SW\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pc_out\[10\] SW\[1\] " "Latch pc_out\[10\] is being clocked by SW\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1676497065664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1676497065664 "|ext_top|SW[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1676497065670 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1676497065670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676497065670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.757 " "Worst-case setup slack is 47.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.757               0.000 altera_reserved_tck  " "   47.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065681 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.726               0.000 ADC_CLK_10  " "   95.726               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065681 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.085 " "Worst-case hold slack is 0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 ADC_CLK_10  " "    0.085               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.655 " "Worst-case recovery slack is 97.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.655               0.000 altera_reserved_tck  " "   97.655               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.267 " "Worst-case minimum pulse width slack is 49.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.267               0.000 ADC_CLK_10  " "   49.267               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.384               0.000 altera_reserved_tck  " "   49.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1676497065705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1676497065705 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 43 synchronizer chains. " "Report Metastability: Found 43 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 43 " "Number of Synchronizer Chains Found: 43" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.786 ns " "Worst Case Available Settling Time: 346.786 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1676497065750 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1676497065750 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676497066229 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1676497066230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 12 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "701 " "Peak virtual memory: 701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676497066266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 15:37:46 2023 " "Processing ended: Wed Feb 15 15:37:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676497066266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676497066266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676497066266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1676497066266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1676497067510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676497067510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 15 15:37:47 2023 " "Processing started: Wed Feb 15 15:37:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676497067510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676497067510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ext_top -c ext_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1676497067511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1676497067818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ext_top.vo /home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/simulation/questa/ simulation " "Generated file ext_top.vo in folder \"/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Custom_RISC_Implementation-/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1676497068934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "653 " "Peak virtual memory: 653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676497070209 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 15 15:37:50 2023 " "Processing ended: Wed Feb 15 15:37:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676497070209 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676497070209 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676497070209 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676497070209 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 375 s " "Quartus Prime Full Compilation was successful. 0 errors, 375 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1676497070969 ""}
