\doxysubsection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_i2_c___type_def}{}\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f398xx.\+h$>$}

\doxysubsubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga91782f7b81475b0e3c3779273abd26aa}{CR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga29eb47db03d5ad7e9b399f8895f1768c}{CR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gae8269169fcbdc2ecb580208d99c2f89f}{OAR1}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga73988a218be320999c74a641b3d6e3c1}{OAR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga92514ade6721d7c8e35d95c5b5810852}{TIMINGR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga95f1607b6254092066a3b6e35146e28a}{TIMEOUTR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0f73f2b049d95841c54313f0cc949afe}{ISR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga790a1957ec69244915a9637f7d925cf7}{ICR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga64c9036c1b58778cda97efa2e8a4be97}{PECR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga43d30d8efd8e4606663c7cb8d2565e12}{RXDR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad243ba45c86b31cb271ccfc09c920628}{TXDR}}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
System/\+Devices/\mbox{\hyperlink{stm32f301x8_8h}{stm32f301x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f302x8_8h}{stm32f302x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f302xc_8h}{stm32f302xc.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f302xe_8h}{stm32f302xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303x8_8h}{stm32f303x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303xc_8h}{stm32f303xc.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303xe_8h}{stm32f303xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f318xx_8h}{stm32f318xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f328xx_8h}{stm32f328xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f334x8_8h}{stm32f334x8.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f358xx_8h}{stm32f358xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f373xc_8h}{stm32f373xc.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f378xx_8h}{stm32f378xx.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f398xx_8h}{stm32f398xx.\+h}}\end{DoxyCompactItemize}
