// Seed: 2336550466
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    output wire  id_3,
    output tri   id_4
);
  logic [7:0]
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25;
  and primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_6,
      id_7,
      id_8,
      id_9
  );
  assign id_15[1'b0] = id_18;
  wire id_26;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output wire id_1,
    input tri1 id_2,
    input wire id_3,
    output wand id_4,
    output tri1 id_5,
    input wor id_6,
    input supply0 id_7
);
  tri0 id_9;
  module_0 modCall_1 ();
  supply0 id_10 = 1;
  wire id_11;
  id_12(
      id_9, (1'b0), id_9 * 1'h0, id_4, 1, 1
  );
endmodule
