module UINT16_TO_FP17_leading_sign_16_0(mantissa, rtn);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire [3:0] IntLeadZero_16U_leading_sign_16_0_rtn_IntLeadZero_16U_leading_sign_16_0_rtn_and_nl;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_and_53_nl;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_and_55_nl;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_and_60_nl;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_14_2_sdt_1;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_18_3_sdt_3;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_1;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_2;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_34_2_sdt_1;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_44_4_sdt_4;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_1;
  wire IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_2;
  wire c_h_1_2;
  wire c_h_1_5;
  wire c_h_1_6;
  input [15:0] mantissa;
  output [4:0] rtn;
  assign c_h_1_2 = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_1 & IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_2;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_18_3_sdt_3 = _10_ & IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_14_2_sdt_1;
  assign c_h_1_5 = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_1 & IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_2;
  assign c_h_1_6 = c_h_1_2 & IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_18_3_sdt_3;
  assign _00_ = _11_ & IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_34_2_sdt_1;
  assign _01_ = _00_ & c_h_1_5;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_44_4_sdt_4 = _01_ & c_h_1_6;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_and_55_nl = c_h_1_2 & _35_;
  assign _02_ = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_1 & _36_;
  assign _03_ = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_1 & _37_;
  assign _04_ = _23_ & c_h_1_6;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_and_53_nl = _02_ & _24_;
  assign _05_ = _39_ & c_h_1_2;
  assign _06_ = _26_ & _28_;
  assign _07_ = _41_ & c_h_1_5;
  assign _08_ = _30_ & _32_;
  assign _09_ = _33_ & c_h_1_6;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_and_60_nl = _06_ & _34_;
  assign _10_ = ! mantissa[9:8];
  assign _11_ = ! mantissa[1:0];
  assign _12_ = | mantissa[13:12];
  assign _13_ = | mantissa[15:14];
  assign _14_ = | mantissa[11:10];
  assign _15_ = | mantissa[5:4];
  assign _16_ = | mantissa[7:6];
  assign _17_ = | mantissa[3:2];
  assign _18_ = mantissa[14:13] != 1'b1;
  assign _19_ = mantissa[10:9] != 1'b1;
  assign _20_ = mantissa[6:5] != 1'b1;
  assign _21_ = mantissa[2:1] != 1'b1;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_2 = ~ _12_;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_6_2_sdt_1 = ~ _13_;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_14_2_sdt_1 = ~ _14_;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_2 = ~ _15_;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_26_2_sdt_1 = ~ _16_;
  assign IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_34_2_sdt_1 = ~ _17_;
  assign _22_ = ~ IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_18_3_sdt_3;
  assign _23_ = ~ _03_;
  assign _24_ = ~ _04_;
  assign _25_ = ~ _18_;
  assign _26_ = ~ _38_;
  assign _27_ = ~ _19_;
  assign _28_ = ~ _05_;
  assign _29_ = ~ _20_;
  assign _30_ = ~ _40_;
  assign _31_ = ~ _21_;
  assign _32_ = ~ _07_;
  assign _33_ = ~ _08_;
  assign _34_ = ~ _09_;
  assign _35_ = c_h_1_5 | _22_;
  assign _36_ = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_14_2_sdt_1 | _12_;
  assign _37_ = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_34_2_sdt_1 | _15_;
  assign _38_ = mantissa[15] | _25_;
  assign _39_ = mantissa[11] | _27_;
  assign _40_ = mantissa[7] | _29_;
  assign _41_ = mantissa[3] | _31_;
  wire [3:0] fangyuan0;
  assign fangyuan0 = { c_h_1_6, IntLeadZero_16U_leading_sign_16_0_rtn_and_55_nl, IntLeadZero_16U_leading_sign_16_0_rtn_and_53_nl, IntLeadZero_16U_leading_sign_16_0_rtn_and_60_nl };

  assign IntLeadZero_16U_leading_sign_16_0_rtn_IntLeadZero_16U_leading_sign_16_0_rtn_and_nl = IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_44_4_sdt_4 ? 4'b0000 : fangyuan0;
  assign rtn = { IntLeadZero_16U_leading_sign_16_0_rtn_wrs_c_44_4_sdt_4, IntLeadZero_16U_leading_sign_16_0_rtn_IntLeadZero_16U_leading_sign_16_0_rtn_and_nl };
endmodule
