<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='138' type='unsigned int llvm::AMDGPU::IsaInfo::getNumExtraSGPRs(const llvm::MCSubtargetInfo * STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='136'>/// \returns Number of extra SGPRs implicitly required by given subtarget \p
/// STI when the given special registers are used.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='3291' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser18calculateGPRBlocksERKN4llvm13FeatureBitsetEbbbjNS1_7SMRangeEjS5_RjS6_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='347' ll='369' type='unsigned int llvm::AMDGPU::IsaInfo::getNumExtraSGPRs(const llvm::MCSubtargetInfo * STI, bool VCCUsed, bool FlatScrUsed, bool XNACKUsed)'/>
