cp setup/hdl.var sim
cp setup/cds.lib sim
echo "DEFINE worklib /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/sim/worklib" >> /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/sim/cds.lib
echo "DEFINE WORK worklib" >> /project/tsmc16/users/iday/ws/git/riscv-grid/pulp/sim/hdl.var
make -C sim all-xcelium
make[1]: Entering directory '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/sim'
make -C ../rtl/tb/remote_bitbang clean
make[2]: Entering directory '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/tb/remote_bitbang'
rm -rf librbs.so remote_bitbang.o sim_jtag.o ./.d
make[2]: Leaving directory '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/tb/remote_bitbang'
make -C ../rtl/tb/remote_bitbang all
make[2]: Entering directory '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/tb/remote_bitbang'
cc -MT remote_bitbang.o -MMD -MP -MF ./.d/remote_bitbang.Td -std=gnu11 -fno-strict-aliasing -Wall -Wextra -Wno-missing-field-initializers -Wno-unused-function -Wno-missing-braces -O2 -g -march=native -DENABLE_LOGGING -DNDEBUG -fPIC -I./  \
	-c  remote_bitbang.c -o remote_bitbang.o 
cc -MT sim_jtag.o -MMD -MP -MF ./.d/sim_jtag.Td -std=gnu11 -fno-strict-aliasing -Wall -Wextra -Wno-missing-field-initializers -Wno-unused-function -Wno-missing-braces -O2 -g -march=native -DENABLE_LOGGING -DNDEBUG -fPIC -I./  \
	-c  sim_jtag.c -o sim_jtag.o 
ld -shared -E --exclude-libs ALL -o librbs.so  \
	remote_bitbang.o sim_jtag.o 
make[2]: Leaving directory '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/rtl/tb/remote_bitbang'
./xcelium_compile.sh
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
    assert final ($onehot0(onehot)) else
               |
xmvlog: *W,DEFFIN (../.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/onehot_to_bin.sv,34|15): Usage of reserved word "final" in a deferred assertion is not supported.
          perm_array[r][i]     = perm_array[r][index];
                                                   |
xmvlog: *W,BIGWBS (../.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sub_per_hash.sv,122|51): Bit-select index truncation .
          perm_array[r][index] = indices[r][i];
                            |
xmvlog: *W,BIGWBS (../.bender/git/checkouts/common_cells-f18d75f6d6d026a5/src/sub_per_hash.sv,123|28): Bit-select index truncation .
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
package stream_test;
                  |
xmvlog: *W,TSNSPK (../.bender/git/checkouts/common_cells-f18d75f6d6d026a5/test/stream_test.sv,16|18): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
  endproperty;
             |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/hwpe_stream_interfaces.sv,59|13): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
  endproperty;
             |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/hwpe_stream_interfaces.sv,104|13): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
  endproperty;
             |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-stream-2efec61d39f03cd2/rtl/hwpe_stream_interfaces.sv,112|13): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
  aw_id   : assert final(
                       |
xmvlog: *W,DEFFIN (../.bender/git/checkouts/axi-d42e23417b564294/src/axi_id_prepend.sv,123|23): Usage of reserved word "final" in a deferred assertion is not supported.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
package axi_test;
               |
xmvlog: *W,TSNSPK (../.bender/git/checkouts/axi-d42e23417b564294/src/axi_test.sv,21|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
package tb_axi_dw_pkg       ;
                    |
xmvlog: *W,TSNSPK (../.bender/git/checkouts/axi-d42e23417b564294/test/tb_axi_dw_pkg.sv,19|20): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
package tb_axi_xbar_pkg;
                      |
xmvlog: *W,TSNSPK (../.bender/git/checkouts/axi-d42e23417b564294/test/tb_axi_xbar_pkg.sv,20|22): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
    `define CLEAR_CNTS        6'b00_0100
                                        |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/mp_icache_ctrl_unit.sv,37|40): text macro 'CLEAR_CNTS' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/icache_ctrl_unit.sv',40|22 ).
    `define ENABLE_CNTS       6'b00_0101
                                        |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/mp_icache_ctrl_unit.sv,38|40): text macro 'ENABLE_CNTS' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/icache_ctrl_unit.sv',41|23 ).
    `define SEL_FLUSH_ICACHE  6'b00_0010 // W Only --> Selective FLush (use wdata for address)
                                                                                              |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/new_icache_ctrl_unit.sv,36|94): text macro 'SEL_FLUSH_ICACHE' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/mp_pf_icache_ctrl_unit.sv',36|28 ).
    `define CLEAR_CNTS    6'b00_0011 
                                     |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/pri_icache_ctrl_unit.sv,36|37): text macro 'CLEAR_CNTS' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/new_icache_ctrl_unit.sv',40|22 ).
    `define ENABLE_CNTS   6'b00_0100
                                    |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/pri_icache_ctrl_unit.sv,37|36): text macro 'ENABLE_CNTS' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/new_icache_ctrl_unit.sv',41|23 ).
    `define SEL_FLUSH_ICACHE  6'b00_0011
                                        |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/sp_icache_ctrl_unit.sv,37|40): text macro 'SEL_FLUSH_ICACHE' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/new_icache_ctrl_unit.sv',36|28 ).
    `define CLEAR_CNTS        6'b00_0100
                                        |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/sp_icache_ctrl_unit.sv,39|40): text macro 'CLEAR_CNTS' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/pri_icache_ctrl_unit.sv',36|22 ).
    `define ENABLE_CNTS       6'b00_0101
                                        |
xmvlog: *W,MACRDF (../.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/sp_icache_ctrl_unit.sv,40|40): text macro 'ENABLE_CNTS' redefined - replaced with new definition, Previous definition was found here ('/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/cluster_peripherals-cc771700129bb934/icache_ctrl_unit/pri_icache_ctrl_unit.sv',37|23 ).
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
        if (|w_req_int[0] | |clr_core_stat_transp[i])
                            |
xmvlog: *W,DUPBWO (../.bender/git/checkouts/event_unit_flex-385402acb0ace331/rtl/hw_dispatch.sv,172|28): error prone bit-wise OR ('|') sequence detected [4.1.11(IEEE)].
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvhdl(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
    endproperty;
               |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_engine.sv,243|15): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
    endproperty;
               |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_engine.sv,247|15): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
    endproperty;
               |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_engine.sv,255|15): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
    endproperty;
               |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/hwpe-mac-engine-51b68cfc401cd47c/rtl/mac_engine.sv,259|15): Ignored unexpected semicolon following SystemVerilog description keyword (endproperty).
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
      $value$plusargs("ibex_tracer_file_base=%s", file_name_base);
                    |
xmvlog: *W,NOSYST (../.bender/git/checkouts/ibex-71db63ed1d9e7444/rtl/ibex_tracer.sv,115|20): System function '$value$plusargs' invoked as a task. Return value will be ignored.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
package reg_test;
               |
xmvlog: *W,TSNSPK (../.bender/git/checkouts/register_interface-1e5f22ae6b2b5b5d/src/reg_test.sv,14|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
        `TCDM_ASSIGN_INTF(l2_demux_2_axi_bridge[i], demux_slaves[0]);
                                                                    |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,95|68): Ignored unexpected semicolon following SystemVerilog description keyword (r_valid).
        `TCDM_ASSIGN_INTF(l2_demux_2_contiguous_xbar[i], demux_slaves[1]);
                                                                         |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,96|73): Ignored unexpected semicolon following SystemVerilog description keyword (r_valid).
        `TCDM_ASSIGN_INTF(l2_demux_2_interleaved_xbar[i], demux_slaves[2]);
                                                                          |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,97|74): Ignored unexpected semicolon following SystemVerilog description keyword (r_valid).
        `TCDM_ASSIGN_INTF(master_ports_interleaved_only_checked[i], err_demux_slaves[1]);
                                                                                        |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,123|88): Ignored unexpected semicolon following SystemVerilog description keyword (r_valid).
        `TCDM_ASSIGN_INTF(err_slave, err_demux_slaves[0]);
                                                         |
xmvlog: *W,UEXPSC (../.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,127|57): Ignored unexpected semicolon following SystemVerilog description keyword (r_valid).
                                                    LatencyMode: axi_pkg::CUT_MST_AX | axi_pkg::MuxW,
                                                                                     |
xmvlog: *W,ENUMERR (../.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,279|85): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
  `timescale 1ns / 1ps
                     |
xmvlog: *W,TMSERX (../.bender/git/checkouts/tbtools-1e187ea1c1c7637e/dpi_models/dpi_models.sv,101|21): `timescale must be used outside of design units; directive ignored [19.8(IEEE Std 1364-2005)].
package dpi_models;
                 |
xmvlog: *W,TSNSPK (../.bender/git/checkouts/tbtools-1e187ea1c1c7637e/dpi_models/dpi_models.sv,100|17): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
`define NB_MASTER 4
                   |
xmvlog: *W,MACRDF (../rtl/includes/soc_bus_defines.sv,21|19): text macro 'NB_MASTER' redefined - replaced with new definition, Previous definition was found here ('../rtl/includes/cluster_bus_defines.sv',23|17 ).
`define NB_REGION 4
                   |
xmvlog: *W,MACRDF (../rtl/includes/soc_bus_defines.sv,22|19): text macro 'NB_REGION' redefined - replaced with new definition, Previous definition was found here ('../rtl/includes/cluster_bus_defines.sv',25|17 ).
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
package jtag_pkg;
               |
xmvlog: *W,TSNSPK (../rtl/tb/jtag_pkg.sv,17|15): `timescale is not specified for the package.  The default timescale of 1ns/1ns will be assumed for this package.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
interface IPR_READ_IF (
                    |
xmvlog: *W,RECOMP (../rtl/ipr_dir/read_write_interface.sv,6|20): recompiling design unit worklib.IPR_READ_IF.
	First compiled from line 6 of ../rtl/ipr_dir/read_write_interface.sv.
interface IPR_WRITE_IF (
                     |
xmvlog: *W,RECOMP (../rtl/ipr_dir/read_write_interface.sv,28|21): recompiling design unit worklib.IPR_WRITE_IF.
	First compiled from line 28 of ../rtl/ipr_dir/read_write_interface.sv.
xmvlog(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
    input  logic [ASIZE:0]   src_ptr,
                                   |
xmvlog: *W,NODNTW (../rtl/ipr_dir/sv_ipr/rtl/sync_ptr.sv,9|35): Implicit net port (src_ptr) is not allowed since `default_nettype is declared as 'none'; 'wire' used instead [19.2(IEEE 2001)].
xmelab(64): 24.03-s006: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
  pad_frame pad_frame_i
                      |
xmelab: *W,CUVWSP (../rtl/pulp/pulp.sv,527|22): 9 output ports were not connected:
xmelab: (../rtl/pulp/pad_frame.sv,163): in_hyper_cs0n_o
xmelab: (../rtl/pulp/pad_frame.sv,164): in_hyper_cs1n_o
xmelab: (../rtl/pulp/pad_frame.sv,165): in_hyper_ck_o
xmelab: (../rtl/pulp/pad_frame.sv,166): in_hyper_ckn_o
xmelab: (../rtl/pulp/pad_frame.sv,167): in_hyper_rwds0_o
xmelab: (../rtl/pulp/pad_frame.sv,168): in_hyper_rwds1_o
xmelab: (../rtl/pulp/pad_frame.sv,169): in_hyper_dq0_o
xmelab: (../rtl/pulp/pad_frame.sv,170): in_hyper_dq1_o
xmelab: (../rtl/pulp/pad_frame.sv,171): in_hyper_resetn_o

  pad_frame pad_frame_i
                      |
xmelab: *W,CUVWSI (../rtl/pulp/pulp.sv,527|22): 18 input ports were not connected:
xmelab: (../rtl/pulp/pad_frame.sv,67): oe_hyper_cs0n_i
xmelab: (../rtl/pulp/pad_frame.sv,68): oe_hyper_cs1n_i
xmelab: (../rtl/pulp/pad_frame.sv,69): oe_hyper_ck_i
xmelab: (../rtl/pulp/pad_frame.sv,70): oe_hyper_ckn_i
xmelab: (../rtl/pulp/pad_frame.sv,71): oe_hyper_rwds0_i
xmelab: (../rtl/pulp/pad_frame.sv,72): oe_hyper_rwds1_i
xmelab: (../rtl/pulp/pad_frame.sv,73): oe_hyper_dq0_i
xmelab: (../rtl/pulp/pad_frame.sv,74): oe_hyper_dq1_i
xmelab: (../rtl/pulp/pad_frame.sv,75): oe_hyper_resetn_i
xmelab: (../rtl/pulp/pad_frame.sv,115): out_hyper_cs0n_i
xmelab: (../rtl/pulp/pad_frame.sv,116): out_hyper_cs1n_i
xmelab: (../rtl/pulp/pad_frame.sv,117): out_hyper_ck_i
xmelab: (../rtl/pulp/pad_frame.sv,118): out_hyper_ckn_i
xmelab: (../rtl/pulp/pad_frame.sv,119): out_hyper_rwds0_i
xmelab: (../rtl/pulp/pad_frame.sv,120): out_hyper_rwds1_i
xmelab: (../rtl/pulp/pad_frame.sv,121): out_hyper_dq0_i
xmelab: (../rtl/pulp/pad_frame.sv,122): out_hyper_dq1_i
xmelab: (../rtl/pulp/pad_frame.sv,123): out_hyper_resetn_i

  pad_frame pad_frame_i
                      |
xmelab: *W,CUVWSB (../rtl/pulp/pulp.sv,527|22): 9 inout ports were not connected:
xmelab: (../rtl/pulp/pad_frame.sv,214): pad_hyper_dq0
xmelab: (../rtl/pulp/pad_frame.sv,215): pad_hyper_dq1
xmelab: (../rtl/pulp/pad_frame.sv,216): pad_hyper_ck
xmelab: (../rtl/pulp/pad_frame.sv,217): pad_hyper_ckn
xmelab: (../rtl/pulp/pad_frame.sv,218): pad_hyper_csn0
xmelab: (../rtl/pulp/pad_frame.sv,219): pad_hyper_csn1
xmelab: (../rtl/pulp/pad_frame.sv,220): pad_hyper_rwds0
xmelab: (../rtl/pulp/pad_frame.sv,221): pad_hyper_rwds1
xmelab: (../rtl/pulp/pad_frame.sv,222): pad_hyper_reset

    FLL_BUS s_soc_fll_master ();
                           |
xmelab: *W,CUVWSI (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv,379|27): 1 input port was not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv,13): clk_i

    FLL_BUS s_per_fll_master ();
                           |
xmelab: *W,CUVWSI (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv,381|27): 1 input port was not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv,13): clk_i

    FLL_BUS s_cluster_fll_master ();
                               |
xmelab: *W,CUVWSI (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/pulp_soc.sv,383|31): 1 input port was not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/apb_fll_if-30645ac88ad7542f/src/fll_intf.sv,13): clk_i

            ) i_uart(
                   |
xmelab: *W,CUVWSP (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/udma_subsystem/udma_subsystem.sv,450|19): 2 output ports were not connected:
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_top.sv,32): rx_char_event_o
xmelab: (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/udma_uart-987a5c3aaae1cf57/rtl/udma_uart_top.sv,33): err_event_o

                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                       '{default: C_DIV},               // DIVSQRT
                                      |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/fpu_interco-f206baa74ecb3390/FP_WRAP/fpnew_wrapper.sv,140|38): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
                                                    LatencyMode: axi_pkg::CUT_MST_AX | axi_pkg::MuxW,
                                                                                     |
xmelab: *W,ENUMERR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_soc-c519334bd3ac5582/rtl/pulp_soc/soc_interconnect.sv,279|85): This assignment is a violation of SystemVerilog strong typing rules for enumeration datatypes.
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .WATCHDOG_LIMIT (WATCHDOG_LIMIT),
                    |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,87|20): The name 'WATCHDOG_LIMIT' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
      .BULK_NUMBER (BULK_NUMBER)
                 |
xmelab: *W,CUVUKP (../rtl/ipr_dir/sv_ipr/rtl/ipr.sv,88|17): The name 'BULK_NUMBER' is not declared in the instantiated module (defined at ../rtl/ipr_dir/sv_ipr/rtl/async_fifo.sv,106).
    .term_evt_o                ( {term_event_pe_o,term_event_cl_o,term_event_o}     ),
                                 |
xmelab: *W,CUVMPW (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/dmac_wrap.sv,267|33): port sizes differ in port connection(6/10) for the instance(tb_pulp.i_dut.cluster_domain_i.cluster_i.dmac_wrap_i) .
    .term_int_o                ( {term_irq_pe_o,term_irq_cl_o,term_irq_o      }     ),
                                 |
xmelab: *W,CUVMPW (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/pulp_cluster-48721e3ce381c984/rtl/dmac_wrap.sv,268|33): port sizes differ in port connection(6/10) for the instance(tb_pulp.i_dut.cluster_domain_i.cluster_i.dmac_wrap_i) .
                  $readmemh(stimuli_file, stimuli);
                                                |
xmelab: *W,MEMODR (../rtl/tb/tb_pulp.sv,857|48): $readmem default memory order incompatible with IEEE1364.
                  $readmemh("./vectors/stim.txt", stimuli);
                                                        |
xmelab: *W,MEMODR (../rtl/tb/tb_pulp.sv,860|56): $readmem default memory order incompatible with IEEE1364.
        $readmemh(frame0_path, pixel_array0);
                                          |
xmelab: *W,MEMODR (../rtl/vip/camera/cam_vip.sv,88|42): $readmem default memory order incompatible with IEEE1364.
        $readmemh(frame1_path, pixel_array1);
                                          |
xmelab: *W,MEMODR (../rtl/vip/camera/cam_vip.sv,89|42): $readmem default memory order incompatible with IEEE1364.
     $readmemb(FILE_NAME, MEM);
                            |
xmelab: *W,MEMODR (/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/.bender/git/checkouts/tech_cells_generic-6a4b27e0e56cbcda/src/deprecated/generic_rom.sv,31|28): $readmem default memory order incompatible with IEEE1364.
make[1]: Leaving directory '/project/tsmc16/users/iday/ws/git/riscv-grid/pulp/sim'
