// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vtb_direction.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vtb_direction__Syms.h"
#include "Vtb_direction_AGEX_STAGE.h"
#include "Vtb_direction__Syms.h"

VL_INLINE_OPT void Vtb_direction_AGEX_STAGE___nba_sequent__TOP__tb_direction__dut__my_AGEX_stage__0(Vtb_direction_AGEX_STAGE* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_direction__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vtb_direction_AGEX_STAGE___nba_sequent__TOP__tb_direction__dut__my_AGEX_stage__0\n"); );
    // Body
    if (vlSymsp->TOP.reset) {
        vlSelf->__PVT__AGEX_latch[0U] = 0U;
        vlSelf->__PVT__AGEX_latch[1U] = 0U;
        vlSelf->__PVT__AGEX_latch[2U] = 0U;
        vlSelf->__PVT__AGEX_latch[3U] = 0U;
        vlSelf->__PVT__AGEX_latch[4U] = 0U;
        vlSelf->__PVT__AGEX_latch[5U] = 0U;
    } else {
        vlSelf->__PVT__AGEX_latch[0U] = (((IData)((
                                                   ((QData)((IData)(vlSelf->__PVT__memaddr_AGEX)) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(vlSelf->__PVT__aluout_AGEX)))) 
                                          << 8U) | 
                                         (0xffU & vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U]));
        vlSelf->__PVT__AGEX_latch[1U] = (((IData)((
                                                   ((QData)((IData)(vlSelf->__PVT__memaddr_AGEX)) 
                                                    << 0x20U) 
                                                   | (QData)((IData)(vlSelf->__PVT__aluout_AGEX)))) 
                                          >> 0x18U) 
                                         | ((IData)(
                                                    ((((QData)((IData)(vlSelf->__PVT__memaddr_AGEX)) 
                                                       << 0x20U) 
                                                      | (QData)((IData)(vlSelf->__PVT__aluout_AGEX))) 
                                                     >> 0x20U)) 
                                            << 8U));
        vlSelf->__PVT__AGEX_latch[2U] = (((IData)((0x3fffffffffULL 
                                                   & (((QData)((IData)(
                                                                       vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U])) 
                                                       << 0x16U) 
                                                      | ((QData)((IData)(
                                                                         vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U])) 
                                                         >> 0xaU)))) 
                                          << 8U) | 
                                         ((IData)((
                                                   (((QData)((IData)(vlSelf->__PVT__memaddr_AGEX)) 
                                                     << 0x20U) 
                                                    | (QData)((IData)(vlSelf->__PVT__aluout_AGEX))) 
                                                   >> 0x20U)) 
                                          >> 0x18U));
        vlSelf->__PVT__AGEX_latch[3U] = (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[6U] 
                                           << 0x1eU) 
                                          | (0x3fffc000U 
                                             & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[5U] 
                                                >> 2U))) 
                                         | (((IData)(
                                                     (0x3fffffffffULL 
                                                      & (((QData)((IData)(
                                                                          vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U])) 
                                                          << 0x16U) 
                                                         | ((QData)((IData)(
                                                                            vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U])) 
                                                            >> 0xaU)))) 
                                             >> 0x18U) 
                                            | ((IData)(
                                                       ((0x3fffffffffULL 
                                                         & (((QData)((IData)(
                                                                             vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U])) 
                                                             << 0x16U) 
                                                            | ((QData)((IData)(
                                                                               vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U])) 
                                                               >> 0xaU))) 
                                                        >> 0x20U)) 
                                               << 8U)));
        vlSelf->__PVT__AGEX_latch[4U] = ((0x3fffU & 
                                          (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[6U] 
                                           >> 2U)) 
                                         | ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[7U] 
                                             << 0x1eU) 
                                            | (0x3fffc000U 
                                               & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[6U] 
                                                  >> 2U))));
        vlSelf->__PVT__AGEX_latch[5U] = ((0x3fffU & 
                                          (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[7U] 
                                           >> 2U)) 
                                         | (0x4000U 
                                            & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[7U] 
                                               >> 2U)));
    }
}

VL_INLINE_OPT void Vtb_direction_AGEX_STAGE___nba_sequent__TOP__tb_direction__dut__my_AGEX_stage__1(Vtb_direction_AGEX_STAGE* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vtb_direction__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vtb_direction_AGEX_STAGE___nba_sequent__TOP__tb_direction__dut__my_AGEX_stage__1\n"); );
    // Init
    IData/*31:0*/ __VdfgExtracted_h4e54d416__0;
    __VdfgExtracted_h4e54d416__0 = 0;
    IData/*31:0*/ __VdfgExtracted_h7fcc4370__0;
    __VdfgExtracted_h7fcc4370__0 = 0;
    // Body
    vlSelf->__VdfgExtracted_h047d73e2__0 = VL_LTS_III(32, 
                                                      ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                          >> 0xaU)), 
                                                      ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                          >> 0xaU)));
    vlSelf->__VdfgExtracted_h048118d3__0 = (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                              << 0x16U) 
                                             | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                >> 0xaU)) 
                                            < ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                << 0x16U) 
                                               | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                  >> 0xaU)));
    __VdfgExtracted_h7fcc4370__0 = (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[6U] 
                                      << 0x10U) | (
                                                   vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[5U] 
                                                   >> 0x10U)) 
                                    + ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                        << 0x16U) | 
                                       (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                        >> 0xaU)));
    __VdfgExtracted_h4e54d416__0 = (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                      << 0x16U) | (
                                                   vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                   >> 0xaU)) 
                                    + ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                        << 0x16U) | 
                                       (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                        >> 0xaU)));
    if ((1U & (~ ((((((((1U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU))) 
                        | (2U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                           >> 0xaU)))) 
                       | (3U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU)))) 
                      | (4U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU)))) 
                     | (5U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                        >> 0xaU)))) 
                    | (6U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) 
                   | (7U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                      >> 0xaU)))) | 
                  (8U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                   >> 0xaU))))))) {
        if ((1U & (~ ((((((((9U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                             >> 0xaU))) 
                            | (0xaU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                 >> 0xaU)))) 
                           | (0xbU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                >> 0xaU)))) 
                          | (0xcU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                               >> 0xaU)))) 
                         | (0xdU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                              >> 0xaU)))) 
                        | (0xeU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                             >> 0xaU)))) 
                       | (0xfU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU)))) 
                      | (0x10U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU))))))) {
            if (((((((((0x11U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                           >> 0xaU))) 
                       | (0x12U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                             >> 0xaU)))) 
                      | (0x13U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU)))) 
                     | (0x14U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                           >> 0xaU)))) 
                    | (0x15U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU)))) 
                   | (0x16U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU)))) 
                  | ((0x19U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU))) 
                     | (0x1bU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                           >> 0xaU))))) 
                 | (0x17U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU))))) {
                if ((0x11U != (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                        >> 0xaU)))) {
                    if ((0x12U != (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU)))) {
                        if ((0x13U != (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                >> 0xaU)))) {
                            if ((0x14U != (0x3fU & 
                                           (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU)))) {
                                if ((0x15U != (0x3fU 
                                               & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                  >> 0xaU)))) {
                                    if ((0x16U != (0x3fU 
                                                   & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                      >> 0xaU)))) {
                                        if ((1U & (~ 
                                                   ((0x19U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                         >> 0xaU))) 
                                                    | (0x1bU 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                           >> 0xaU))))))) {
                                            vlSelf->__PVT__memaddr_AGEX 
                                                = __VdfgExtracted_h4e54d416__0;
                                        }
                                    }
                                }
                            }
                        }
                    }
                }
            } else {
                vlSelf->__PVT__memaddr_AGEX = ((0x18U 
                                                == 
                                                (0x3fU 
                                                 & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                    >> 0xaU)))
                                                ? __VdfgExtracted_h4e54d416__0
                                                : 0U);
            }
        }
    }
    if (((((((((1U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                >> 0xaU))) | (2U == 
                                              (0x3fU 
                                               & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                  >> 0xaU)))) 
              | (3U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                 >> 0xaU)))) | (4U 
                                                == 
                                                (0x3fU 
                                                 & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                    >> 0xaU)))) 
            | (5U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                               >> 0xaU)))) | (6U == 
                                              (0x3fU 
                                               & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                  >> 0xaU)))) 
          | (7U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                             >> 0xaU)))) | (8U == (0x3fU 
                                                   & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                      >> 0xaU))))) {
        vlSelf->__PVT__aluout_AGEX = ((1U == (0x3fU 
                                              & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                 >> 0xaU)))
                                       ? (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                            << 0x16U) 
                                           | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                              >> 0xaU)) 
                                          + ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                              << 0x16U) 
                                             | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                >> 0xaU)))
                                       : ((2U == (0x3fU 
                                                  & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                     >> 0xaU)))
                                           ? (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                << 0x16U) 
                                               | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                  >> 0xaU)) 
                                              - ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                  << 0x16U) 
                                                 | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                    >> 0xaU)))
                                           : ((3U == 
                                               (0x3fU 
                                                & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                   >> 0xaU)))
                                               ? ((
                                                   (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                    << 0x16U) 
                                                   | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                      >> 0xaU)) 
                                                  & ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                      << 0x16U) 
                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                        >> 0xaU)))
                                               : ((4U 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                       >> 0xaU)))
                                                   ? 
                                                  (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                     << 0x16U) 
                                                    | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                       >> 0xaU)) 
                                                   | ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                       << 0x16U) 
                                                      | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                         >> 0xaU)))
                                                   : 
                                                  ((5U 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                        >> 0xaU)))
                                                    ? 
                                                   (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                      << 0x16U) 
                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                        >> 0xaU)) 
                                                    ^ 
                                                    ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                      << 0x16U) 
                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                        >> 0xaU)))
                                                    : 
                                                   ((6U 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                         >> 0xaU)))
                                                     ? 
                                                    ((IData)(vlSelf->__VdfgExtracted_h047d73e2__0)
                                                      ? 1U
                                                      : 0U)
                                                     : 
                                                    ((7U 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                          >> 0xaU)))
                                                      ? 
                                                     ((IData)(vlSelf->__VdfgExtracted_h048118d3__0)
                                                       ? 1U
                                                       : 0U)
                                                      : 
                                                     VL_SHIFTRS_III(32,32,5, 
                                                                    ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                                      << 0x16U) 
                                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                        >> 0xaU)), 
                                                                    (0x1fU 
                                                                     & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                                        >> 0xaU))))))))));
    } else if (((((((((9U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU))) | 
                      (0xaU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU)))) 
                     | (0xbU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU)))) 
                    | (0xcU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU)))) 
                   | (0xdU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                        >> 0xaU)))) 
                  | (0xeU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) 
                 | (0xfU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                      >> 0xaU)))) | 
                (0x10U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                    >> 0xaU))))) {
        vlSelf->__PVT__aluout_AGEX = ((9U == (0x3fU 
                                              & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                 >> 0xaU)))
                                       ? (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                            << 0x16U) 
                                           | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                              >> 0xaU)) 
                                          >> (0x1fU 
                                              & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                 >> 0xaU)))
                                       : ((0xaU == 
                                           (0x3fU & 
                                            (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                             >> 0xaU)))
                                           ? (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                << 0x16U) 
                                               | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                  >> 0xaU)) 
                                              << (0x1fU 
                                                  & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                     >> 0xaU)))
                                           : ((0xbU 
                                               == (0x3fU 
                                                   & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                      >> 0xaU)))
                                               ? VL_MULS_III(32, 
                                                             ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                               << 0x16U) 
                                                              | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                 >> 0xaU)), 
                                                             ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                               << 0x16U) 
                                                              | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                                 >> 0xaU)))
                                               : ((0xcU 
                                                   == 
                                                   (0x3fU 
                                                    & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                       >> 0xaU)))
                                                   ? __VdfgExtracted_h4e54d416__0
                                                   : 
                                                  ((0xdU 
                                                    == 
                                                    (0x3fU 
                                                     & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                        >> 0xaU)))
                                                    ? 
                                                   (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                      << 0x16U) 
                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                        >> 0xaU)) 
                                                    & ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                          >> 0xaU)))
                                                    : 
                                                   ((0xeU 
                                                     == 
                                                     (0x3fU 
                                                      & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                         >> 0xaU)))
                                                     ? 
                                                    (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                       << 0x16U) 
                                                      | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                         >> 0xaU)) 
                                                     | ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                         << 0x16U) 
                                                        | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                           >> 0xaU)))
                                                     : 
                                                    ((0xfU 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                          >> 0xaU)))
                                                      ? 
                                                     (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                          >> 0xaU)) 
                                                      ^ 
                                                      ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                          >> 0xaU)))
                                                      : 
                                                     (VL_LTS_III(32, 
                                                                 ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                                   << 0x16U) 
                                                                  | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                     >> 0xaU)), 
                                                                 ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                                   << 0x16U) 
                                                                  | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                                     >> 0xaU)))
                                                       ? 1U
                                                       : 0U))))))));
    } else if (((((((((0x11U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU))) 
                      | (0x12U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU)))) 
                     | (0x13U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                           >> 0xaU)))) 
                    | (0x14U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU)))) 
                   | (0x15U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                         >> 0xaU)))) 
                  | (0x16U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                        >> 0xaU)))) 
                 | ((0x19U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                        >> 0xaU))) 
                    | (0x1bU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU))))) 
                | (0x17U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                      >> 0xaU))))) {
        if ((0x11U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                >> 0xaU)))) {
            vlSelf->__PVT__aluout_AGEX = ((((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                             << 0x16U) 
                                            | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                               >> 0xaU)) 
                                           < ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                               << 0x16U) 
                                              | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                 >> 0xaU)))
                                           ? 1U : 0U);
        } else if ((0x12U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) {
            vlSelf->__PVT__aluout_AGEX = VL_SHIFTRS_III(32,32,5, 
                                                        ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                          << 0x16U) 
                                                         | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                            >> 0xaU)), 
                                                        (0x1fU 
                                                         & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                            >> 0xaU)));
        } else if ((0x13U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) {
            vlSelf->__PVT__aluout_AGEX = (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                            << 0x16U) 
                                           | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                              >> 0xaU)) 
                                          >> (0x1fU 
                                              & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                 >> 0xaU)));
        } else if ((0x14U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) {
            vlSelf->__PVT__aluout_AGEX = (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                            << 0x16U) 
                                           | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                              >> 0xaU)) 
                                          << (0x1fU 
                                              & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                 >> 0xaU)));
        } else if ((0x15U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) {
            vlSelf->__PVT__aluout_AGEX = ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                           << 0x16U) 
                                          | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                             >> 0xaU));
        } else if ((0x16U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                       >> 0xaU)))) {
            vlSelf->__PVT__aluout_AGEX = __VdfgExtracted_h7fcc4370__0;
        } else if (((0x19U == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                        >> 0xaU))) 
                    | (0x1bU == (0x3fU & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                          >> 0xaU))))) {
            vlSelf->__PVT__aluout_AGEX = ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[5U] 
                                           << 0x10U) 
                                          | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                             >> 0x10U));
        }
    } else {
        vlSelf->__PVT__aluout_AGEX = ((0x18U == (0x3fU 
                                                 & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                    >> 0xaU)))
                                       ? ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                           << 0x16U) 
                                          | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                             >> 0xaU))
                                       : 0U);
    }
    vlSelf->__PVT__br_target_AGEX = ((0x19U == (0x3fU 
                                                & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                   >> 0xaU)))
                                      ? __VdfgExtracted_h7fcc4370__0
                                      : ((0x1aU == 
                                          (0x3fU & 
                                           (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                            >> 0xaU)))
                                          ? ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                              << 0x16U) 
                                             | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                >> 0xaU))
                                          : ((0x1bU 
                                              == (0x3fU 
                                                  & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                     >> 0xaU)))
                                              ? (0xfffffffeU 
                                                 & __VdfgExtracted_h4e54d416__0)
                                              : (((
                                                   vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U] 
                                                   >> 9U) 
                                                  & ((0x1cU 
                                                      == 
                                                      (0x3fU 
                                                       & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                          >> 0xaU)))
                                                      ? 
                                                     (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                          >> 0xaU)) 
                                                      == 
                                                      ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                        << 0x16U) 
                                                       | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                          >> 0xaU)))
                                                      : 
                                                     ((0x1dU 
                                                       == 
                                                       (0x3fU 
                                                        & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                           >> 0xaU)))
                                                       ? 
                                                      (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                         << 0x16U) 
                                                        | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                           >> 0xaU)) 
                                                       != 
                                                       ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                         << 0x16U) 
                                                        | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                           >> 0xaU)))
                                                       : 
                                                      ((0x1eU 
                                                        == 
                                                        (0x3fU 
                                                         & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                            >> 0xaU)))
                                                        ? (IData)(vlSelf->__VdfgExtracted_h047d73e2__0)
                                                        : 
                                                       ((0x1fU 
                                                         == 
                                                         (0x3fU 
                                                          & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                             >> 0xaU)))
                                                         ? 
                                                        VL_GTES_III(32, 
                                                                    ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                                      << 0x16U) 
                                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                        >> 0xaU)), 
                                                                    ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                      << 0x16U) 
                                                                     | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                                        >> 0xaU)))
                                                         : 
                                                        ((0x20U 
                                                          == 
                                                          (0x3fU 
                                                           & (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                              >> 0xaU)))
                                                          ? (IData)(vlSelf->__VdfgExtracted_h048118d3__0)
                                                          : (IData)(
                                                                    ((0x8400U 
                                                                      == 
                                                                      (0xfc00U 
                                                                       & vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U])) 
                                                                     & (((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[3U] 
                                                                          << 0x16U) 
                                                                         | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                            >> 0xaU)) 
                                                                        >= 
                                                                        ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[2U] 
                                                                          << 0x16U) 
                                                                         | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[1U] 
                                                                            >> 0xaU)))))))))))
                                                  ? __VdfgExtracted_h7fcc4370__0
                                                  : 
                                                 ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[5U] 
                                                   << 0x10U) 
                                                  | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                     >> 0x10U))))));
    vlSelf->__PVT__from_AGEX_to_DE = ((IData)((0U != 
                                               (0x300U 
                                                & vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[0U]))) 
                                      & (vlSelf->__PVT__br_target_AGEX 
                                         != ((vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[5U] 
                                              << 0x10U) 
                                             | (vlSymsp->TOP__tb_direction__dut.__PVT__my_DE_stage__DOT__DE_latch[4U] 
                                                >> 0x10U))));
    vlSelf->__PVT__from_AGEX_to_FE = (((QData)((IData)(vlSelf->__PVT__from_AGEX_to_DE)) 
                                       << 0x20U) | (QData)((IData)(vlSelf->__PVT__br_target_AGEX)));
}
