;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV @-8, <-20
	DJN -1, @-20
	MOV 121, 401
	SLT 121, 401
	JMP 821
	ADD 930, 3
	SUB @128, 176
	CMP 121, 401
	SLT #82, @200
	MOV 121, 100
	CMP @121, 103
	SLT 121, 401
	SUB <0, @2
	JMP <121, 103
	ADD 930, 3
	CMP #82, @200
	SUB #82, @200
	CMP 12, <10
	ADD 930, 3
	SUB @93, 0
	ADD 930, 3
	CMP 12, @10
	DJN 470, 80
	SLT 1, <-1
	DJN 121, 100
	ADD 930, 3
	CMP 12, @10
	ADD 210, 30
	SUB 12, <10
	DJN -1, @-20
	DJN 470, 80
	SUB @121, 103
	SUB <0, @2
	JMN <128, 126
	SUB <0, @2
	SLT 1, <-1
	SUB <0, @2
	CMP @128, 126
	SUB @-127, @100
	MOV @-8, <-20
	ADD 280, 260
	DJN -1, @-20
	MOV @-8, <-20
	SLT -8, <-20
	MOV @-8, <-20
	MOV @-8, <-20
	CMP -207, <-120
	CMP -207, <-120
	JMN 121, #3
