// Seed: 1562150209
module module_0 (
    input wire  id_0,
    input tri0  id_1,
    input uwire id_2
);
  logic id_4;
  ;
  assign module_1.id_10 = 0;
  assign id_4 = -1;
  assign id_4 = 1;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output supply0 id_5,
    output wire id_6
    , id_12,
    input supply0 id_7,
    input wor id_8,
    input tri1 id_9
    , id_13,
    input supply0 id_10
);
  assign id_13 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8
  );
  parameter id_14 = -1;
endmodule
