<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>MIV_APB3</name><vendor>Microchip</vendor><library>MiV</library><version>2.0.100</version><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vlog\core\miv_apb3.v</name><logicalName>MIV_APB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="1"><name>rtl\vlog\core\miv_apb3_muxptob3.v</name><logicalName>MIV_APB3_LIB</logicalName><fileType>verilogSource</fileType></file><file fileid="2"><name>rtl\vlog\core\miv_apb3_iaddr_reg.v</name><logicalName>MIV_APB3_LIB</logicalName><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>