#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Fri Feb 14 19:22:02 2020
# Process ID: 9388
# Current directory: C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1
# Command line: vivado.exe -log combination.vds -mode batch -messageDb vivado.pb -notrace -source combination.tcl
# Log file: C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1/combination.vds
# Journal file: C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source combination.tcl -notrace
Command: synth_design -top combination -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 305.711 ; gain = 98.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'combination' [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1/.Xil/Vivado-9388-DESKTOP-EDM7MTR/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1/.Xil/Vivado-9388-DESKTOP-EDM7MTR/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:148]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:160]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:172]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:184]
WARNING: [Synth 8-567] referenced signal 'seg' should be on the sensitivity list [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:229]
WARNING: [Synth 8-324] index 111 out of range [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:247]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:241]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:265]
WARNING: [Synth 8-567] referenced signal 'seg1' should be on the sensitivity list [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:227]
WARNING: [Synth 8-567] referenced signal 'seg' should be on the sensitivity list [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:227]
WARNING: [Synth 8-387] label required on module instance [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:335]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [C:/Users/vlsilab/Desktop/obstacle_2/obstacle_2.srcs/sources_1/new/vga_controller.v:22]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
	Parameter HLINES bound to: 640 - type: integer 
	Parameter VLINES bound to: 480 - type: integer 
	Parameter HSP bound to: 744 - type: integer 
	Parameter HFP bound to: 648 - type: integer 
	Parameter VFP bound to: 482 - type: integer 
	Parameter VSP bound to: 484 - type: integer 
	Parameter SPP bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (2#1) [C:/Users/vlsilab/Desktop/obstacle_2/obstacle_2.srcs/sources_1/new/vga_controller.v:22]
INFO: [Synth 8-4471] merging register 'G_reg[3:0]' into 'R_reg[3:0]' [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:324]
INFO: [Synth 8-4471] merging register 'B_reg[3:0]' into 'R_reg[3:0]' [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:325]
INFO: [Synth 8-256] done synthesizing module 'combination' (3#1) [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 342.980 ; gain = 135.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 342.980 ; gain = 135.840
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'instance_name' [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:104]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1/.Xil/Vivado-9388-DESKTOP-EDM7MTR/dcp/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [C:/Users/vlsilab/Desktop/combination/combination.runs/synth_1/.Xil/Vivado-9388-DESKTOP-EDM7MTR/dcp/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [C:/Users/vlsilab/Desktop/combination/combination.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/vlsilab/Desktop/combination/combination.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vlsilab/Desktop/combination/combination.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/combination_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/combination_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 654.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bcd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'str_reg' [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:230]
WARNING: [Synth 8-327] inferring latch for variable 'se_reg' [C:/Users/vlsilab/Desktop/combination/combination.srcs/sources_1/new/combination.v:149]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  64 Input     64 Bit        Muxes := 1     
	  11 Input     40 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module combination 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  64 Input     64 Bit        Muxes := 1     
	  11 Input     40 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bcd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 654.543 ; gain = 447.402

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 654.543 ; gain = 447.402

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'instance_name/clk_out1' to pin 'instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 654.543 ; gain = 447.402

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    14|
|4     |LUT1      |    53|
|5     |LUT2      |    35|
|6     |LUT3      |    37|
|7     |LUT4      |    89|
|8     |LUT5      |    47|
|9     |LUT6      |   123|
|10    |FDRE      |    75|
|11    |LD        |    80|
|12    |IBUF      |     1|
|13    |OBUF      |    14|
+------+----------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   570|
|2     |  nolabel_line335 |vga_controller |   273|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 654.543 ; gain = 107.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 654.543 ; gain = 447.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 95 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  LD => LDCE: 80 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 654.543 ; gain = 422.148
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 654.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 19:22:35 2020...
