{
  "module_name": "gsi_reg.h",
  "hash_id": "28f54615aea8229528c7b7f497bd09191905223013cd1c56cc82459bf1108f1c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/gsi_reg.h",
  "human_readable_source": " \n\n \n#ifndef _GSI_REG_H_\n#define _GSI_REG_H_\n\n \n\n#include <linux/bits.h>\n\nstruct platform_device;\n\nstruct gsi;\n\n \n\n \nenum gsi_reg_id {\n\tINTER_EE_SRC_CH_IRQ_MSK,\t\t\t \n\tINTER_EE_SRC_EV_CH_IRQ_MSK,\t\t\t \n\tCH_C_CNTXT_0,\n\tCH_C_CNTXT_1,\n\tCH_C_CNTXT_2,\n\tCH_C_CNTXT_3,\n\tCH_C_QOS,\n\tCH_C_SCRATCH_0,\n\tCH_C_SCRATCH_1,\n\tCH_C_SCRATCH_2,\n\tCH_C_SCRATCH_3,\n\tEV_CH_E_CNTXT_0,\n\tEV_CH_E_CNTXT_1,\n\tEV_CH_E_CNTXT_2,\n\tEV_CH_E_CNTXT_3,\n\tEV_CH_E_CNTXT_4,\n\tEV_CH_E_CNTXT_8,\n\tEV_CH_E_CNTXT_9,\n\tEV_CH_E_CNTXT_10,\n\tEV_CH_E_CNTXT_11,\n\tEV_CH_E_CNTXT_12,\n\tEV_CH_E_CNTXT_13,\n\tEV_CH_E_SCRATCH_0,\n\tEV_CH_E_SCRATCH_1,\n\tCH_C_DOORBELL_0,\n\tEV_CH_E_DOORBELL_0,\n\tGSI_STATUS,\n\tCH_CMD,\n\tEV_CH_CMD,\n\tGENERIC_CMD,\n\tHW_PARAM_2,\t\t\t\t\t \n\tHW_PARAM_4,\t\t\t\t\t \n\tCNTXT_TYPE_IRQ,\n\tCNTXT_TYPE_IRQ_MSK,\n\tCNTXT_SRC_CH_IRQ,\n\tCNTXT_SRC_CH_IRQ_MSK,\n\tCNTXT_SRC_CH_IRQ_CLR,\n\tCNTXT_SRC_EV_CH_IRQ,\n\tCNTXT_SRC_EV_CH_IRQ_MSK,\n\tCNTXT_SRC_EV_CH_IRQ_CLR,\n\tCNTXT_SRC_IEOB_IRQ,\n\tCNTXT_SRC_IEOB_IRQ_MSK,\n\tCNTXT_SRC_IEOB_IRQ_CLR,\n\tCNTXT_GLOB_IRQ_STTS,\n\tCNTXT_GLOB_IRQ_EN,\n\tCNTXT_GLOB_IRQ_CLR,\n\tCNTXT_GSI_IRQ_STTS,\n\tCNTXT_GSI_IRQ_EN,\n\tCNTXT_GSI_IRQ_CLR,\n\tCNTXT_INTSET,\n\tERROR_LOG,\n\tERROR_LOG_CLR,\n\tCNTXT_SCRATCH_0,\n\tGSI_REG_ID_COUNT,\t\t\t\t \n};\n\n \nenum gsi_reg_ch_c_cntxt_0_field_id {\n\tCHTYPE_PROTOCOL,\n\tCHTYPE_DIR,\n\tCH_EE,\n\tCHID,\n\tCHTYPE_PROTOCOL_MSB,\t\t\t\t \n\tERINDEX,\t\t\t\t\t \n\tCHSTATE,\n\tELEMENT_SIZE,\n};\n\n \nenum gsi_channel_type {\n\tGSI_CHANNEL_TYPE_MHI\t\t\t= 0x0,\n\tGSI_CHANNEL_TYPE_XHCI\t\t\t= 0x1,\n\tGSI_CHANNEL_TYPE_GPI\t\t\t= 0x2,\n\tGSI_CHANNEL_TYPE_XDCI\t\t\t= 0x3,\n\tGSI_CHANNEL_TYPE_WDI2\t\t\t= 0x4,\n\tGSI_CHANNEL_TYPE_GCI\t\t\t= 0x5,\n\tGSI_CHANNEL_TYPE_WDI3\t\t\t= 0x6,\n\tGSI_CHANNEL_TYPE_MHIP\t\t\t= 0x7,\n\tGSI_CHANNEL_TYPE_AQC\t\t\t= 0x8,\n\tGSI_CHANNEL_TYPE_11AD\t\t\t= 0x9,\n};\n\n \nenum gsi_reg_ch_c_cntxt_1_field_id {\n\tCH_R_LENGTH,\n\tCH_ERINDEX,\t\t\t\t\t \n};\n\n \nenum gsi_reg_ch_c_qos_field_id {\n\tWRR_WEIGHT,\n\tMAX_PREFETCH,\n\tUSE_DB_ENG,\n\tUSE_ESCAPE_BUF_ONLY,\t\t\t\t \n\tPREFETCH_MODE,\t\t\t\t\t \n\tEMPTY_LVL_THRSHOLD,\t\t\t\t \n\tDB_IN_BYTES,\t\t\t\t\t \n\tLOW_LATENCY_EN,\t\t\t\t\t \n};\n\n \nenum gsi_prefetch_mode {\n\tUSE_PREFETCH_BUFS\t\t\t= 0,\n\tESCAPE_BUF_ONLY\t\t\t\t= 1,\n\tSMART_PREFETCH\t\t\t\t= 2,\n\tFREE_PREFETCH\t\t\t\t= 3,\n};\n\n \nenum gsi_reg_ch_c_ev_ch_e_cntxt_0_field_id {\n\tEV_CHTYPE,\t \n\tEV_EE,\t\t \n\tEV_EVCHID,\n\tEV_INTYPE,\n\tEV_CHSTATE,\n\tEV_ELEMENT_SIZE,\n};\n\n \nenum gsi_reg_ev_ch_c_cntxt_1_field_id {\n\tR_LENGTH,\n};\n\n \nenum gsi_reg_ch_c_ev_ch_e_cntxt_8_field_id {\n\tEV_MODT,\n\tEV_MODC,\n\tEV_MOD_CNT,\n};\n\n \nenum gsi_reg_gsi_status_field_id {\n\tENABLED,\n};\n\n \nenum gsi_reg_gsi_ch_cmd_field_id {\n\tCH_CHID,\n\tCH_OPCODE,\n};\n\n \nenum gsi_ch_cmd_opcode {\n\tGSI_CH_ALLOCATE\t\t\t\t= 0x0,\n\tGSI_CH_START\t\t\t\t= 0x1,\n\tGSI_CH_STOP\t\t\t\t= 0x2,\n\tGSI_CH_RESET\t\t\t\t= 0x9,\n\tGSI_CH_DE_ALLOC\t\t\t\t= 0xa,\n\tGSI_CH_DB_STOP\t\t\t\t= 0xb,\n};\n\n \nenum gsi_ev_ch_cmd_field_id {\n\tEV_CHID,\n\tEV_OPCODE,\n};\n\n \nenum gsi_evt_cmd_opcode {\n\tGSI_EVT_ALLOCATE\t\t\t= 0x0,\n\tGSI_EVT_RESET\t\t\t\t= 0x9,\n\tGSI_EVT_DE_ALLOC\t\t\t= 0xa,\n};\n\n \nenum gsi_generic_cmd_field_id {\n\tGENERIC_OPCODE,\n\tGENERIC_CHID,\n\tGENERIC_EE,\n\tGENERIC_PARAMS,\t\t\t\t\t \n};\n\n \nenum gsi_generic_cmd_opcode {\n\tGSI_GENERIC_HALT_CHANNEL\t\t= 0x1,\n\tGSI_GENERIC_ALLOCATE_CHANNEL\t\t= 0x2,\n\tGSI_GENERIC_ENABLE_FLOW_CONTROL\t\t= 0x3,\t \n\tGSI_GENERIC_DISABLE_FLOW_CONTROL\t= 0x4,\t \n\tGSI_GENERIC_QUERY_FLOW_CONTROL\t\t= 0x5,\t \n};\n\n \t\t\t\t \nenum gsi_hw_param_2_field_id {\n\tIRAM_SIZE,\n\tNUM_CH_PER_EE,\n\tNUM_EV_PER_EE,\t\t\t\t\t \n\tGSI_CH_PEND_TRANSLATE,\n\tGSI_CH_FULL_LOGIC,\n\tGSI_USE_SDMA,\t\t\t\t\t \n\tGSI_SDMA_N_INT,\t\t\t\t\t \n\tGSI_SDMA_MAX_BURST,\t\t\t\t \n\tGSI_SDMA_N_IOVEC,\t\t\t\t \n\tGSI_USE_RD_WR_ENG,\t\t\t\t \n\tGSI_USE_INTER_EE,\t\t\t\t \n};\n\n \nenum gsi_iram_size {\n\tIRAM_SIZE_ONE_KB\t\t\t= 0x0,\n\tIRAM_SIZE_TWO_KB\t\t\t= 0x1,\n\t \n\tIRAM_SIZE_TWO_N_HALF_KB\t\t\t= 0x2,\n\tIRAM_SIZE_THREE_KB\t\t\t= 0x3,\n\t \n\tIRAM_SIZE_THREE_N_HALF_KB\t\t= 0x4,\n\tIRAM_SIZE_FOUR_KB\t\t\t= 0x5,\n};\n\n \t\t\t\t \nenum gsi_hw_param_4_field_id {\n\tEV_PER_EE,\n\tIRAM_PROTOCOL_COUNT,\n};\n\n \nenum gsi_irq_type_id {\n\tGSI_CH_CTRL\t\t\t\t= BIT(0),\n\tGSI_EV_CTRL\t\t\t\t= BIT(1),\n\tGSI_GLOB_EE\t\t\t\t= BIT(2),\n\tGSI_IEOB\t\t\t\t= BIT(3),\n\tGSI_INTER_EE_CH_CTRL\t\t\t= BIT(4),\n\tGSI_INTER_EE_EV_CTRL\t\t\t= BIT(5),\n\tGSI_GENERAL\t\t\t\t= BIT(6),\n\t \n};\n\n \nenum gsi_global_irq_id {\n\tERROR_INT\t\t\t\t= BIT(0),\n\tGP_INT1\t\t\t\t\t= BIT(1),\n\tGP_INT2\t\t\t\t\t= BIT(2),\n\tGP_INT3\t\t\t\t\t= BIT(3),\n\t \n};\n\n \nenum gsi_general_irq_id {\n\tBREAK_POINT\t\t\t\t= BIT(0),\n\tBUS_ERROR\t\t\t\t= BIT(1),\n\tCMD_FIFO_OVRFLOW\t\t\t= BIT(2),\n\tMCS_STACK_OVRFLOW\t\t\t= BIT(3),\n\t \n};\n\n \nenum gsi_cntxt_intset_field_id {\n\tINTYPE,\n};\n\n \nenum gsi_error_log_field_id {\n\tERR_ARG3,\n\tERR_ARG2,\n\tERR_ARG1,\n\tERR_CODE,\n\tERR_VIRT_IDX,\n\tERR_TYPE,\n\tERR_EE,\n};\n\n \nenum gsi_err_code {\n\tGSI_INVALID_TRE\t\t\t\t= 0x1,\n\tGSI_OUT_OF_BUFFERS\t\t\t= 0x2,\n\tGSI_OUT_OF_RESOURCES\t\t\t= 0x3,\n\tGSI_UNSUPPORTED_INTER_EE_OP\t\t= 0x4,\n\tGSI_EVT_RING_EMPTY\t\t\t= 0x5,\n\tGSI_NON_ALLOCATED_EVT_ACCESS\t\t= 0x6,\n\t \n\tGSI_HWO_1\t\t\t\t= 0x8,\n};\n\n \nenum gsi_err_type {\n\tGSI_ERR_TYPE_GLOB\t\t\t= 0x1,\n\tGSI_ERR_TYPE_CHAN\t\t\t= 0x2,\n\tGSI_ERR_TYPE_EVT\t\t\t= 0x3,\n};\n\n \nenum gsi_cntxt_scratch_0_field_id {\n\tINTER_EE_RESULT,\n\tGENERIC_EE_RESULT,\n};\n\n \nenum gsi_generic_ee_result {\n\tGENERIC_EE_SUCCESS\t\t\t= 0x1,\n\tGENERIC_EE_INCORRECT_CHANNEL_STATE\t= 0x2,\n\tGENERIC_EE_INCORRECT_DIRECTION\t\t= 0x3,\n\tGENERIC_EE_INCORRECT_CHANNEL_TYPE\t= 0x4,\n\tGENERIC_EE_INCORRECT_CHANNEL\t\t= 0x5,\n\tGENERIC_EE_RETRY\t\t\t= 0x6,\n\tGENERIC_EE_NO_RESOURCES\t\t\t= 0x7,\n};\n\nextern const struct regs gsi_regs_v3_1;\nextern const struct regs gsi_regs_v3_5_1;\nextern const struct regs gsi_regs_v4_0;\nextern const struct regs gsi_regs_v4_5;\nextern const struct regs gsi_regs_v4_9;\nextern const struct regs gsi_regs_v4_11;\nextern const struct regs gsi_regs_v5_0;\n\n \nconst struct reg *gsi_reg(struct gsi *gsi, enum gsi_reg_id reg_id);\n\n \nint gsi_reg_init(struct gsi *gsi, struct platform_device *pdev);\n\n \nvoid gsi_reg_exit(struct gsi *gsi);\n\n#endif\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}