INFO:sim:172 - Generating IP...
Resolving generics for 'BROM'...
Applying external generics to 'BROM'...
Delivering associated files for 'BROM'...
Delivering EJava files for 'BROM'...
Generating implementation netlist for 'BROM'...
INFO:sim - Pre-processing HDL files for 'BROM'...
Running synthesis for 'BROM'
Running ngcbuild...
Writing VEO instantiation template for 'BROM'...
Writing Verilog behavioral simulation model for 'BROM'...
WARNING:sim - Overwriting existing file /home/pranav/KGP/5th Sem/COA
   LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM/doc/blk_mem_gen_v7_3_
   vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory /home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'BROM'...
Generating metadata file...
Generating ISE project file for 'BROM'...
Generating ISE project...
XCO file found: BROM.xco
XMDF file found: BROM_xmdf.tcl
Adding /home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.asy -view all
-origin_type imported
Adding /home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.ngc -view all
-origin_type created
Checking file "/home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.ngc" for project device
match ...
File "/home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.ngc" device information
matches project device.
Adding /home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.sym -view all
-origin_type imported
Adding /home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file "/home/pranav/KGP/5th Sem/COA
   LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/pranav/KGP/5th Sem/COA
LAB/COA-Laboratory-CS39001/RISC/ipcore_dir/tmp/_cg/BROM.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/BROM"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'BROM'.
