Classic Timing Analyzer report for shiyan15
Fri Dec 17 18:22:00 2021
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                  ; To                                                                                                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.504 ns                                       ; fenping[0]                                                                            ; Verilog1:inst2|i[2]                                                                                            ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 14.849 ns                                      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] ; chengq[3]                                                                                                      ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 17.298 ns                                      ; boxing[0]                                                                             ; chengq[8]                                                                                                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.847 ns                                      ; fenping[2]                                                                            ; Verilog1:inst2|i[2]                                                                                            ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 180.05 MHz ( period = 5.554 ns ) ; Verilog1:inst2|cnt[5]                                                                 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                       ;                                                                                                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                           ; To                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[0]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg0  ; clk        ; clk      ; None                        ; None                      ; 1.965 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg4  ; clk        ; clk      ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg3  ; clk        ; clk      ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg5  ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[1]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg7  ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[7]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg6  ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.914 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg8  ; clk        ; clk      ; None                        ; None                      ; 1.906 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg9  ; clk        ; clk      ; None                        ; None                      ; 1.901 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[2]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[1]                                                                                          ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg1  ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.915 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[9]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[2]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[1]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a7~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a4~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[2]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[8]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a8~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[4]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[3]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.888 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[6]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[5]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[0]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[2]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a6~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; Verilog1:inst2|cnt[0]                                                                                          ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg1 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg2 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg3 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg4 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg5 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg6 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg7 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg8 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg9 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg0 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg1 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg2 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg3 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg4 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg5 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg6 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg7 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg8 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg9 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg0 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg1 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg2 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg3 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg4 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg5 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg6 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg7 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg8 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg9 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg0 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg1 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg2 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg3 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg4 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg5 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg6 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg7 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg8 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a3~porta_address_reg9 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg0 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg1 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg2 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg3 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg4 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg5 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg6 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg7 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg8 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg9 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg0 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg1 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg2 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg3 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg4 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg5 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg6 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg7 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg8 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg9 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg0 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg1 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg2 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg3 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg4 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg5 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg6 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg7 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg8 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg9 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg0 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg1 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg2 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg3 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg4 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg5 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg6 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg7 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg8 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a2~porta_address_reg9 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg8  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg9  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]                           ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg0  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg1  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg2  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg3  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg4  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg5  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg6  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg7  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; N/A                                     ; Restricted to 180.05 MHz ( period = 5.554 ns )      ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|ram_block1a0~porta_address_reg8  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]                            ; clk        ; clk      ; None                        ; None                      ; 3.641 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                ;                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+------------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                     ; To Clock ;
+-------+--------------+------------+------------+------------------------+----------+
; N/A   ; None         ; 6.504 ns   ; fenping[0] ; Verilog1:inst2|i[2]    ; clk      ;
; N/A   ; None         ; 6.191 ns   ; fenping[2] ; Verilog1:inst2|i[1]    ; clk      ;
; N/A   ; None         ; 6.185 ns   ; fenping[0] ; Verilog1:inst2|clk_out ; clk      ;
; N/A   ; None         ; 6.083 ns   ; fenping[0] ; Verilog1:inst2|i[0]    ; clk      ;
; N/A   ; None         ; 6.082 ns   ; fenping[0] ; Verilog1:inst2|i[1]    ; clk      ;
; N/A   ; None         ; 5.880 ns   ; fenping[1] ; Verilog1:inst2|i[2]    ; clk      ;
; N/A   ; None         ; 5.579 ns   ; fenping[2] ; Verilog1:inst2|clk_out ; clk      ;
; N/A   ; None         ; 5.561 ns   ; fenping[1] ; Verilog1:inst2|clk_out ; clk      ;
; N/A   ; None         ; 5.459 ns   ; fenping[1] ; Verilog1:inst2|i[0]    ; clk      ;
; N/A   ; None         ; 5.458 ns   ; fenping[1] ; Verilog1:inst2|i[1]    ; clk      ;
; N/A   ; None         ; 5.153 ns   ; fenping[2] ; Verilog1:inst2|i[0]    ; clk      ;
; N/A   ; None         ; 5.113 ns   ; fenping[2] ; Verilog1:inst2|i[2]    ; clk      ;
+-------+--------------+------------+------------+------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                  ; To        ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 14.849 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] ; chengq[3] ; clk        ;
; N/A   ; None         ; 14.707 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[5]  ; chengq[3] ; clk        ;
; N/A   ; None         ; 14.679 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[4] ; chengq[3] ; clk        ;
; N/A   ; None         ; 14.641 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[8]  ; chengq[8] ; clk        ;
; N/A   ; None         ; 14.366 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[8] ; chengq[8] ; clk        ;
; N/A   ; None         ; 14.301 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]  ; chengq[3] ; clk        ;
; N/A   ; None         ; 14.213 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]  ; chengq[3] ; clk        ;
; N/A   ; None         ; 14.168 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3] ; chengq[3] ; clk        ;
; N/A   ; None         ; 14.123 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] ; chengq[5] ; clk        ;
; N/A   ; None         ; 14.091 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1] ; chengq[0] ; clk        ;
; N/A   ; None         ; 14.059 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[9]  ; chengq[8] ; clk        ;
; N/A   ; None         ; 14.041 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[9] ; chengq[8] ; clk        ;
; N/A   ; None         ; 14.036 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] ; chengq[4] ; clk        ;
; N/A   ; None         ; 13.981 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[5]  ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.920 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[1] ; chengq[1] ; clk        ;
; N/A   ; None         ; 13.894 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[5]  ; chengq[4] ; clk        ;
; N/A   ; None         ; 13.869 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[4] ; chengq[4] ; clk        ;
; N/A   ; None         ; 13.786 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5] ; chengq[2] ; clk        ;
; N/A   ; None         ; 13.783 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[0]  ; chengq[0] ; clk        ;
; N/A   ; None         ; 13.759 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[5]   ; chengq[3] ; clk        ;
; N/A   ; None         ; 13.720 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[8]  ; chengq[7] ; clk        ;
; N/A   ; None         ; 13.677 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[7] ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.653 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]  ; chengq[0] ; clk        ;
; N/A   ; None         ; 13.644 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[5]  ; chengq[2] ; clk        ;
; N/A   ; None         ; 13.620 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[5]   ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.592 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[7]  ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.491 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]  ; chengq[4] ; clk        ;
; N/A   ; None         ; 13.482 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[1]  ; chengq[1] ; clk        ;
; N/A   ; None         ; 13.445 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[8] ; chengq[7] ; clk        ;
; N/A   ; None         ; 13.420 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[8]  ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.357 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[7] ; chengq[7] ; clk        ;
; N/A   ; None         ; 13.337 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[4] ; chengq[1] ; clk        ;
; N/A   ; None         ; 13.327 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[0] ; chengq[0] ; clk        ;
; N/A   ; None         ; 13.295 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[4] ; chengq[2] ; clk        ;
; N/A   ; None         ; 13.272 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[7]  ; chengq[7] ; clk        ;
; N/A   ; None         ; 13.271 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[6] ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.222 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[6]  ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.165 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]  ; chengq[0] ; clk        ;
; N/A   ; None         ; 13.145 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[8] ; chengq[5] ; clk        ;
; N/A   ; None         ; 13.136 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[9]  ; chengq[7] ; clk        ;
; N/A   ; None         ; 13.122 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[6] ; chengq[3] ; clk        ;
; N/A   ; None         ; 13.120 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3] ; chengq[0] ; clk        ;
; N/A   ; None         ; 13.118 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[9] ; chengq[7] ; clk        ;
; N/A   ; None         ; 13.089 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]  ; chengq[2] ; clk        ;
; N/A   ; None         ; 13.073 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[6]  ; chengq[3] ; clk        ;
; N/A   ; None         ; 13.052 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[8]   ; chengq[8] ; clk        ;
; N/A   ; None         ; 13.049 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[6] ; chengq[4] ; clk        ;
; N/A   ; None         ; 13.044 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3] ; chengq[2] ; clk        ;
; N/A   ; None         ; 13.041 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[7] ; chengq[4] ; clk        ;
; N/A   ; None         ; 13.036 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[9]   ; chengq[8] ; clk        ;
; N/A   ; None         ; 13.008 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]   ; chengq[0] ; clk        ;
; N/A   ; None         ; 13.000 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[6]  ; chengq[4] ; clk        ;
; N/A   ; None         ; 12.994 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[3]  ; chengq[1] ; clk        ;
; N/A   ; None         ; 12.959 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]  ; chengq[1] ; clk        ;
; N/A   ; None         ; 12.956 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[7]  ; chengq[4] ; clk        ;
; N/A   ; None         ; 12.953 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[5]   ; chengq[4] ; clk        ;
; N/A   ; None         ; 12.949 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[3] ; chengq[1] ; clk        ;
; N/A   ; None         ; 12.917 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[4]  ; chengq[2] ; clk        ;
; N/A   ; None         ; 12.837 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[1]   ; chengq[1] ; clk        ;
; N/A   ; None         ; 12.671 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]  ; chengq[1] ; clk        ;
; N/A   ; None         ; 12.639 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]   ; chengq[3] ; clk        ;
; N/A   ; None         ; 12.599 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]  ; chengq[0] ; clk        ;
; N/A   ; None         ; 12.593 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[7]   ; chengq[5] ; clk        ;
; N/A   ; None         ; 12.574 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[8]  ; chengq[6] ; clk        ;
; N/A   ; None         ; 12.502 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[2]  ; chengq[2] ; clk        ;
; N/A   ; None         ; 12.434 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2] ; chengq[1] ; clk        ;
; N/A   ; None         ; 12.419 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[0]   ; chengq[0] ; clk        ;
; N/A   ; None         ; 12.407 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[7] ; chengq[6] ; clk        ;
; N/A   ; None         ; 12.396 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]   ; chengq[3] ; clk        ;
; N/A   ; None         ; 12.362 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2] ; chengq[0] ; clk        ;
; N/A   ; None         ; 12.322 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[7]  ; chengq[6] ; clk        ;
; N/A   ; None         ; 12.304 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[6]   ; chengq[5] ; clk        ;
; N/A   ; None         ; 12.299 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[8] ; chengq[6] ; clk        ;
; N/A   ; None         ; 12.265 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[2] ; chengq[2] ; clk        ;
; N/A   ; None         ; 12.178 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[6] ; chengq[6] ; clk        ;
; N/A   ; None         ; 12.144 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[5]   ; chengq[2] ; clk        ;
; N/A   ; None         ; 12.131 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[8]   ; chengq[7] ; clk        ;
; N/A   ; None         ; 12.129 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[6]  ; chengq[6] ; clk        ;
; N/A   ; None         ; 12.113 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[9]   ; chengq[7] ; clk        ;
; N/A   ; None         ; 12.080 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[6]   ; chengq[4] ; clk        ;
; N/A   ; None         ; 12.080 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]   ; chengq[4] ; clk        ;
; N/A   ; None         ; 11.931 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[6]   ; chengq[3] ; clk        ;
; N/A   ; None         ; 11.919 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[9]  ; chengq[6] ; clk        ;
; N/A   ; None         ; 11.901 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[9] ; chengq[6] ; clk        ;
; N/A   ; None         ; 11.822 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[8]   ; chengq[5] ; clk        ;
; N/A   ; None         ; 11.574 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]   ; chengq[2] ; clk        ;
; N/A   ; None         ; 11.548 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]   ; chengq[1] ; clk        ;
; N/A   ; None         ; 11.488 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[7]   ; chengq[7] ; clk        ;
; N/A   ; None         ; 11.443 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]   ; chengq[1] ; clk        ;
; N/A   ; None         ; 11.378 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]   ; chengq[0] ; clk        ;
; N/A   ; None         ; 11.318 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[7]   ; chengq[6] ; clk        ;
; N/A   ; None         ; 11.281 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[2]   ; chengq[2] ; clk        ;
; N/A   ; None         ; 11.257 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[4]   ; chengq[2] ; clk        ;
; N/A   ; None         ; 11.225 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]   ; chengq[0] ; clk        ;
; N/A   ; None         ; 11.178 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[7]   ; chengq[4] ; clk        ;
; N/A   ; None         ; 11.054 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[3]   ; chengq[1] ; clk        ;
; N/A   ; None         ; 10.981 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[8]   ; chengq[6] ; clk        ;
; N/A   ; None         ; 10.956 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[6]   ; chengq[6] ; clk        ;
; N/A   ; None         ; 10.905 ns  ; lpm_rom2:inst7|altsyncram:altsyncram_component|altsyncram_tu71:auto_generated|q_a[9]  ; chengq[9] ; clk        ;
; N/A   ; None         ; 10.887 ns  ; lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[9] ; chengq[9] ; clk        ;
; N/A   ; None         ; 10.843 ns  ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[9]   ; chengq[6] ; clk        ;
; N/A   ; None         ; 9.831 ns   ; lpm_rom3:inst|altsyncram:altsyncram_component|altsyncram_gu71:auto_generated|q_a[9]   ; chengq[9] ; clk        ;
+-------+--------------+------------+---------------------------------------------------------------------------------------+-----------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-----------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To        ;
+-------+-------------------+-----------------+-----------+-----------+
; N/A   ; None              ; 17.298 ns       ; boxing[0] ; chengq[8] ;
; N/A   ; None              ; 17.255 ns       ; fudu[1]   ; chengq[3] ;
; N/A   ; None              ; 17.239 ns       ; fudu[1]   ; chengq[8] ;
; N/A   ; None              ; 16.842 ns       ; boxing[1] ; chengq[8] ;
; N/A   ; None              ; 16.810 ns       ; fudu[1]   ; chengq[5] ;
; N/A   ; None              ; 16.748 ns       ; fudu[0]   ; chengq[8] ;
; N/A   ; None              ; 16.697 ns       ; fudu[0]   ; chengq[3] ;
; N/A   ; None              ; 16.642 ns       ; boxing[0] ; chengq[3] ;
; N/A   ; None              ; 16.490 ns       ; boxing[1] ; chengq[3] ;
; N/A   ; None              ; 16.407 ns       ; boxing[0] ; chengq[0] ;
; N/A   ; None              ; 16.377 ns       ; boxing[0] ; chengq[7] ;
; N/A   ; None              ; 16.353 ns       ; fudu[1]   ; chengq[4] ;
; N/A   ; None              ; 16.319 ns       ; fudu[0]   ; chengq[5] ;
; N/A   ; None              ; 16.236 ns       ; boxing[0] ; chengq[1] ;
; N/A   ; None              ; 16.178 ns       ; fudu[1]   ; chengq[7] ;
; N/A   ; None              ; 16.077 ns       ; boxing[0] ; chengq[5] ;
; N/A   ; None              ; 15.921 ns       ; boxing[1] ; chengq[7] ;
; N/A   ; None              ; 15.912 ns       ; fudu[1]   ; chengq[2] ;
; N/A   ; None              ; 15.911 ns       ; fudu[0]   ; chengq[4] ;
; N/A   ; None              ; 15.829 ns       ; boxing[0] ; chengq[4] ;
; N/A   ; None              ; 15.796 ns       ; boxing[1] ; chengq[5] ;
; N/A   ; None              ; 15.742 ns       ; fudu[1]   ; chengq[0] ;
; N/A   ; None              ; 15.736 ns       ; fudu[0]   ; chengq[7] ;
; N/A   ; None              ; 15.677 ns       ; boxing[1] ; chengq[4] ;
; N/A   ; None              ; 15.579 ns       ; boxing[0] ; chengq[2] ;
; N/A   ; None              ; 15.571 ns       ; fudu[1]   ; chengq[1] ;
; N/A   ; None              ; 15.528 ns       ; boxing[1] ; chengq[0] ;
; N/A   ; None              ; 15.439 ns       ; fudu[0]   ; chengq[2] ;
; N/A   ; None              ; 15.427 ns       ; boxing[1] ; chengq[2] ;
; N/A   ; None              ; 15.324 ns       ; fudu[1]   ; chengq[6] ;
; N/A   ; None              ; 15.281 ns       ; boxing[1] ; chengq[1] ;
; N/A   ; None              ; 15.231 ns       ; boxing[0] ; chengq[6] ;
; N/A   ; None              ; 14.775 ns       ; boxing[1] ; chengq[6] ;
; N/A   ; None              ; 14.766 ns       ; fudu[0]   ; chengq[6] ;
; N/A   ; None              ; 13.744 ns       ; fudu[1]   ; chengq[9] ;
; N/A   ; None              ; 13.253 ns       ; fudu[0]   ; chengq[9] ;
; N/A   ; None              ; 13.208 ns       ; boxing[0] ; chengq[9] ;
; N/A   ; None              ; 13.056 ns       ; boxing[1] ; chengq[9] ;
; N/A   ; None              ; 11.949 ns       ; fudu[0]   ; chengq[0] ;
; N/A   ; None              ; 11.776 ns       ; fudu[0]   ; chengq[1] ;
+-------+-------------------+-----------------+-----------+-----------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+------------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                     ; To Clock ;
+---------------+-------------+-----------+------------+------------------------+----------+
; N/A           ; None        ; -4.847 ns ; fenping[2] ; Verilog1:inst2|i[2]    ; clk      ;
; N/A           ; None        ; -4.887 ns ; fenping[2] ; Verilog1:inst2|i[0]    ; clk      ;
; N/A           ; None        ; -5.192 ns ; fenping[1] ; Verilog1:inst2|i[1]    ; clk      ;
; N/A           ; None        ; -5.193 ns ; fenping[1] ; Verilog1:inst2|i[0]    ; clk      ;
; N/A           ; None        ; -5.295 ns ; fenping[1] ; Verilog1:inst2|clk_out ; clk      ;
; N/A           ; None        ; -5.313 ns ; fenping[2] ; Verilog1:inst2|clk_out ; clk      ;
; N/A           ; None        ; -5.614 ns ; fenping[1] ; Verilog1:inst2|i[2]    ; clk      ;
; N/A           ; None        ; -5.816 ns ; fenping[0] ; Verilog1:inst2|i[1]    ; clk      ;
; N/A           ; None        ; -5.817 ns ; fenping[0] ; Verilog1:inst2|i[0]    ; clk      ;
; N/A           ; None        ; -5.919 ns ; fenping[0] ; Verilog1:inst2|clk_out ; clk      ;
; N/A           ; None        ; -5.925 ns ; fenping[2] ; Verilog1:inst2|i[1]    ; clk      ;
; N/A           ; None        ; -6.238 ns ; fenping[0] ; Verilog1:inst2|i[2]    ; clk      ;
+---------------+-------------+-----------+------------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Fri Dec 17 18:22:00 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shiyan15 -c shiyan15 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Verilog1:inst2|clk_out" as buffer
Info: Clock "clk" Internal fmax is restricted to 180.05 MHz between source register "Verilog1:inst2|cnt[5]" and destination memory "lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5"
    Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path.
        Info: + Longest register to memory delay is 2.340 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 11; REG Node = 'Verilog1:inst2|cnt[5]'
            Info: 2: + IC(2.164 ns) + CELL(0.176 ns) = 2.340 ns; Loc. = M4K_X23_Y7; Fanout = 4; MEM Node = 'lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5'
            Info: Total cell delay = 0.176 ns ( 7.52 % )
            Info: Total interconnect delay = 2.164 ns ( 92.48 % )
        Info: - Smallest clock skew is -2.063 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.834 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.756 ns) + CELL(0.835 ns) = 2.834 ns; Loc. = M4K_X23_Y7; Fanout = 4; MEM Node = 'lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|ram_block1a0~porta_address_reg5'
                Info: Total cell delay = 1.935 ns ( 68.28 % )
                Info: Total interconnect delay = 0.899 ns ( 31.72 % )
            Info: - Longest clock path from clock "clk" to source register is 4.897 ns
                Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.529 ns) + CELL(0.970 ns) = 2.599 ns; Loc. = LCFF_X1_Y6_N13; Fanout = 2; REG Node = 'Verilog1:inst2|clk_out'
                Info: 3: + IC(0.806 ns) + CELL(0.000 ns) = 3.405 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'Verilog1:inst2|clk_out~clkctrl'
                Info: 4: + IC(0.826 ns) + CELL(0.666 ns) = 4.897 ns; Loc. = LCFF_X22_Y7_N11; Fanout = 11; REG Node = 'Verilog1:inst2|cnt[5]'
                Info: Total cell delay = 2.736 ns ( 55.87 % )
                Info: Total interconnect delay = 2.161 ns ( 44.13 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is 0.046 ns
Info: tsu for register "Verilog1:inst2|i[2]" (data pin = "fenping[0]", clock pin = "clk") is 6.504 ns
    Info: + Longest pin to register delay is 9.265 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_86; Fanout = 1; PIN Node = 'fenping[0]'
        Info: 2: + IC(6.281 ns) + CELL(0.616 ns) = 7.842 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 4; COMB Node = 'Verilog1:inst2|Equal0~1'
        Info: 3: + IC(0.700 ns) + CELL(0.615 ns) = 9.157 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'Verilog1:inst2|i~5'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.265 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2|i[2]'
        Info: Total cell delay = 2.284 ns ( 24.65 % )
        Info: Total interconnect delay = 6.981 ns ( 75.35 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2|i[2]'
        Info: Total cell delay = 1.766 ns ( 64.90 % )
        Info: Total interconnect delay = 0.955 ns ( 35.10 % )
Info: tco from clock "clk" to destination pin "chengq[3]" through memory "lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5]" is 14.849 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.828 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.770 ns) + CELL(0.815 ns) = 2.828 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5]'
        Info: Total cell delay = 1.915 ns ( 67.72 % )
        Info: Total interconnect delay = 0.913 ns ( 32.28 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 11.761 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y4; Fanout = 1; MEM Node = 'lpm_rom1:inst10|altsyncram:altsyncram_component|altsyncram_oi71:auto_generated|q_a[5]'
        Info: 2: + IC(1.952 ns) + CELL(0.651 ns) = 2.712 ns; Loc. = LCCOMB_X20_Y10_N0; Fanout = 4; COMB Node = 'Verilog3:inst8|q[5]~5'
        Info: 3: + IC(1.053 ns) + CELL(0.370 ns) = 4.135 ns; Loc. = LCCOMB_X17_Y10_N22; Fanout = 1; COMB Node = 'Verilog2:inst4|chengq[3]~28'
        Info: 4: + IC(1.459 ns) + CELL(0.651 ns) = 6.245 ns; Loc. = LCCOMB_X15_Y11_N8; Fanout = 1; COMB Node = 'Verilog2:inst4|chengq[3]~30'
        Info: 5: + IC(2.450 ns) + CELL(3.066 ns) = 11.761 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'chengq[3]'
        Info: Total cell delay = 4.847 ns ( 41.21 % )
        Info: Total interconnect delay = 6.914 ns ( 58.79 % )
Info: Longest tpd from source pin "boxing[0]" to destination pin "chengq[8]" is 17.298 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_96; Fanout = 10; PIN Node = 'boxing[0]'
    Info: 2: + IC(6.309 ns) + CELL(0.651 ns) = 7.895 ns; Loc. = LCCOMB_X20_Y10_N4; Fanout = 4; COMB Node = 'Verilog3:inst8|q[8]~1'
    Info: 3: + IC(0.729 ns) + CELL(0.650 ns) = 9.274 ns; Loc. = LCCOMB_X19_Y10_N2; Fanout = 1; COMB Node = 'Verilog2:inst4|chengq[8]~4'
    Info: 4: + IC(0.691 ns) + CELL(0.651 ns) = 10.616 ns; Loc. = LCCOMB_X20_Y10_N6; Fanout = 1; COMB Node = 'Verilog2:inst4|chengq[8]~46'
    Info: 5: + IC(3.626 ns) + CELL(3.056 ns) = 17.298 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'chengq[8]'
    Info: Total cell delay = 5.943 ns ( 34.36 % )
    Info: Total interconnect delay = 11.355 ns ( 65.64 % )
Info: th for register "Verilog1:inst2|i[2]" (data pin = "fenping[2]", clock pin = "clk") is -4.847 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.721 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 113; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.812 ns) + CELL(0.666 ns) = 2.721 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2|i[2]'
        Info: Total cell delay = 1.766 ns ( 64.90 % )
        Info: Total interconnect delay = 0.955 ns ( 35.10 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.874 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_41; Fanout = 4; PIN Node = 'fenping[2]'
        Info: 2: + IC(6.232 ns) + CELL(0.580 ns) = 7.766 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; COMB Node = 'Verilog1:inst2|i~5'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.874 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 5; REG Node = 'Verilog1:inst2|i[2]'
        Info: Total cell delay = 1.642 ns ( 20.85 % )
        Info: Total interconnect delay = 6.232 ns ( 79.15 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4358 megabytes
    Info: Processing ended: Fri Dec 17 18:22:00 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


