REG +{${BASE},0} USBE${INDEX}CSR0
BIT 31      AUTOSET
BIT 30      ISO
BIT 29      MODE
BIT 28      DMAREQEN
BIT 27      FRCDATTG
BIT 26      DMAREQMD
BIT 25      DTWREN
BIT 24      DATATGGL
BIT 23      INCOMPTX/NAKTIMEOUT
BIT 22      CLRDT
BIT 21      SENTSTALL/RXSTALL
BIT 20      SENDSTALL/SETUPPKT
BIT 19      FLUSH
BIT 18      UNDERRUN/ERROR
BIT 17      FIFONE
BIT 16      TXPKTRDY
BIT 15-11   MULT
BIT 10-0    TXMAXP

REG +{${BASE},4} USBE${INDEX}CSR1
BIT 31      AUTOCLR
BIT 30      ISO/AUTORQ
BIT 29      DMAREQEN
BIT 28      DISNYET/PIDERR
BIT 27      DMAREQMD
BIT 26      DATATWEN
BIT 25      DATATGGL
BIT 24      INCOMPRX
BIT 23      CLRDT
BIT 22      SENTSTALL/RXSTALL
BIT 21      SENDSTALL/REQPKT
BIT 20      FLUSH
BIT 19      DATAERR/DERRNAKT
BIT 18      OVERRUN/ERROR
BIT 17      FIFOFULL
BIT 16      RXPKTRDY
BIT 15-11   MULT
BIT 10-0    RXMAXP

REG +{${BASE},8} USBE${INDEX}CSR2
BIT 31-24   TXINTERV
BIT 23-22   SPEED
BIT 21-20   PROTOCOL
BIT 19-16   TEP
BIT 13-0    RXCNT

REG +{${BASE},C} USBE${INDEX}CSR3
BIT 31-28   RXFIFOSZ
BIT 26-24   TXFIFOSZ
BIT 15-8    RXINTERV
BIT 7-6     SPEED
BIT 5-4     PROTOCOL
BIT 3-0     TEP

