

================================================================
== Vivado HLS Report for 'hls_macc'
================================================================
* Date:           Wed Jan  6 12:45:55 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        waka
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.742 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        2| 10.000 ns | 20.000 ns |    1|    2|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.74>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in1) nounwind, !map !7"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in2) nounwind, !map !13"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in3) nounwind, !map !17"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in4) nounwind, !map !21"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in7) nounwind, !map !25"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in8) nounwind, !map !29"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in9) nounwind, !map !33"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in10) nounwind, !map !37"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in14) nounwind, !map !41"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in12) nounwind, !map !45"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in15) nounwind, !map !49"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in17) nounwind, !map !53"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in19) nounwind, !map !57"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in20) nounwind, !map !61"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in22) nounwind, !map !65"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in24) nounwind, !map !69"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in27) nounwind, !map !73"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in28) nounwind, !map !77"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in29) nounwind, !map !81"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %in32) nounwind, !map !85"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out13) nounwind, !map !89"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out30) nounwind, !map !95"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out31) nounwind, !map !99"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !103"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @hls_macc_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in32_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in32) nounwind" [hls_macc.c:2]   --->   Operation 29 'read' 'in32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in29_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in29) nounwind" [hls_macc.c:2]   --->   Operation 30 'read' 'in29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in28_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in28) nounwind" [hls_macc.c:2]   --->   Operation 31 'read' 'in28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in27_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in27) nounwind" [hls_macc.c:2]   --->   Operation 32 'read' 'in27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in24_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in24) nounwind" [hls_macc.c:2]   --->   Operation 33 'read' 'in24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in22_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in22) nounwind" [hls_macc.c:2]   --->   Operation 34 'read' 'in22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in20_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in20) nounwind" [hls_macc.c:2]   --->   Operation 35 'read' 'in20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in19_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in19) nounwind" [hls_macc.c:2]   --->   Operation 36 'read' 'in19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in17_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in17) nounwind" [hls_macc.c:2]   --->   Operation 37 'read' 'in17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in15_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in15) nounwind" [hls_macc.c:2]   --->   Operation 38 'read' 'in15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%in12_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in12) nounwind" [hls_macc.c:2]   --->   Operation 39 'read' 'in12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in14_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in14) nounwind" [hls_macc.c:2]   --->   Operation 40 'read' 'in14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in10_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in10) nounwind" [hls_macc.c:2]   --->   Operation 41 'read' 'in10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in9_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in9) nounwind" [hls_macc.c:2]   --->   Operation 42 'read' 'in9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%in8_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in8) nounwind" [hls_macc.c:2]   --->   Operation 43 'read' 'in8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in7_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in7) nounwind" [hls_macc.c:2]   --->   Operation 44 'read' 'in7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in4_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in4) nounwind" [hls_macc.c:2]   --->   Operation 45 'read' 'in4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in3) nounwind" [hls_macc.c:2]   --->   Operation 46 'read' 'in3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%in2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in2) nounwind" [hls_macc.c:2]   --->   Operation 47 'read' 'in2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%in1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %in1) nounwind" [hls_macc.c:2]   --->   Operation 48 'read' 'in1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.55ns)   --->   "%t5 = sub nsw i32 %in3_read, %in4_read" [hls_macc.c:9]   --->   Operation 49 'sub' 't5' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.55ns)   --->   "%sub_ln11 = sub nsw i32 %in14_read, %in15_read" [hls_macc.c:11]   --->   Operation 50 'sub' 'sub_ln11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out13, i32 %sub_ln11) nounwind" [hls_macc.c:11]   --->   Operation 51 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12 = add i32 %in7_read, %in12_read" [hls_macc.c:12]   --->   Operation 52 'add' 'add_ln12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t11 = add i32 %add_ln12, %in8_read" [hls_macc.c:12]   --->   Operation 53 'add' 't11' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 54 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp eq i32 %in2_read, %in1_read" [hls_macc.c:13]   --->   Operation 54 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %1, label %_ifconv" [hls_macc.c:13]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp slt i32 %in9_read, %in10_read" [hls_macc.c:18]   --->   Operation 56 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln21 = add i32 %t5, %in22_read" [hls_macc.c:21]   --->   Operation 57 'add' 'add_ln21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 58 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t23 = add i32 %add_ln21, %t11" [hls_macc.c:21]   --->   Operation 58 'add' 't23' <Predicate = (!icmp_ln13)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln26 = add i32 %in19_read, %in20_read" [hls_macc.c:26]   --->   Operation 59 'add' 'add_ln26' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t26_1 = add i32 %add_ln26, %t5" [hls_macc.c:26]   --->   Operation 60 'add' 't26_1' <Predicate = (!icmp_ln13)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (2.55ns)   --->   "%t16 = sub nsw i32 %t11, %in17_read" [hls_macc.c:14]   --->   Operation 61 'sub' 't16' <Predicate = (icmp_ln13)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.76ns)   --->   "br label %2" [hls_macc.c:14]   --->   Operation 62 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.62>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t25 = sub i32 %t23, %in24_read" [hls_macc.c:22]   --->   Operation 63 'sub' 't25' <Predicate = (icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t26 = add i32 %t25, %in27_read" [hls_macc.c:23]   --->   Operation 64 'add' 't26' <Predicate = (icmp_ln18)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%t26_2 = select i1 %icmp_ln18, i32 %t26, i32 %t26_1" [hls_macc.c:18]   --->   Operation 65 'select' 't26_2' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.55ns)   --->   "%t16_1 = sub nsw i32 %t26_2, %in28_read" [hls_macc.c:27]   --->   Operation 66 'sub' 't16_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (2.55ns)   --->   "%add_ln28 = add nsw i32 %t26_2, %in29_read" [hls_macc.c:28]   --->   Operation 67 'add' 'add_ln28' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out30, i32 %add_ln28) nounwind" [hls_macc.c:28]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.69>
ST_3 : Operation 69 [1/1] (1.76ns)   --->   "br label %2"   --->   Operation 69 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%t16_0 = phi i32 [ %t16, %1 ], [ %t16_1, %_ifconv ]"   --->   Operation 70 'phi' 't16_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln30 = add nsw i32 %t16_0, %in32_read" [hls_macc.c:30]   --->   Operation 71 'add' 'add_ln30' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %out31, i32 %add_ln30) nounwind" [hls_macc.c:30]   --->   Operation 72 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%out30_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %out30) nounwind" [hls_macc.c:31]   --->   Operation 73 'read' 'out30_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln31 = add i32 %sub_ln11, %add_ln30" [hls_macc.c:31]   --->   Operation 74 'add' 'add_ln31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln31_1 = add i32 %add_ln31, %out30_read" [hls_macc.c:31]   --->   Operation 75 'add' 'add_ln31_1' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "ret i32 %add_ln31_1" [hls_macc.c:31]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.74ns
The critical path consists of the following:
	wire read on port 'in12' (hls_macc.c:2) [59]  (0 ns)
	'add' operation ('add_ln12', hls_macc.c:12) [72]  (0 ns)
	'add' operation ('t11', hls_macc.c:12) [73]  (4.37 ns)
	'add' operation ('t23', hls_macc.c:21) [79]  (4.37 ns)

 <State 2>: 7.62ns
The critical path consists of the following:
	'sub' operation ('t25', hls_macc.c:22) [80]  (0 ns)
	'add' operation ('t26', hls_macc.c:23) [81]  (4.37 ns)
	'select' operation ('t26', hls_macc.c:18) [84]  (0.698 ns)
	'sub' operation ('t16', hls_macc.c:27) [85]  (2.55 ns)

 <State 3>: 8.69ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t16') with incoming values : ('t16', hls_macc.c:27) ('t16', hls_macc.c:14) [93]  (1.77 ns)
	'phi' operation ('t16') with incoming values : ('t16', hls_macc.c:27) ('t16', hls_macc.c:14) [93]  (0 ns)
	'add' operation ('add_ln30', hls_macc.c:30) [94]  (2.55 ns)
	'add' operation ('add_ln31', hls_macc.c:31) [97]  (0 ns)
	'add' operation ('add_ln31_1', hls_macc.c:31) [98]  (4.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
