// Seed: 1501512748
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    input  wire id_3,
    input  tri  id_4
);
  wire id_6;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_0  = 32'd93,
    parameter id_1  = 32'd18,
    parameter id_10 = 32'd5,
    parameter id_4  = 32'd82,
    parameter id_8  = 32'd22
) (
    input wor _id_0,
    input tri1 _id_1,
    input wor id_2,
    input wor id_3,
    input uwire _id_4,
    input uwire id_5,
    input tri0 id_6,
    input uwire id_7,
    input wire _id_8
    , id_19,
    output uwire id_9,
    input tri0 _id_10,
    input supply0 id_11,
    output wand id_12,
    output tri0 id_13,
    input wor id_14,
    output tri0 id_15,
    input uwire id_16,
    output tri id_17
);
  wire id_20;
  module_0 modCall_1 (
      id_7,
      id_17,
      id_14,
      id_16,
      id_3
  );
  logic [id_10  ==  id_4  ?  1 'b0 -  id_8 :
         1  ?  -1 'b0 -  id_1 : 1  ?  1 : id_4  ?  id_0 : 1 : -1] id_21;
  wire [-1 : -1] id_22;
  final $clog2(63);
  ;
  wire id_23;
endmodule
