# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU_Testing.srcs/sources_1/new/ALU.vhd" \
"../../../../ALU_Testing.srcs/sim_1/new/ALU_TB_SUBTRACTING.vhd" \

# Do not sort compile order
nosort
