Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 26 19:08:43 2025
| Host         : Emiya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_spi_flash_usb_bridge_timing_summary_routed.rpt -pb top_spi_flash_usb_bridge_timing_summary_routed.pb -rpx top_spi_flash_usb_bridge_timing_summary_routed.rpx -warn_on_violation
| Design       : top_spi_flash_usb_bridge
| Device       : 7a100ti-fgg676
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.285        0.000                      0                  265        0.107        0.000                      0                  265        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ft_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ft_clk              5.285        0.000                      0                  265        0.107        0.000                      0                  265        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ft_clk                      
(none)                      ft_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ft_clk
  To Clock:  ft_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.285ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.595ns (35.550%)  route 2.892ns (64.450%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.924     8.878    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4/O
                         net (fo=1, routed)           0.313     9.316    u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124     9.440 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.819    u_spi_flash_bridge_core/next_state
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601    15.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[0]/C
                         clock pessimism              0.277    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y98          FDCE (Setup_fdce_C_CE)      -0.169    15.104    u_spi_flash_bridge_core/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.595ns (35.550%)  route 2.892ns (64.450%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.924     8.878    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4/O
                         net (fo=1, routed)           0.313     9.316    u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124     9.440 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.819    u_spi_flash_bridge_core/next_state
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601    15.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[1]/C
                         clock pessimism              0.277    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y98          FDCE (Setup_fdce_C_CE)      -0.169    15.104    u_spi_flash_bridge_core/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.595ns (35.550%)  route 2.892ns (64.450%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.924     8.878    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4/O
                         net (fo=1, routed)           0.313     9.316    u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124     9.440 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.819    u_spi_flash_bridge_core/next_state
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601    15.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[2]/C
                         clock pessimism              0.277    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y98          FDCE (Setup_fdce_C_CE)      -0.169    15.104    u_spi_flash_bridge_core/state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.285ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 1.595ns (35.550%)  route 2.892ns (64.450%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.924     8.878    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X6Y99          LUT6 (Prop_lut6_I4_O)        0.124     9.002 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4/O
                         net (fo=1, routed)           0.313     9.316    u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_4_n_0
    SLICE_X6Y98          LUT6 (Prop_lut6_I1_O)        0.124     9.440 r  u_spi_flash_bridge_core/u_spi_master_byte/state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.819    u_spi_flash_bridge_core/next_state
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601    15.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y98          FDCE                                         r  u_spi_flash_bridge_core/state_reg[3]/C
                         clock pessimism              0.277    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X6Y98          FDCE (Setup_fdce_C_CE)      -0.169    15.104    u_spi_flash_bridge_core/state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.819    
  -------------------------------------------------------------------
                         slack                                  5.285    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.471ns (36.621%)  route 2.546ns (63.379%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.744     8.698    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.527     9.349    u_spi_flash_bridge_core/u_spi_master_byte_n_4
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.591    15.020    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[0]/C
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X5Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.960    u_spi_flash_bridge_core/spi_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.471ns (36.621%)  route 2.546ns (63.379%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.744     8.698    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.527     9.349    u_spi_flash_bridge_core/u_spi_master_byte_n_4
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.591    15.020    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[3]/C
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X5Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.960    u_spi_flash_bridge_core/spi_tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.471ns (36.621%)  route 2.546ns (63.379%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.744     8.698    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.527     9.349    u_spi_flash_bridge_core/u_spi_master_byte_n_4
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.591    15.020    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[4]/C
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X5Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.960    u_spi_flash_bridge_core/spi_tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.471ns (36.621%)  route 2.546ns (63.379%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.744     8.698    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.527     9.349    u_spi_flash_bridge_core/u_spi_master_byte_n_4
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.591    15.020    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[5]/C
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X5Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.960    u_spi_flash_bridge_core/spi_tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 1.471ns (36.621%)  route 2.546ns (63.379%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.744     8.698    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.527     9.349    u_spi_flash_bridge_core/u_spi_master_byte_n_4
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.591    15.020    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[6]/C
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X5Y100         FDCE (Setup_fdce_C_CE)      -0.205    14.960    u_spi_flash_bridge_core/spi_tx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.639ns  (required time - arrival time)
  Source:                 u_spi_flash_bridge_core/tx_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ft_clk rise@10.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.471ns (36.877%)  route 2.518ns (63.123%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.332ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.722     5.332    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDCE (Prop_fdce_C_Q)         0.456     5.788 r  u_spi_flash_bridge_core/tx_count_reg[11]/Q
                         net (fo=4, routed)           1.275     7.063    u_spi_flash_bridge_core/tx_count[11]
    SLICE_X6Y95          LUT4 (Prop_lut4_I0_O)        0.124     7.187 r  u_spi_flash_bridge_core/next_state2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.187    u_spi_flash_bridge_core/next_state2_carry__0_i_7_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  u_spi_flash_bridge_core/next_state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.720    u_spi_flash_bridge_core/next_state2_carry__0_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  u_spi_flash_bridge_core/next_state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.837    u_spi_flash_bridge_core/next_state2_carry__1_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  u_spi_flash_bridge_core/next_state2_carry__2/CO[3]
                         net (fo=4, routed)           0.744     8.698    u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data_reg[0][0]
    SLICE_X5Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.822 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_tx_data[7]_i_1/O
                         net (fo=8, routed)           0.499     9.321    u_spi_flash_bridge_core/u_spi_master_byte_n_4
    SLICE_X4Y102         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)    10.000    10.000 r  
    M21                                               0.000    10.000 r  ft_clk (IN)
                         net (fo=0)                   0.000    10.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427    11.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    13.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.591    15.020    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[1]/C
                         clock pessimism              0.180    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X4Y102         FDCE (Setup_fdce_C_CE)      -0.205    14.960    u_spi_flash_bridge_core/spi_tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ft601_byte_if/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/tx_len_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.475%)  route 0.286ns (63.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  u_ft601_byte_if/rx_data_reg[1]/Q
                         net (fo=7, routed)           0.286     1.982    u_spi_flash_bridge_core/D[1]
    SLICE_X7Y95          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.049    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y95          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[9]/C
                         clock pessimism             -0.246     1.803    
    SLICE_X7Y95          FDCE (Hold_fdce_C_D)         0.072     1.875    u_spi_flash_bridge_core/tx_len_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ft601_byte_if/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/tx_len_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.864%)  route 0.306ns (65.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  u_ft601_byte_if/rx_data_reg[1]/Q
                         net (fo=7, routed)           0.306     2.003    u_spi_flash_bridge_core/D[1]
    SLICE_X3Y96          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.875     2.052    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[17]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.070     1.876    u_spi_flash_bridge_core/tx_len_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_ft601_byte_if/rx_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/tx_len_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.164ns (33.083%)  route 0.332ns (66.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  u_ft601_byte_if/rx_data_reg[1]/Q
                         net (fo=7, routed)           0.332     2.028    u_spi_flash_bridge_core/D[1]
    SLICE_X3Y97          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.876     2.053    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X3Y97          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[25]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X3Y97          FDCE (Hold_fdce_C_D)         0.070     1.877    u_spi_flash_bridge_core/tx_len_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_ft601_byte_if/FSM_sequential_rstate_reg/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ft601_byte_if/rx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.141ns (60.959%)  route 0.090ns (39.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.603     1.534    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  u_ft601_byte_if/FSM_sequential_rstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.675 r  u_ft601_byte_if/FSM_sequential_rstate_reg/Q
                         net (fo=11, routed)          0.090     1.766    u_ft601_byte_if/E[0]
    SLICE_X3Y99          FDCE                                         r  u_ft601_byte_if/rx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.876     2.053    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  u_ft601_byte_if/rx_valid_reg/C
                         clock pessimism             -0.519     1.534    
    SLICE_X3Y99          FDCE (Hold_fdce_C_D)         0.075     1.609    u_ft601_byte_if/rx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_spi_flash_bridge_core/magic_shift_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.602     1.533    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/magic_shift_reg[14]/Q
                         net (fo=2, routed)           0.119     1.793    u_spi_flash_bridge_core/sel0[22]
    SLICE_X7Y96          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.049    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[22]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X7Y96          FDCE (Hold_fdce_C_D)         0.071     1.619    u_spi_flash_bridge_core/magic_shift_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_spi_flash_bridge_core/magic_shift_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.317%)  route 0.114ns (44.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.602     1.533    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/magic_shift_reg[5]/Q
                         net (fo=2, routed)           0.114     1.788    u_spi_flash_bridge_core/sel0[13]
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.873     2.050    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[13]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.063     1.612    u_spi_flash_bridge_core/magic_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_spi_flash_bridge_core/magic_shift_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.602     1.533    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/magic_shift_reg[12]/Q
                         net (fo=2, routed)           0.121     1.795    u_spi_flash_bridge_core/sel0[20]
    SLICE_X7Y96          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.872     2.049    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y96          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[20]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X7Y96          FDCE (Hold_fdce_C_D)         0.070     1.618    u_spi_flash_bridge_core/magic_shift_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ft601_byte_if/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.938%)  route 0.124ns (43.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  u_ft601_byte_if/rx_data_reg[0]/Q
                         net (fo=8, routed)           0.124     1.821    u_spi_flash_bridge_core/D[0]
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.870     2.048    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X5Y100         FDCE                                         r  u_spi_flash_bridge_core/spi_tx_data_reg[0]/C
                         clock pessimism             -0.479     1.569    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.070     1.639    u_spi_flash_bridge_core/spi_tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_ft601_byte_if/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/tx_len_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.957%)  route 0.349ns (68.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.697 r  u_ft601_byte_if/rx_data_reg[2]/Q
                         net (fo=7, routed)           0.349     2.046    u_spi_flash_bridge_core/D[2]
    SLICE_X4Y98          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.873     2.050    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[26]/C
                         clock pessimism             -0.246     1.804    
    SLICE_X4Y98          FDCE (Hold_fdce_C_D)         0.059     1.863    u_spi_flash_bridge_core/tx_len_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_spi_flash_bridge_core/magic_shift_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ft_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ft_clk rise@0.000ns - ft_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.160%)  route 0.115ns (44.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.602     1.533    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/magic_shift_reg[2]/Q
                         net (fo=2, routed)           0.115     1.789    u_spi_flash_bridge_core/sel0[10]
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.873     2.050    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[10]/C
                         clock pessimism             -0.501     1.549    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.052     1.601    u_spi_flash_bridge_core/magic_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ft_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ft_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ft_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99    u_ft601_byte_if/FSM_sequential_rstate_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103   u_ft601_byte_if/ft_oe_n_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99    u_ft601_byte_if/ft_rd_n_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94    u_ft601_byte_if/rx_data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94    u_ft601_byte_if/rx_data_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94    u_ft601_byte_if/rx_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/FSM_sequential_rstate_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/FSM_sequential_rstate_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103   u_ft601_byte_if/ft_oe_n_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103   u_ft601_byte_if/ft_oe_n_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/ft_rd_n_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/ft_rd_n_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/FSM_sequential_rstate_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/FSM_sequential_rstate_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103   u_ft601_byte_if/ft_oe_n_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103   u_ft601_byte_if/ft_oe_n_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/ft_rd_n_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99    u_ft601_byte_if/ft_rd_n_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101   u_ft601_byte_if/rx_data_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ft_clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ft601_byte_if/ft_rd_n_reg/C
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.697ns  (logic 3.625ns (54.122%)  route 3.073ns (45.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.724     5.334    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y99          FDPE                                         r  u_ft601_byte_if/ft_rd_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.456     5.790 r  u_ft601_byte_if/ft_rd_n_reg/Q
                         net (fo=1, routed)           3.073     8.863    ft_rd_n_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.169    12.031 r  ft_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000    12.031    ft_rd_n
    M17                                                               r  ft_rd_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ft601_byte_if/ft_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.092ns  (logic 3.656ns (60.020%)  route 2.436ns (39.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.711     5.321    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  u_ft601_byte_if/ft_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.456     5.777 r  u_ft601_byte_if/ft_oe_n_reg/Q
                         net (fo=1, routed)           2.436     8.212    ft_oe_n_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.200    11.413 r  ft_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000    11.413    ft_oe_n
    L17                                                               r  ft_oe_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.616ns  (logic 3.689ns (65.696%)  route 1.926ns (34.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.712     5.322    u_spi_flash_bridge_core/u_spi_master_byte/ft_clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_reg/Q
                         net (fo=1, routed)           1.926     7.704    spi_mosi_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.233    10.938 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000    10.938    spi_mosi
    N16                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_flash_bridge_core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.591ns  (logic 3.735ns (66.808%)  route 1.856ns (33.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.723     5.333    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y99          FDPE                                         r  u_spi_flash_bridge_core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDPE (Prop_fdpe_C_Q)         0.456     5.789 r  u_spi_flash_bridge_core/spi_cs_n_reg/Q
                         net (fo=1, routed)           1.856     7.645    spi_cs_n_OBUF
    F25                  OBUF (Prop_obuf_I_O)         3.279    10.924 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000    10.924    spi_cs_n
    F25                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_flash_bridge_core/u_spi_master_byte/spi_sck_reg/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.587ns  (logic 3.692ns (66.084%)  route 1.895ns (33.916%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.514    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.610 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.712     5.322    u_spi_flash_bridge_core/u_spi_master_byte/ft_clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  u_spi_flash_bridge_core/u_spi_master_byte/spi_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_sck_reg/Q
                         net (fo=4, routed)           1.895     7.673    spi_sck_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.236    10.909 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000    10.909    spi_sck
    P16                                                               r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_reg/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.538ns (77.972%)  route 0.434ns (22.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_spi_flash_bridge_core/u_spi_master_byte/ft_clk_IBUF_BUFG
    SLICE_X3Y101         FDCE                                         r  u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_mosi_reg/Q
                         net (fo=1, routed)           0.434     2.108    spi_mosi_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.397     3.505 r  spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.505    spi_mosi
    N16                                                               r  spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_flash_bridge_core/u_spi_master_byte/spi_sck_reg/C
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.541ns (77.591%)  route 0.445ns (22.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.601     1.533    u_spi_flash_bridge_core/u_spi_master_byte/ft_clk_IBUF_BUFG
    SLICE_X0Y101         FDCE                                         r  u_spi_flash_bridge_core/u_spi_master_byte/spi_sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/u_spi_master_byte/spi_sck_reg/Q
                         net (fo=4, routed)           0.445     2.118    spi_sck_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.400     3.518 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.518    spi_sck
    P16                                                               r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_spi_flash_bridge_core/spi_cs_n_reg/C
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_cs_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.583ns (79.559%)  route 0.407ns (20.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.602     1.533    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y99          FDPE                                         r  u_spi_flash_bridge_core/spi_cs_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.674 r  u_spi_flash_bridge_core/spi_cs_n_reg/Q
                         net (fo=1, routed)           0.407     2.081    spi_cs_n_OBUF
    F25                  OBUF (Prop_obuf_I_O)         1.442     3.523 r  spi_cs_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.523    spi_cs_n
    F25                                                               r  spi_cs_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ft601_byte_if/ft_oe_n_reg/C
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft_oe_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.505ns (70.213%)  route 0.639ns (29.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.600     1.532    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X0Y103         FDPE                                         r  u_ft601_byte_if/ft_oe_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDPE (Prop_fdpe_C_Q)         0.141     1.673 r  u_ft601_byte_if/ft_oe_n_reg/Q
                         net (fo=1, routed)           0.639     2.311    ft_oe_n_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.364     3.675 r  ft_oe_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.675    ft_oe_n
    L17                                                               r  ft_oe_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_ft601_byte_if/ft_rd_n_reg/C
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ft_rd_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.474ns (60.915%)  route 0.946ns (39.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.906    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.932 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.603     1.534    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y99          FDPE                                         r  u_ft601_byte_if/ft_rd_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDPE (Prop_fdpe_C_Q)         0.141     1.675 r  u_ft601_byte_if/ft_rd_n_reg/Q
                         net (fo=1, routed)           0.946     2.621    ft_rd_n_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.333     3.954 r  ft_rd_n_OBUF_inst/O
                         net (fo=0)                   0.000     3.954    ft_rd_n
    M17                                                               r  ft_rd_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ft_clk

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/tx_len_reg[0]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.643ns (20.810%)  route 6.251ns (79.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.272     7.893    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y94          FDCE                                         f  u_spi_flash_bridge_core/tx_len_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.600     5.030    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[0]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/tx_len_reg[3]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.643ns (20.810%)  route 6.251ns (79.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.272     7.893    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y94          FDCE                                         f  u_spi_flash_bridge_core/tx_len_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.600     5.030    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[3]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/tx_len_reg[4]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.643ns (20.810%)  route 6.251ns (79.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.272     7.893    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y94          FDCE                                         f  u_spi_flash_bridge_core/tx_len_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.600     5.030    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[4]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/tx_len_reg[7]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.893ns  (logic 1.643ns (20.810%)  route 6.251ns (79.190%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.272     7.893    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y94          FDCE                                         f  u_spi_flash_bridge_core/tx_len_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.600     5.030    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y94          FDCE                                         r  u_spi_flash_bridge_core/tx_len_reg[7]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[0]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 1.643ns (20.942%)  route 6.201ns (79.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.223     7.843    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y97          FDCE                                         f  u_spi_flash_bridge_core/magic_shift_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601     5.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[0]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[10]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 1.643ns (20.942%)  route 6.201ns (79.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.223     7.843    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y97          FDCE                                         f  u_spi_flash_bridge_core/magic_shift_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601     5.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[10]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[11]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 1.643ns (20.942%)  route 6.201ns (79.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.223     7.843    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y97          FDCE                                         f  u_spi_flash_bridge_core/magic_shift_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601     5.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[11]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[12]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 1.643ns (20.942%)  route 6.201ns (79.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.223     7.843    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X7Y97          FDCE                                         f  u_spi_flash_bridge_core/magic_shift_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601     5.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[12]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[13]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 1.643ns (20.942%)  route 6.201ns (79.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.223     7.843    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X6Y97          FDCE                                         f  u_spi_flash_bridge_core/magic_shift_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601     5.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[13]/C

Slack:                    inf
  Source:                 ft_reset_n
                            (input port)
  Destination:            u_spi_flash_bridge_core/magic_shift_reg[14]/CLR
                            (recovery check against rising-edge clock ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.843ns  (logic 1.643ns (20.942%)  route 6.201ns (79.058%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  ft_reset_n (IN)
                         net (fo=0)                   0.000     0.000    ft_reset_n
    U1                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  ft_reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.978     5.497    u_spi_flash_bridge_core/u_spi_master_byte/ft_reset_n_IBUF
    SLICE_X8Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.621 f  u_spi_flash_bridge_core/u_spi_master_byte/FSM_onehot_state[2]_i_2/O
                         net (fo=148, routed)         2.223     7.843    u_spi_flash_bridge_core/ft_reset_n
    SLICE_X7Y97          FDCE                                         f  u_spi_flash_bridge_core/magic_shift_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         1.427     1.427 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     3.338    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.429 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.601     5.031    u_spi_flash_bridge_core/ft_clk_IBUF_BUFG
    SLICE_X7Y97          FDCE                                         r  u_spi_flash_bridge_core/magic_shift_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ft_data[2]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.280ns (35.401%)  route 0.510ns (64.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K22                                               0.000     0.000 r  ft_data[2] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[2]
    K22                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  ft_data_IBUF[2]_inst/O
                         net (fo=1, routed)           0.510     0.790    u_ft601_byte_if/D[2]
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.873     2.051    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[2]/C

Slack:                    inf
  Source:                 ft_data[1]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.285ns (35.821%)  route 0.511ns (64.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K23                                               0.000     0.000 r  ft_data[1] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[1]
    K23                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  ft_data_IBUF[1]_inst/O
                         net (fo=1, routed)           0.511     0.796    u_ft601_byte_if/D[1]
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.873     2.051    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[1]/C

Slack:                    inf
  Source:                 ft_data[7]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.850ns  (logic 0.303ns (35.667%)  route 0.547ns (64.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L25                                               0.000     0.000 r  ft_data[7] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[7]
    L25                  IBUF (Prop_ibuf_I_O)         0.303     0.303 r  ft_data_IBUF[7]_inst/O
                         net (fo=1, routed)           0.547     0.850    u_ft601_byte_if/D[7]
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.875     2.052    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[7]/C

Slack:                    inf
  Source:                 ft_data[3]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.893ns  (logic 0.252ns (28.181%)  route 0.642ns (71.819%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  ft_data[3] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[3]
    P21                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  ft_data_IBUF[3]_inst/O
                         net (fo=1, routed)           0.642     0.893    u_ft601_byte_if/D[3]
    SLICE_X3Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.875     2.052    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[3]/C

Slack:                    inf
  Source:                 ft_data[0]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.283ns (31.098%)  route 0.626ns (68.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J23                                               0.000     0.000 r  ft_data[0] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[0]
    J23                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  ft_data_IBUF[0]_inst/O
                         net (fo=1, routed)           0.626     0.909    u_ft601_byte_if/D[0]
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.873     2.051    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  u_ft601_byte_if/rx_data_reg[0]/C

Slack:                    inf
  Source:                 ft_data[4]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.911ns  (logic 0.254ns (27.939%)  route 0.656ns (72.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  ft_data[4] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[4]
    P20                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  ft_data_IBUF[4]_inst/O
                         net (fo=1, routed)           0.656     0.911    u_ft601_byte_if/D[4]
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.875     2.052    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[4]/C

Slack:                    inf
  Source:                 ft_rxf_n
                            (input port)
  Destination:            u_ft601_byte_if/ft_rd_n_reg/D
                            (rising edge-triggered cell FDPE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.330ns (34.595%)  route 0.624ns (65.405%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 r  ft_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ft_rxf_n
    M25                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  ft_rxf_n_IBUF_inst/O
                         net (fo=2, routed)           0.624     0.909    u_spi_flash_bridge_core/u_spi_master_byte/ft_rxf_n_IBUF
    SLICE_X3Y99          LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  u_spi_flash_bridge_core/u_spi_master_byte/ft_rd_n_i_1/O
                         net (fo=1, routed)           0.000     0.954    u_ft601_byte_if/ft_rd_n_reg_0
    SLICE_X3Y99          FDPE                                         r  u_ft601_byte_if/ft_rd_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.876     2.053    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y99          FDPE                                         r  u_ft601_byte_if/ft_rd_n_reg/C

Slack:                    inf
  Source:                 ft_rxf_n
                            (input port)
  Destination:            u_ft601_byte_if/FSM_sequential_rstate_reg/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.330ns (34.559%)  route 0.625ns (65.441%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 f  ft_rxf_n (IN)
                         net (fo=0)                   0.000     0.000    ft_rxf_n
    M25                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  ft_rxf_n_IBUF_inst/O
                         net (fo=2, routed)           0.625     0.910    u_spi_flash_bridge_core/u_spi_master_byte/ft_rxf_n_IBUF
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  u_spi_flash_bridge_core/u_spi_master_byte/FSM_sequential_rstate_i_1/O
                         net (fo=1, routed)           0.000     0.955    u_ft601_byte_if/FSM_sequential_rstate_reg_0
    SLICE_X3Y99          FDCE                                         r  u_ft601_byte_if/FSM_sequential_rstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.876     2.053    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X3Y99          FDCE                                         r  u_ft601_byte_if/FSM_sequential_rstate_reg/C

Slack:                    inf
  Source:                 ft_data[5]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.247ns (24.117%)  route 0.778ns (75.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  ft_data[5] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[5]
    N19                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ft_data_IBUF[5]_inst/O
                         net (fo=1, routed)           0.778     1.025    u_ft601_byte_if/D[5]
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.875     2.052    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[5]/C

Slack:                    inf
  Source:                 ft_data[6]
                            (input port)
  Destination:            u_ft601_byte_if/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ft_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.266ns (25.538%)  route 0.775ns (74.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  ft_data[6] (INOUT)
                         net (fo=0)                   0.000     0.000    ft_data[6]
    P19                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  ft_data_IBUF[6]_inst/O
                         net (fo=1, routed)           0.775     1.040    u_ft601_byte_if/D[6]
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ft_clk rise edge)     0.000     0.000 r  
    M21                                               0.000     0.000 r  ft_clk (IN)
                         net (fo=0)                   0.000     0.000    ft_clk
    M21                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  ft_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.148    ft_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.177 r  ft_clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.875     2.052    u_ft601_byte_if/ft_clk_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_ft601_byte_if/rx_data_reg[6]/C





