// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_PE_Pipeline_VITIS_LOOP_378_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        fifo_SA_A_0_0_dout,
        fifo_SA_A_0_0_empty_n,
        fifo_SA_A_0_0_read,
        fifo_SA_W_0_0_dout,
        fifo_SA_W_0_0_empty_n,
        fifo_SA_W_0_0_read,
        fifo_SA_O_0_0_0_din,
        fifo_SA_O_0_0_0_full_n,
        fifo_SA_O_0_0_0_write,
        fifo_SA_O_0_0_1_din,
        fifo_SA_O_0_0_1_full_n,
        fifo_SA_O_0_0_1_write,
        fifo_SA_O_0_0_2_din,
        fifo_SA_O_0_0_2_full_n,
        fifo_SA_O_0_0_2_write,
        fifo_SA_O_0_0_3_din,
        fifo_SA_O_0_0_3_full_n,
        fifo_SA_O_0_0_3_write,
        sub,
        mode,
        sub270,
        num,
        num_a_sa,
        add308_3,
        add308_2,
        add308_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] fifo_SA_A_0_0_dout;
input   fifo_SA_A_0_0_empty_n;
output   fifo_SA_A_0_0_read;
input  [31:0] fifo_SA_W_0_0_dout;
input   fifo_SA_W_0_0_empty_n;
output   fifo_SA_W_0_0_read;
output  [31:0] fifo_SA_O_0_0_0_din;
input   fifo_SA_O_0_0_0_full_n;
output   fifo_SA_O_0_0_0_write;
output  [31:0] fifo_SA_O_0_0_1_din;
input   fifo_SA_O_0_0_1_full_n;
output   fifo_SA_O_0_0_1_write;
output  [31:0] fifo_SA_O_0_0_2_din;
input   fifo_SA_O_0_0_2_full_n;
output   fifo_SA_O_0_0_2_write;
output  [31:0] fifo_SA_O_0_0_3_din;
input   fifo_SA_O_0_0_3_full_n;
output   fifo_SA_O_0_0_3_write;
input  [31:0] sub;
input  [0:0] mode;
input  [31:0] sub270;
input  [31:0] num;
input  [31:0] num_a_sa;
input  [31:0] add308_3;
input  [31:0] add308_2;
input  [31:0] add308_1;

reg ap_idle;
reg fifo_SA_A_0_0_read;
reg fifo_SA_W_0_0_read;
reg[31:0] fifo_SA_O_0_0_0_din;
reg fifo_SA_O_0_0_0_write;
reg[31:0] fifo_SA_O_0_0_1_din;
reg fifo_SA_O_0_0_1_write;
reg[31:0] fifo_SA_O_0_0_2_din;
reg fifo_SA_O_0_0_2_write;
reg[31:0] fifo_SA_O_0_0_3_din;
reg fifo_SA_O_0_0_3_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln378_reg_3824;
reg   [0:0] icmp_ln384_reg_3835;
reg    ap_predicate_op207_read_state3;
reg    ap_predicate_op209_read_state3;
reg   [0:0] icmp_ln391_reg_3839;
reg    ap_predicate_op212_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] and_ln539_reg_4454;
reg   [0:0] and_ln539_reg_4454_pp0_iter6_reg;
reg   [0:0] or_ln544_1_reg_4462;
reg   [0:0] or_ln544_1_reg_4462_pp0_iter6_reg;
reg   [0:0] or_ln544_reg_4458;
reg   [0:0] or_ln544_reg_4458_pp0_iter6_reg;
reg    ap_predicate_op757_write_state7;
reg   [0:0] or_ln544_3_reg_4470;
reg   [0:0] or_ln544_3_reg_4470_pp0_iter6_reg;
reg   [0:0] or_ln544_2_reg_4466;
reg   [0:0] or_ln544_2_reg_4466_pp0_iter6_reg;
reg    ap_predicate_op759_write_state7;
reg   [0:0] or_ln544_5_reg_4478;
reg   [0:0] or_ln544_5_reg_4478_pp0_iter6_reg;
reg   [0:0] or_ln544_4_reg_4474;
reg   [0:0] or_ln544_4_reg_4474_pp0_iter6_reg;
reg    ap_predicate_op761_write_state7;
reg   [0:0] or_ln544_6_reg_4486;
reg   [0:0] or_ln544_6_reg_4486_pp0_iter6_reg;
reg   [0:0] icmp_ln544_5_reg_4482;
reg   [0:0] icmp_ln544_5_reg_4482_pp0_iter6_reg;
reg    ap_predicate_op763_write_state7;
reg   [0:0] icmp_ln378_reg_3824_pp0_iter6_reg;
reg   [0:0] icmp_ln384_reg_3835_pp0_iter6_reg;
reg    ap_predicate_op773_write_state7;
reg   [0:0] or_ln529_reg_3912;
reg   [0:0] or_ln529_reg_3912_pp0_iter6_reg;
reg    ap_predicate_op774_write_state7;
reg   [0:0] or_ln529_1_reg_3916;
reg   [0:0] or_ln529_1_reg_3916_pp0_iter6_reg;
reg    ap_predicate_op775_write_state7;
reg   [0:0] or_ln529_2_reg_3920;
reg   [0:0] or_ln529_2_reg_3920_pp0_iter6_reg;
reg    ap_predicate_op780_write_state7;
reg    ap_block_state7_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln378_fu_841_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    fifo_SA_W_0_0_blk_n;
wire    ap_block_pp0_stage0;
reg    fifo_SA_A_0_0_blk_n;
reg    fifo_SA_O_0_0_0_blk_n;
reg    fifo_SA_O_0_0_1_blk_n;
reg    fifo_SA_O_0_0_2_blk_n;
reg    fifo_SA_O_0_0_3_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln378_reg_3824_pp0_iter2_reg;
reg   [0:0] icmp_ln378_reg_3824_pp0_iter3_reg;
reg   [0:0] icmp_ln378_reg_3824_pp0_iter4_reg;
reg   [0:0] icmp_ln378_reg_3824_pp0_iter5_reg;
wire   [1:0] trunc_ln378_fu_852_p1;
reg   [1:0] trunc_ln378_reg_3828;
wire   [0:0] icmp_ln384_fu_856_p2;
reg   [0:0] icmp_ln384_reg_3835_pp0_iter2_reg;
reg   [0:0] icmp_ln384_reg_3835_pp0_iter3_reg;
reg   [0:0] icmp_ln384_reg_3835_pp0_iter4_reg;
reg   [0:0] icmp_ln384_reg_3835_pp0_iter5_reg;
wire   [0:0] icmp_ln391_fu_871_p2;
wire   [0:0] ult62_fu_877_p2;
reg   [0:0] ult62_reg_3843;
reg   [0:0] ult62_reg_3843_pp0_iter2_reg;
reg   [0:0] ult62_reg_3843_pp0_iter3_reg;
wire   [0:0] cmp271_fu_882_p2;
reg   [0:0] cmp271_reg_3848;
reg   [0:0] cmp271_reg_3848_pp0_iter2_reg;
reg   [0:0] cmp271_reg_3848_pp0_iter3_reg;
reg   [0:0] cmp271_reg_3848_pp0_iter4_reg;
wire   [0:0] icmp_ln518_fu_893_p2;
reg   [0:0] icmp_ln518_reg_3859;
reg   [0:0] icmp_ln518_reg_3859_pp0_iter2_reg;
reg   [0:0] icmp_ln518_reg_3859_pp0_iter3_reg;
reg   [0:0] icmp_ln518_reg_3859_pp0_iter4_reg;
wire   [0:0] icmp_ln487_fu_906_p2;
reg   [0:0] icmp_ln487_reg_3864;
reg   [0:0] icmp_ln487_reg_3864_pp0_iter2_reg;
reg   [0:0] icmp_ln487_reg_3864_pp0_iter3_reg;
wire   [0:0] icmp_ln487_1_fu_912_p2;
reg   [0:0] icmp_ln487_1_reg_3869;
reg   [0:0] icmp_ln487_1_reg_3869_pp0_iter2_reg;
reg   [0:0] icmp_ln487_1_reg_3869_pp0_iter3_reg;
wire   [0:0] icmp_ln487_2_fu_918_p2;
reg   [0:0] icmp_ln487_2_reg_3874;
reg   [0:0] icmp_ln487_2_reg_3874_pp0_iter2_reg;
reg   [0:0] icmp_ln487_2_reg_3874_pp0_iter3_reg;
wire   [0:0] icmp_ln487_3_fu_924_p2;
reg   [0:0] icmp_ln487_3_reg_3879;
reg   [0:0] icmp_ln487_3_reg_3879_pp0_iter2_reg;
reg   [0:0] icmp_ln487_3_reg_3879_pp0_iter3_reg;
wire   [0:0] icmp_ln487_4_fu_930_p2;
reg   [0:0] icmp_ln487_4_reg_3884;
reg   [0:0] icmp_ln487_4_reg_3884_pp0_iter2_reg;
reg   [0:0] icmp_ln487_4_reg_3884_pp0_iter3_reg;
wire   [0:0] icmp_ln487_5_fu_936_p2;
reg   [0:0] icmp_ln487_5_reg_3889;
reg   [0:0] icmp_ln487_5_reg_3889_pp0_iter2_reg;
reg   [0:0] icmp_ln487_5_reg_3889_pp0_iter3_reg;
wire   [0:0] icmp_ln487_6_fu_942_p2;
reg   [0:0] icmp_ln487_6_reg_3894;
reg   [0:0] icmp_ln487_6_reg_3894_pp0_iter2_reg;
reg   [0:0] icmp_ln487_6_reg_3894_pp0_iter3_reg;
wire   [0:0] icmp_ln539_fu_948_p2;
reg   [0:0] icmp_ln539_reg_3899;
reg   [0:0] icmp_ln539_reg_3899_pp0_iter2_reg;
reg   [0:0] icmp_ln539_reg_3899_pp0_iter3_reg;
reg   [0:0] icmp_ln539_reg_3899_pp0_iter4_reg;
wire   [0:0] icmp8_fu_963_p2;
reg   [0:0] icmp8_reg_3904;
wire   [0:0] or_ln529_fu_1003_p2;
reg   [0:0] or_ln529_reg_3912_pp0_iter2_reg;
reg   [0:0] or_ln529_reg_3912_pp0_iter3_reg;
reg   [0:0] or_ln529_reg_3912_pp0_iter4_reg;
reg   [0:0] or_ln529_reg_3912_pp0_iter5_reg;
wire   [0:0] or_ln529_1_fu_1042_p2;
reg   [0:0] or_ln529_1_reg_3916_pp0_iter2_reg;
reg   [0:0] or_ln529_1_reg_3916_pp0_iter3_reg;
reg   [0:0] or_ln529_1_reg_3916_pp0_iter4_reg;
reg   [0:0] or_ln529_1_reg_3916_pp0_iter5_reg;
wire   [0:0] or_ln529_2_fu_1071_p2;
reg   [0:0] or_ln529_2_reg_3920_pp0_iter2_reg;
reg   [0:0] or_ln529_2_reg_3920_pp0_iter3_reg;
reg   [0:0] or_ln529_2_reg_3920_pp0_iter4_reg;
reg   [0:0] or_ln529_2_reg_3920_pp0_iter5_reg;
reg  signed [7:0] data_A_tmp_12_reg_3924;
reg  signed [7:0] data_A_tmp_14_reg_3929;
reg  signed [7:0] data_A_tmp_15_reg_3934;
reg  signed [7:0] data_A_tmp_15_reg_3934_pp0_iter3_reg;
reg  signed [7:0] data_A_tmp_16_reg_3939;
reg  signed [7:0] data_A_tmp_18_reg_3944;
reg  signed [7:0] data_A_tmp_19_reg_3949;
reg  signed [7:0] data_A_tmp_19_reg_3949_pp0_iter3_reg;
wire  signed [7:0] data_A_tmp_23_fu_1151_p1;
reg  signed [7:0] data_A_tmp_23_reg_3954;
reg  signed [7:0] data_A_tmp_23_reg_3954_pp0_iter3_reg;
wire  signed [7:0] temp_a_8_fu_1246_p3;
reg  signed [7:0] temp_a_8_reg_3959;
wire  signed [7:0] data_A_tmp_20_fu_1253_p3;
reg  signed [7:0] data_A_tmp_20_reg_3964;
reg  signed [7:0] data_A_tmp_load_reg_3969;
reg  signed [7:0] data_A_tmp_load_reg_3969_pp0_iter3_reg;
reg  signed [7:0] data_A_tmp_2_load_1_reg_4134;
reg  signed [7:0] data_A_tmp_3_load_1_reg_4139;
reg  signed [7:0] data_A_tmp_3_load_1_reg_4139_pp0_iter3_reg;
wire   [7:0] temp_w_10_fu_1604_p1;
reg   [7:0] temp_w_10_reg_4144;
reg   [7:0] temp_w_10_reg_4144_pp0_iter3_reg;
reg   [7:0] temp_w_11_reg_4152;
reg   [7:0] temp_w_13_reg_4160;
reg   [7:0] temp_w_13_reg_4160_pp0_iter3_reg;
wire   [0:0] or_ln441_2_fu_1670_p2;
reg   [0:0] or_ln441_2_reg_4168;
reg   [0:0] or_ln441_2_reg_4168_pp0_iter3_reg;
wire   [0:0] and_ln441_fu_1676_p2;
reg   [0:0] and_ln441_reg_4175;
reg   [0:0] and_ln441_reg_4175_pp0_iter3_reg;
wire   [0:0] and_ln441_1_fu_1681_p2;
reg   [0:0] and_ln441_1_reg_4182;
reg   [0:0] and_ln441_1_reg_4182_pp0_iter3_reg;
wire   [0:0] and_ln441_2_fu_1686_p2;
reg   [0:0] and_ln441_2_reg_4189;
reg   [0:0] and_ln441_2_reg_4189_pp0_iter3_reg;
wire  signed [15:0] tmp_7_fu_1968_p2;
reg  signed [15:0] tmp_7_reg_4246;
wire  signed [15:0] tmp_11_fu_1988_p2;
reg  signed [15:0] tmp_11_reg_4262;
wire  signed [15:0] tmp_15_fu_2008_p2;
reg  signed [15:0] tmp_15_reg_4278;
wire   [31:0] select_ln509_3_fu_2546_p3;
reg   [31:0] select_ln509_3_reg_4434;
reg   [31:0] select_ln509_3_reg_4434_pp0_iter6_reg;
wire   [31:0] select_ln509_7_fu_2574_p3;
reg   [31:0] select_ln509_7_reg_4439;
reg   [31:0] select_ln509_7_reg_4439_pp0_iter6_reg;
wire   [31:0] select_ln509_11_fu_2602_p3;
reg   [31:0] select_ln509_11_reg_4444;
reg   [31:0] select_ln509_11_reg_4444_pp0_iter6_reg;
wire   [31:0] select_ln509_15_fu_2641_p3;
reg   [31:0] select_ln509_15_reg_4449;
reg   [31:0] select_ln509_15_reg_4449_pp0_iter6_reg;
wire   [0:0] and_ln539_fu_2659_p2;
wire   [0:0] or_ln544_fu_2695_p2;
wire   [0:0] or_ln544_1_fu_2713_p2;
wire   [0:0] or_ln544_2_fu_2725_p2;
wire   [0:0] or_ln544_3_fu_2753_p2;
wire   [0:0] or_ln544_4_fu_2775_p2;
wire   [0:0] or_ln544_5_fu_2793_p2;
wire   [0:0] icmp_ln544_5_fu_2799_p2;
wire   [0:0] or_ln544_6_fu_2827_p2;
wire  signed [16:0] grp_fu_3214_p3;
wire  signed [16:0] grp_fu_3223_p3;
wire  signed [16:0] grp_fu_3232_p3;
wire  signed [16:0] grp_fu_3241_p3;
reg    ap_condition_exit_pp0_iter2_stage0;
reg   [31:0] ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8;
reg   [31:0] ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_0_0261_2246_reg_442;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_0_0261_2246_reg_442;
reg   [31:0] ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8;
reg   [31:0] ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459;
wire   [31:0] ap_phi_reg_pp0_iter0_p_0_0_0262_2245_reg_459;
reg   [31:0] ap_phi_reg_pp0_iter1_p_0_0_0262_2245_reg_459;
reg   [31:0] ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6;
wire  signed [31:0] sext_ln429_3_fu_1379_p1;
wire   [31:0] ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477;
reg   [31:0] ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6;
wire  signed [31:0] sext_ln429_2_fu_1360_p1;
wire   [31:0] ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488;
reg   [31:0] ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6;
wire  signed [31:0] sext_ln429_1_fu_1341_p1;
wire   [31:0] ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499;
reg   [31:0] ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6;
wire  signed [31:0] sext_ln429_fu_1322_p1;
wire   [31:0] ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510;
wire   [15:0] ap_phi_reg_pp0_iter0_empty_353_reg_523;
reg   [15:0] ap_phi_reg_pp0_iter1_empty_353_reg_523;
reg   [15:0] ap_phi_reg_pp0_iter2_empty_353_reg_523;
reg   [15:0] ap_phi_reg_pp0_iter3_empty_353_reg_523;
reg   [15:0] ap_phi_reg_pp0_iter4_empty_353_reg_523;
wire   [15:0] ap_phi_reg_pp0_iter0_empty_352_reg_534;
reg   [15:0] ap_phi_reg_pp0_iter1_empty_352_reg_534;
reg   [15:0] ap_phi_reg_pp0_iter2_empty_352_reg_534;
reg   [15:0] ap_phi_reg_pp0_iter3_empty_352_reg_534;
reg   [15:0] ap_phi_reg_pp0_iter4_empty_352_reg_534;
wire   [15:0] ap_phi_reg_pp0_iter0_empty_351_reg_545;
reg   [15:0] ap_phi_reg_pp0_iter1_empty_351_reg_545;
reg   [15:0] ap_phi_reg_pp0_iter2_empty_351_reg_545;
reg   [15:0] ap_phi_reg_pp0_iter3_empty_351_reg_545;
reg   [15:0] ap_phi_reg_pp0_iter4_empty_351_reg_545;
reg   [31:0] rep_fu_122;
wire   [31:0] rep_7_fu_846_p2;
wire    ap_loop_init;
reg   [31:0] out_fu_126;
wire   [31:0] out_18_fu_2961_p3;
reg   [31:0] flag_fu_130;
wire   [31:0] flag_5_fu_898_p3;
reg   [31:0] p_0_0_0262_2244252_fu_134;
wire   [31:0] select_ln446_2_fu_1274_p3;
reg   [31:0] p_0_0_0262_2244254256_fu_138;
wire   [31:0] select_ln446_1_fu_1267_p3;
reg   [31:0] p_0_0_0262_2244254258262_fu_142;
wire   [31:0] select_ln446_fu_1260_p3;
reg  signed [7:0] data_A_tmp_fu_146;
reg   [31:0] empty_fu_150;
wire  signed [31:0] grp_fu_3094_p3;
wire  signed [31:0] sext_ln496_50_fu_2330_p1;
reg   [31:0] ap_sig_allocacmp_p_load59;
reg  signed [7:0] data_A_tmp_1_fu_154;
reg   [31:0] conv_i_161284_fu_158;
wire  signed [31:0] grp_fu_3104_p3;
wire  signed [31:0] sext_ln466_fu_2917_p1;
reg   [31:0] ap_sig_allocacmp_conv_i_161284_load;
reg  signed [7:0] data_A_tmp_2_fu_162;
reg   [31:0] conv_i_2111286_fu_166;
wire  signed [31:0] sext_ln466_1_fu_3010_p1;
wire  signed [31:0] grp_fu_3114_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_2111286_load;
reg  signed [7:0] data_A_tmp_3_fu_170;
reg   [31:0] conv_i_3161288_fu_174;
wire  signed [31:0] sext_ln466_3_fu_2974_p1;
wire  signed [31:0] grp_fu_3054_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_3161288_load;
reg   [31:0] empty_348_fu_178;
wire  signed [31:0] grp_fu_3124_p3;
wire  signed [31:0] sext_ln529_2_fu_2383_p1;
reg   [31:0] ap_sig_allocacmp_p_load55;
reg   [31:0] conv_i_1_1301_fu_182;
wire  signed [31:0] grp_fu_3134_p3;
wire  signed [31:0] sext_ln466_5_fu_2920_p1;
reg   [31:0] ap_sig_allocacmp_conv_i_1_1301_load;
reg   [31:0] conv_i_1_2303_fu_186;
wire  signed [31:0] sext_ln466_6_fu_3016_p1;
wire  signed [31:0] grp_fu_3144_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_1_2303_load;
reg   [31:0] conv_i_1_3305_fu_190;
wire  signed [31:0] sext_ln466_8_fu_2978_p1;
wire  signed [31:0] grp_fu_3064_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_1_3305_load;
reg   [31:0] empty_349_fu_194;
wire  signed [31:0] grp_fu_3154_p3;
wire  signed [31:0] sext_ln529_1_fu_2379_p1;
reg   [31:0] ap_sig_allocacmp_p_load54;
reg   [31:0] conv_i_2_1320_fu_198;
wire  signed [31:0] grp_fu_3164_p3;
wire  signed [31:0] sext_ln466_10_fu_2923_p1;
reg   [31:0] ap_sig_allocacmp_conv_i_2_1320_load;
reg   [31:0] conv_i_2_2323_fu_202;
wire  signed [31:0] sext_ln466_11_fu_3022_p1;
wire  signed [31:0] grp_fu_3174_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_2_2323_load;
reg   [31:0] conv_i_2_3326_fu_206;
wire  signed [31:0] sext_ln466_13_fu_2982_p1;
wire  signed [31:0] grp_fu_3074_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_2_3326_load;
reg   [31:0] empty_350_fu_210;
wire  signed [31:0] grp_fu_3184_p3;
wire  signed [31:0] sext_ln529_fu_2375_p1;
reg   [31:0] ap_sig_allocacmp_p_load;
reg   [31:0] conv_i_3_1337_fu_214;
wire  signed [31:0] grp_fu_3194_p3;
wire  signed [31:0] sext_ln466_15_fu_2926_p1;
reg   [31:0] ap_sig_allocacmp_conv_i_3_1337_load;
reg   [31:0] conv_i_3_2338_fu_218;
wire  signed [31:0] sext_ln466_16_fu_3028_p1;
wire  signed [31:0] grp_fu_3204_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_3_2338_load;
reg   [31:0] conv_i_3_3339_fu_222;
wire  signed [31:0] sext_ln353_fu_2986_p1;
wire  signed [31:0] grp_fu_3084_p3;
reg   [31:0] ap_sig_allocacmp_conv_i_3_3339_load;
reg   [7:0] data_W_reg_fu_226;
wire  signed [7:0] data_W_tmp_15_fu_2311_p3;
wire  signed [7:0] temp_w_fu_1308_p1;
reg   [7:0] data_W_reg_1_fu_230;
wire  signed [7:0] data_W_tmp_11_fu_2305_p3;
wire  signed [7:0] temp_w_7_fu_1327_p1;
reg   [7:0] data_W_reg_2_fu_234;
wire  signed [7:0] data_W_tmp_7_fu_2299_p3;
wire  signed [7:0] temp_w_8_fu_1346_p1;
reg   [7:0] data_W_reg_3_fu_238;
wire  signed [7:0] data_W_tmp_3_fu_2293_p3;
wire  signed [7:0] temp_w_9_fu_1365_p1;
reg   [7:0] data_W_reg_4_fu_242;
wire  signed [7:0] data_W_tmp_14_fu_1948_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_4_load_2;
reg   [7:0] ap_sig_allocacmp_data_W_reg_4_load;
reg   [7:0] data_W_reg_5_fu_246;
wire  signed [7:0] data_W_tmp_10_fu_1942_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_5_load_2;
reg   [7:0] ap_sig_allocacmp_data_W_reg_5_load;
reg   [7:0] data_W_reg_6_fu_250;
wire  signed [7:0] data_W_tmp_6_fu_1936_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_6_load_2;
reg   [7:0] ap_sig_allocacmp_data_W_reg_6_load;
reg   [7:0] data_W_reg_7_fu_254;
wire  signed [7:0] data_W_tmp_2_fu_1930_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_7_load_2;
reg   [7:0] ap_sig_allocacmp_data_W_reg_7_load;
reg   [7:0] data_W_reg_12_fu_258;
wire  signed [7:0] data_W_tmp_12_fu_1924_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_12_load;
reg   [7:0] data_W_reg_13_fu_262;
wire  signed [7:0] data_W_tmp_8_fu_1918_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_13_load;
reg   [7:0] data_W_reg_14_fu_266;
wire  signed [7:0] data_W_tmp_4_fu_1912_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_14_load;
reg   [7:0] data_W_reg_15_fu_270;
wire  signed [7:0] data_W_tmp_fu_2287_p3;
reg  signed [7:0] ap_sig_allocacmp_data_W_reg_15_load;
reg   [31:0] p_0_0_0261_2250264_fu_274;
wire   [31:0] select_ln446_5_fu_1789_p3;
reg   [31:0] p_0_0_0261_2250266267_fu_278;
wire   [31:0] select_ln446_4_fu_1782_p3;
reg   [31:0] p_0_0_0261_2250266269272_fu_282;
wire   [31:0] select_ln446_3_fu_1775_p3;
reg   [31:0] p_0_0238_3274_fu_286;
reg   [31:0] p_0_0238_2299_fu_290;
reg   [31:0] p_0_0238_1317_fu_294;
reg   [31:0] p_0_0238336_fu_298;
reg   [31:0] p_0_0_0261_2249_fu_302;
reg  signed [7:0] data_A_tmp_4_fu_306;
reg  signed [7:0] data_A_tmp_5_fu_310;
reg  signed [7:0] data_A_tmp_6_fu_314;
reg  signed [7:0] data_A_tmp_7_fu_318;
reg  signed [7:0] data_A_tmp_8_fu_322;
reg  signed [7:0] data_A_tmp_9_fu_326;
wire  signed [7:0] temp_a_7_fu_1239_p3;
reg  signed [7:0] data_A_tmp_10_fu_330;
reg  signed [7:0] data_A_tmp_11_fu_334;
reg  signed [7:0] data_W_reg_8_fu_338;
wire  signed [7:0] data_W_tmp_13_fu_1715_p3;
reg  signed [7:0] data_W_reg_9_fu_342;
wire  signed [7:0] data_W_tmp_9_fu_1707_p3;
reg  signed [7:0] data_W_reg_10_fu_346;
wire  signed [7:0] data_W_tmp_5_fu_1699_p3;
reg  signed [7:0] data_W_reg_11_fu_350;
wire  signed [7:0] data_W_tmp_1_fu_1691_p3;
reg    ap_block_pp0_stage0_01001;
wire   [29:0] tmp_2_fu_861_p4;
wire   [31:0] flag_4_fu_887_p2;
wire   [29:0] tmp_3_fu_953_p4;
wire   [0:0] ult64_fu_969_p2;
wire   [0:0] icmp_ln529_1_fu_985_p2;
wire   [0:0] rev65_fu_974_p2;
wire   [0:0] icmp_ln529_fu_980_p2;
wire   [0:0] and_ln529_1_fu_997_p2;
wire   [0:0] and_ln529_fu_991_p2;
wire   [30:0] tmp_21_fu_1014_p4;
wire   [0:0] icmp_ln529_3_fu_1024_p2;
wire   [0:0] icmp_ln529_2_fu_1009_p2;
wire   [0:0] and_ln529_3_fu_1036_p2;
wire   [0:0] and_ln529_2_fu_1030_p2;
wire   [0:0] icmp_ln529_5_fu_1053_p2;
wire   [0:0] icmp_ln529_4_fu_1048_p2;
wire   [0:0] and_ln529_5_fu_1065_p2;
wire   [0:0] and_ln529_4_fu_1059_p2;
wire   [23:0] trunc_ln8_fu_1185_p4;
wire   [23:0] trunc_ln416_1_fu_1203_p4;
wire   [23:0] trunc_ln416_2_fu_1221_p4;
wire   [7:0] temp_a_1_fu_1165_p4;
wire   [7:0] data_A_tmp_21_fu_1217_p1;
wire   [7:0] temp_a_fu_1155_p4;
wire   [7:0] data_A_tmp_22_fu_1199_p1;
wire   [7:0] temp_a_2_fu_1175_p4;
wire   [7:0] temp_a_6_fu_1235_p1;
wire  signed [31:0] sext_ln416_2_fu_1231_p1;
wire  signed [31:0] sext_ln416_1_fu_1213_p1;
wire  signed [31:0] sext_ln416_fu_1195_p1;
wire   [23:0] trunc_ln9_fu_1312_p4;
wire   [23:0] trunc_ln429_1_fu_1331_p4;
wire   [23:0] trunc_ln429_2_fu_1350_p4;
wire   [23:0] trunc_ln429_3_fu_1369_p4;
wire   [0:0] icmp_ln441_1_fu_1643_p2;
wire   [0:0] sel_tmp3_fu_1653_p2;
wire   [0:0] icmp_ln441_fu_1638_p2;
wire   [0:0] icmp_ln441_2_fu_1648_p2;
wire   [0:0] or_ln441_1_fu_1664_p2;
wire   [0:0] or_ln441_fu_1658_p2;
wire  signed [7:0] data_W_tmp_1_fu_1691_p1;
wire   [7:0] temp_w_12_fu_1618_p4;
wire  signed [7:0] data_W_tmp_5_fu_1699_p2;
wire  signed [7:0] data_W_tmp_9_fu_1707_p2;
wire  signed [7:0] data_W_tmp_13_fu_1715_p2;
wire   [0:0] rev63_fu_2056_p2;
wire   [0:0] and_ln487_fu_2109_p2;
wire   [0:0] and_ln487_1_fu_2122_p2;
wire   [0:0] and_ln487_2_fu_2135_p2;
wire   [0:0] and_ln487_3_fu_2148_p2;
wire   [0:0] and_ln487_4_fu_2185_p2;
wire   [0:0] and_ln487_5_fu_2222_p2;
wire   [0:0] and_ln487_6_fu_2259_p2;
wire  signed [15:0] tmp_fu_2324_p2;
wire   [0:0] icmp_ln509_fu_2459_p2;
wire   [0:0] icmp_ln509_1_fu_2470_p2;
wire   [0:0] icmp_ln509_2_fu_2481_p2;
wire   [0:0] icmp_ln509_3_fu_2492_p2;
wire   [0:0] icmp_ln509_4_fu_2503_p2;
wire   [0:0] icmp_ln509_5_fu_2514_p2;
wire   [0:0] or_ln509_fu_2465_p2;
wire   [0:0] or_ln509_1_fu_2476_p2;
wire   [31:0] select_ln509_fu_2525_p3;
wire   [0:0] or_ln509_2_fu_2487_p2;
wire   [31:0] select_ln509_1_fu_2532_p3;
wire   [0:0] or_ln509_3_fu_2498_p2;
wire   [31:0] select_ln509_2_fu_2539_p3;
wire   [31:0] select_ln509_4_fu_2553_p3;
wire   [31:0] select_ln509_5_fu_2560_p3;
wire   [0:0] or_ln509_4_fu_2509_p2;
wire   [31:0] select_ln509_6_fu_2567_p3;
wire   [31:0] select_ln509_8_fu_2581_p3;
wire   [31:0] select_ln509_9_fu_2588_p3;
wire   [0:0] or_ln509_5_fu_2520_p2;
wire   [31:0] select_ln509_10_fu_2595_p3;
wire   [31:0] select_ln509_12_fu_2609_p3;
wire   [31:0] select_ln509_13_fu_2616_p3;
wire   [0:0] icmp_ln509_6_fu_2630_p2;
wire   [0:0] or_ln509_6_fu_2636_p2;
wire   [31:0] select_ln509_14_fu_2623_p3;
wire   [31:0] out_17_fu_2440_p3;
wire   [0:0] xor_ln539_fu_2648_p2;
wire   [0:0] icmp_ln539_1_fu_2653_p2;
wire   [29:0] tmp_19_fu_2671_p4;
wire   [0:0] tmp_20_fu_2687_p3;
wire   [0:0] icmp18_fu_2681_p2;
wire   [31:0] add342_fu_2665_p2;
wire   [0:0] icmp_ln544_fu_2701_p2;
wire   [0:0] xor_ln544_fu_2707_p2;
wire   [0:0] icmp_ln544_1_fu_2719_p2;
wire   [30:0] tmp_22_fu_2731_p4;
wire   [0:0] icmp_ln544_2_fu_2741_p2;
wire   [0:0] xor_ln544_1_fu_2747_p2;
wire   [30:0] tmp_23_fu_2759_p4;
wire   [0:0] icmp_ln544_3_fu_2769_p2;
wire   [0:0] icmp_ln544_4_fu_2781_p2;
wire   [0:0] xor_ln544_2_fu_2787_p2;
wire   [29:0] tmp_24_fu_2805_p4;
wire   [0:0] icmp_ln544_6_fu_2815_p2;
wire   [0:0] xor_ln544_3_fu_2821_p2;
wire   [0:0] icmp_ln551_fu_2949_p2;
wire   [31:0] add_ln553_fu_2955_p2;
wire  signed [17:0] grp_fu_3290_p3;
wire  signed [17:0] grp_fu_3299_p3;
wire  signed [17:0] grp_fu_3308_p3;
wire  signed [17:0] grp_fu_3317_p3;
wire  signed [16:0] grp_fu_3250_p3;
wire  signed [16:0] grp_fu_3260_p3;
wire  signed [16:0] grp_fu_3270_p3;
wire  signed [16:0] grp_fu_3280_p3;
wire  signed [31:0] grp_fu_3054_p2;
wire  signed [31:0] grp_fu_3064_p2;
wire  signed [31:0] grp_fu_3074_p2;
wire  signed [31:0] grp_fu_3084_p2;
wire  signed [31:0] grp_fu_3094_p2;
wire  signed [31:0] grp_fu_3104_p2;
wire  signed [31:0] grp_fu_3114_p2;
wire  signed [31:0] grp_fu_3124_p2;
wire  signed [31:0] grp_fu_3134_p2;
wire  signed [31:0] grp_fu_3144_p2;
wire  signed [31:0] grp_fu_3154_p2;
wire  signed [31:0] grp_fu_3164_p2;
wire  signed [31:0] grp_fu_3174_p2;
wire  signed [31:0] grp_fu_3184_p2;
wire  signed [31:0] grp_fu_3194_p2;
wire  signed [31:0] grp_fu_3204_p2;
reg    grp_fu_3054_ce;
reg    grp_fu_3064_ce;
reg    grp_fu_3074_ce;
reg    grp_fu_3084_ce;
reg    grp_fu_3094_ce;
reg    grp_fu_3104_ce;
reg    grp_fu_3114_ce;
reg    grp_fu_3124_ce;
reg    grp_fu_3134_ce;
reg    grp_fu_3144_ce;
reg    grp_fu_3154_ce;
reg    grp_fu_3164_ce;
reg    grp_fu_3174_ce;
reg    grp_fu_3184_ce;
reg    grp_fu_3194_ce;
reg    grp_fu_3204_ce;
reg    grp_fu_3214_ce;
reg    grp_fu_3223_ce;
reg    grp_fu_3232_ce;
reg    grp_fu_3241_ce;
reg    grp_fu_3250_ce;
reg    grp_fu_3260_ce;
reg    grp_fu_3270_ce;
reg    grp_fu_3280_ce;
reg    grp_fu_3290_ce;
reg    grp_fu_3299_ce;
reg    grp_fu_3308_ce;
reg    grp_fu_3317_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_945;
reg    ap_condition_1027;
reg    ap_condition_1030;
reg    ap_condition_1015;
reg    ap_condition_1018;
reg    ap_condition_999;
reg    ap_condition_1005;
reg    ap_condition_3105;
reg    ap_condition_3111;
reg    ap_condition_3114;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 rep_fu_122 = 32'd0;
#0 out_fu_126 = 32'd0;
#0 flag_fu_130 = 32'd0;
#0 p_0_0_0262_2244252_fu_134 = 32'd0;
#0 p_0_0_0262_2244254256_fu_138 = 32'd0;
#0 p_0_0_0262_2244254258262_fu_142 = 32'd0;
#0 data_A_tmp_fu_146 = 8'd0;
#0 empty_fu_150 = 32'd0;
#0 data_A_tmp_1_fu_154 = 8'd0;
#0 conv_i_161284_fu_158 = 32'd0;
#0 data_A_tmp_2_fu_162 = 8'd0;
#0 conv_i_2111286_fu_166 = 32'd0;
#0 data_A_tmp_3_fu_170 = 8'd0;
#0 conv_i_3161288_fu_174 = 32'd0;
#0 empty_348_fu_178 = 32'd0;
#0 conv_i_1_1301_fu_182 = 32'd0;
#0 conv_i_1_2303_fu_186 = 32'd0;
#0 conv_i_1_3305_fu_190 = 32'd0;
#0 empty_349_fu_194 = 32'd0;
#0 conv_i_2_1320_fu_198 = 32'd0;
#0 conv_i_2_2323_fu_202 = 32'd0;
#0 conv_i_2_3326_fu_206 = 32'd0;
#0 empty_350_fu_210 = 32'd0;
#0 conv_i_3_1337_fu_214 = 32'd0;
#0 conv_i_3_2338_fu_218 = 32'd0;
#0 conv_i_3_3339_fu_222 = 32'd0;
#0 data_W_reg_fu_226 = 8'd0;
#0 data_W_reg_1_fu_230 = 8'd0;
#0 data_W_reg_2_fu_234 = 8'd0;
#0 data_W_reg_3_fu_238 = 8'd0;
#0 data_W_reg_4_fu_242 = 8'd0;
#0 data_W_reg_5_fu_246 = 8'd0;
#0 data_W_reg_6_fu_250 = 8'd0;
#0 data_W_reg_7_fu_254 = 8'd0;
#0 data_W_reg_12_fu_258 = 8'd0;
#0 data_W_reg_13_fu_262 = 8'd0;
#0 data_W_reg_14_fu_266 = 8'd0;
#0 data_W_reg_15_fu_270 = 8'd0;
#0 p_0_0_0261_2250264_fu_274 = 32'd0;
#0 p_0_0_0261_2250266267_fu_278 = 32'd0;
#0 p_0_0_0261_2250266269272_fu_282 = 32'd0;
#0 p_0_0238_3274_fu_286 = 32'd0;
#0 p_0_0238_2299_fu_290 = 32'd0;
#0 p_0_0238_1317_fu_294 = 32'd0;
#0 p_0_0238336_fu_298 = 32'd0;
#0 p_0_0_0261_2249_fu_302 = 32'd0;
#0 data_A_tmp_4_fu_306 = 8'd0;
#0 data_A_tmp_5_fu_310 = 8'd0;
#0 data_A_tmp_6_fu_314 = 8'd0;
#0 data_A_tmp_7_fu_318 = 8'd0;
#0 data_A_tmp_8_fu_322 = 8'd0;
#0 data_A_tmp_9_fu_326 = 8'd0;
#0 data_A_tmp_10_fu_330 = 8'd0;
#0 data_A_tmp_11_fu_334 = 8'd0;
#0 data_W_reg_8_fu_338 = 8'd0;
#0 data_W_reg_9_fu_342 = 8'd0;
#0 data_W_reg_10_fu_346 = 8'd0;
#0 data_W_reg_11_fu_350 = 8'd0;
#0 ap_done_reg = 1'b0;
end

top_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U239(
    .din0(data_W_tmp_4_fu_1912_p3),
    .din1(data_A_tmp_12_reg_3924),
    .dout(tmp_7_fu_1968_p2)
);

top_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U240(
    .din0(data_W_tmp_8_fu_1918_p3),
    .din1(data_A_tmp_16_reg_3939),
    .dout(tmp_11_fu_1988_p2)
);

top_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U241(
    .din0(data_W_tmp_12_fu_1924_p3),
    .din1(data_A_tmp_20_reg_3964),
    .dout(tmp_15_fu_2008_p2)
);

top_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U242(
    .din0(data_W_tmp_fu_2287_p3),
    .din1(data_A_tmp_load_reg_3969_pp0_iter3_reg),
    .dout(tmp_fu_2324_p2)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U243(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(temp_w_9_fu_1365_p1),
    .din1(data_A_tmp_3_fu_170),
    .din2(grp_fu_3054_p2),
    .ce(grp_fu_3054_ce),
    .dout(grp_fu_3054_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U244(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(temp_w_8_fu_1346_p1),
    .din1(data_A_tmp_7_fu_318),
    .din2(grp_fu_3064_p2),
    .ce(grp_fu_3064_ce),
    .dout(grp_fu_3064_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U245(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(temp_w_7_fu_1327_p1),
    .din1(data_A_tmp_11_fu_334),
    .din2(grp_fu_3074_p2),
    .ce(grp_fu_3074_ce),
    .dout(grp_fu_3074_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U246(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_23_fu_1151_p1),
    .din1(temp_w_fu_1308_p1),
    .din2(grp_fu_3084_p2),
    .ce(grp_fu_3084_ce),
    .dout(grp_fu_3084_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U247(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_fu_146),
    .din1(ap_sig_allocacmp_data_W_reg_15_load),
    .din2(grp_fu_3094_p2),
    .ce(grp_fu_3094_ce),
    .dout(grp_fu_3094_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U248(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_1_fu_154),
    .din1(data_W_reg_11_fu_350),
    .din2(grp_fu_3104_p2),
    .ce(grp_fu_3104_ce),
    .dout(grp_fu_3104_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U249(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_2_fu_162),
    .din1(ap_sig_allocacmp_data_W_reg_7_load_2),
    .din2(grp_fu_3114_p2),
    .ce(grp_fu_3114_ce),
    .dout(grp_fu_3114_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U250(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_4_fu_306),
    .din1(ap_sig_allocacmp_data_W_reg_14_load),
    .din2(grp_fu_3124_p2),
    .ce(grp_fu_3124_ce),
    .dout(grp_fu_3124_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U251(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_5_fu_310),
    .din1(data_W_reg_10_fu_346),
    .din2(grp_fu_3134_p2),
    .ce(grp_fu_3134_ce),
    .dout(grp_fu_3134_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U252(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_6_fu_314),
    .din1(ap_sig_allocacmp_data_W_reg_6_load_2),
    .din2(grp_fu_3144_p2),
    .ce(grp_fu_3144_ce),
    .dout(grp_fu_3144_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U253(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_8_fu_322),
    .din1(ap_sig_allocacmp_data_W_reg_13_load),
    .din2(grp_fu_3154_p2),
    .ce(grp_fu_3154_ce),
    .dout(grp_fu_3154_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U254(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_9_fu_326),
    .din1(data_W_reg_9_fu_342),
    .din2(grp_fu_3164_p2),
    .ce(grp_fu_3164_ce),
    .dout(grp_fu_3164_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_10_fu_330),
    .din1(ap_sig_allocacmp_data_W_reg_5_load_2),
    .din2(grp_fu_3174_p2),
    .ce(grp_fu_3174_ce),
    .dout(grp_fu_3174_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_A_tmp_20_fu_1253_p3),
    .din1(ap_sig_allocacmp_data_W_reg_12_load),
    .din2(grp_fu_3184_p2),
    .ce(grp_fu_3184_ce),
    .dout(grp_fu_3184_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(temp_a_7_fu_1239_p3),
    .din1(data_W_reg_8_fu_338),
    .din2(grp_fu_3194_p2),
    .ce(grp_fu_3194_ce),
    .dout(grp_fu_3194_p3)
);

top_mac_muladd_8s_8s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_8s_8s_32s_32_4_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(temp_a_8_fu_1246_p3),
    .din1(ap_sig_allocacmp_data_W_reg_4_load_2),
    .din2(grp_fu_3204_p2),
    .ce(grp_fu_3204_ce),
    .dout(grp_fu_3204_p3)
);

top_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U259(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_1_fu_1691_p3),
    .din1(data_A_tmp_1_fu_154),
    .din2(tmp_fu_2324_p2),
    .ce(grp_fu_3214_ce),
    .dout(grp_fu_3214_p3)
);

top_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U260(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_5_fu_1699_p3),
    .din1(data_A_tmp_5_fu_310),
    .din2(tmp_7_reg_4246),
    .ce(grp_fu_3223_ce),
    .dout(grp_fu_3223_p3)
);

top_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U261(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_9_fu_1707_p3),
    .din1(data_A_tmp_9_fu_326),
    .din2(tmp_11_reg_4262),
    .ce(grp_fu_3232_ce),
    .dout(grp_fu_3232_p3)
);

top_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U262(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_13_fu_1715_p3),
    .din1(temp_a_7_fu_1239_p3),
    .din2(tmp_15_reg_4278),
    .ce(grp_fu_3241_ce),
    .dout(grp_fu_3241_p3)
);

top_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U263(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_2_fu_1930_p3),
    .din1(data_A_tmp_2_load_1_reg_4134),
    .din2(grp_fu_3214_p3),
    .ce(grp_fu_3250_ce),
    .dout(grp_fu_3250_p3)
);

top_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U264(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_6_fu_1936_p3),
    .din1(data_A_tmp_14_reg_3929),
    .din2(grp_fu_3223_p3),
    .ce(grp_fu_3260_ce),
    .dout(grp_fu_3260_p3)
);

top_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U265(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_10_fu_1942_p3),
    .din1(data_A_tmp_18_reg_3944),
    .din2(grp_fu_3232_p3),
    .ce(grp_fu_3270_ce),
    .dout(grp_fu_3270_p3)
);

top_mac_muladd_8s_8s_17s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_17s_17_4_1_U266(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_14_fu_1948_p3),
    .din1(temp_a_8_reg_3959),
    .din2(grp_fu_3241_p3),
    .ce(grp_fu_3280_ce),
    .dout(grp_fu_3280_p3)
);

top_mac_muladd_8s_8s_17s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_17s_18_4_1_U267(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_3_fu_2293_p3),
    .din1(data_A_tmp_3_load_1_reg_4139_pp0_iter3_reg),
    .din2(grp_fu_3250_p3),
    .ce(grp_fu_3290_ce),
    .dout(grp_fu_3290_p3)
);

top_mac_muladd_8s_8s_17s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_17s_18_4_1_U268(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_7_fu_2299_p3),
    .din1(data_A_tmp_15_reg_3934_pp0_iter3_reg),
    .din2(grp_fu_3260_p3),
    .ce(grp_fu_3299_ce),
    .dout(grp_fu_3299_p3)
);

top_mac_muladd_8s_8s_17s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_17s_18_4_1_U269(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_11_fu_2305_p3),
    .din1(data_A_tmp_19_reg_3949_pp0_iter3_reg),
    .din2(grp_fu_3270_p3),
    .ce(grp_fu_3308_ce),
    .dout(grp_fu_3308_p3)
);

top_mac_muladd_8s_8s_17s_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
mac_muladd_8s_8s_17s_18_4_1_U270(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(data_W_tmp_15_fu_2311_p3),
    .din1(data_A_tmp_23_reg_3954_pp0_iter3_reg),
    .din2(grp_fu_3280_p3),
    .ce(grp_fu_3317_ce),
    .dout(grp_fu_3317_p3)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_945)) begin
        if (((icmp_ln384_fu_856_p2 == 1'd0) & (icmp_ln378_fu_841_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442 <= ap_phi_reg_pp0_iter1_p_0_0_0261_2246_reg_442;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_945)) begin
        if (((icmp_ln384_fu_856_p2 == 1'd0) & (icmp_ln378_fu_841_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459 <= ap_phi_reg_pp0_iter1_p_0_0_0262_2245_reg_459;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1030)) begin
            ap_phi_reg_pp0_iter4_empty_351_reg_545 <= tmp_7_fu_1968_p2;
        end else if ((1'b1 == ap_condition_1027)) begin
            ap_phi_reg_pp0_iter4_empty_351_reg_545 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_351_reg_545 <= ap_phi_reg_pp0_iter3_empty_351_reg_545;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1018)) begin
            ap_phi_reg_pp0_iter4_empty_352_reg_534 <= tmp_11_fu_1988_p2;
        end else if ((1'b1 == ap_condition_1015)) begin
            ap_phi_reg_pp0_iter4_empty_352_reg_534 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_352_reg_534 <= ap_phi_reg_pp0_iter3_empty_352_reg_534;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1005)) begin
            ap_phi_reg_pp0_iter4_empty_353_reg_523 <= tmp_15_fu_2008_p2;
        end else if ((1'b1 == ap_condition_999)) begin
            ap_phi_reg_pp0_iter4_empty_353_reg_523 <= 16'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_empty_353_reg_523 <= ap_phi_reg_pp0_iter3_empty_353_reg_523;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_161284_fu_158 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            conv_i_161284_fu_158 <= sext_ln466_fu_2917_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_161284_fu_158 <= grp_fu_3104_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_1_1301_fu_182 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            conv_i_1_1301_fu_182 <= sext_ln466_5_fu_2920_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_1_1301_fu_182 <= grp_fu_3134_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_1_2303_fu_186 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_1_2303_fu_186 <= grp_fu_3144_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            conv_i_1_2303_fu_186 <= sext_ln466_6_fu_3016_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_1_3305_fu_190 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_1_3305_fu_190 <= grp_fu_3064_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            conv_i_1_3305_fu_190 <= sext_ln466_8_fu_2978_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_2111286_fu_166 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_2111286_fu_166 <= grp_fu_3114_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            conv_i_2111286_fu_166 <= sext_ln466_1_fu_3010_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_2_1320_fu_198 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            conv_i_2_1320_fu_198 <= sext_ln466_10_fu_2923_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_2_1320_fu_198 <= grp_fu_3164_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_2_2323_fu_202 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_2_2323_fu_202 <= grp_fu_3174_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            conv_i_2_2323_fu_202 <= sext_ln466_11_fu_3022_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_2_3326_fu_206 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_2_3326_fu_206 <= grp_fu_3074_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            conv_i_2_3326_fu_206 <= sext_ln466_13_fu_2982_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_3161288_fu_174 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_3161288_fu_174 <= grp_fu_3054_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            conv_i_3161288_fu_174 <= sext_ln466_3_fu_2974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_3_1337_fu_214 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            conv_i_3_1337_fu_214 <= sext_ln466_15_fu_2926_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_3_1337_fu_214 <= grp_fu_3194_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_3_2338_fu_218 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_3_2338_fu_218 <= grp_fu_3204_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            conv_i_3_2338_fu_218 <= sext_ln466_16_fu_3028_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            conv_i_3_3339_fu_222 <= 32'd0;
        end else if ((1'b1 == ap_condition_3105)) begin
            conv_i_3_3339_fu_222 <= grp_fu_3084_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            conv_i_3_3339_fu_222 <= sext_ln353_fu_2986_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_10_fu_330 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_10_fu_330 <= temp_a_8_fu_1246_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_11_fu_334 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_11_fu_334 <= data_A_tmp_23_fu_1151_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_1_fu_154 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_1_fu_154 <= data_A_tmp_5_fu_310;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_2_fu_162 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_2_fu_162 <= data_A_tmp_6_fu_314;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_3_fu_170 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_3_fu_170 <= data_A_tmp_7_fu_318;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_4_fu_306 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_4_fu_306 <= data_A_tmp_8_fu_322;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_5_fu_310 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_5_fu_310 <= data_A_tmp_9_fu_326;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_6_fu_314 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_6_fu_314 <= data_A_tmp_10_fu_330;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_7_fu_318 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_7_fu_318 <= data_A_tmp_11_fu_334;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_8_fu_322 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_8_fu_322 <= data_A_tmp_20_fu_1253_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_9_fu_326 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_9_fu_326 <= temp_a_7_fu_1239_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_A_tmp_fu_146 <= 8'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            data_A_tmp_fu_146 <= data_A_tmp_4_fu_306;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_10_fu_346 <= 8'd0;
        end else if ((1'b1 == ap_condition_3114)) begin
            data_W_reg_10_fu_346 <= data_W_tmp_5_fu_1699_p3;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_10_fu_346 <= ap_sig_allocacmp_data_W_reg_6_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_11_fu_350 <= 8'd0;
        end else if ((1'b1 == ap_condition_3114)) begin
            data_W_reg_11_fu_350 <= data_W_tmp_1_fu_1691_p3;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_11_fu_350 <= ap_sig_allocacmp_data_W_reg_7_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_12_fu_258 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_12_fu_258 <= data_W_reg_8_fu_338;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_12_fu_258 <= data_W_tmp_12_fu_1924_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_13_fu_262 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_13_fu_262 <= data_W_reg_9_fu_342;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_13_fu_262 <= data_W_tmp_8_fu_1918_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_14_fu_266 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_14_fu_266 <= data_W_reg_10_fu_346;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_14_fu_266 <= data_W_tmp_4_fu_1912_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_15_fu_270 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_15_fu_270 <= data_W_reg_11_fu_350;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            data_W_reg_15_fu_270 <= data_W_tmp_fu_2287_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_1_fu_230 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_1_fu_230 <= temp_w_7_fu_1327_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            data_W_reg_1_fu_230 <= data_W_tmp_11_fu_2305_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_2_fu_234 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_2_fu_234 <= temp_w_8_fu_1346_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            data_W_reg_2_fu_234 <= data_W_tmp_7_fu_2299_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_3_fu_238 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_3_fu_238 <= temp_w_9_fu_1365_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            data_W_reg_3_fu_238 <= data_W_tmp_3_fu_2293_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_4_fu_242 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_4_fu_242 <= temp_w_fu_1308_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_4_fu_242 <= data_W_tmp_14_fu_1948_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_5_fu_246 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_5_fu_246 <= temp_w_7_fu_1327_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_5_fu_246 <= data_W_tmp_10_fu_1942_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_6_fu_250 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_6_fu_250 <= temp_w_8_fu_1346_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_6_fu_250 <= data_W_tmp_6_fu_1936_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_7_fu_254 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_7_fu_254 <= temp_w_9_fu_1365_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            data_W_reg_7_fu_254 <= data_W_tmp_2_fu_1930_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_8_fu_338 <= 8'd0;
        end else if ((1'b1 == ap_condition_3114)) begin
            data_W_reg_8_fu_338 <= data_W_tmp_13_fu_1715_p3;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_8_fu_338 <= ap_sig_allocacmp_data_W_reg_4_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_9_fu_342 <= 8'd0;
        end else if ((1'b1 == ap_condition_3114)) begin
            data_W_reg_9_fu_342 <= data_W_tmp_9_fu_1707_p3;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_9_fu_342 <= ap_sig_allocacmp_data_W_reg_5_load;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            data_W_reg_fu_226 <= 8'd0;
        end else if ((1'b1 == ap_condition_3111)) begin
            data_W_reg_fu_226 <= temp_w_fu_1308_p1;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            data_W_reg_fu_226 <= data_W_tmp_15_fu_2311_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_348_fu_178 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            empty_348_fu_178 <= sext_ln529_2_fu_2383_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            empty_348_fu_178 <= grp_fu_3124_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_349_fu_194 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            empty_349_fu_194 <= sext_ln529_1_fu_2379_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            empty_349_fu_194 <= grp_fu_3154_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            empty_350_fu_210 <= 32'd0;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
            empty_350_fu_210 <= sext_ln529_fu_2375_p1;
        end else if ((1'b1 == ap_condition_3105)) begin
            empty_350_fu_210 <= grp_fu_3184_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((mode == 1'd1) & (or_ln529_2_reg_3920_pp0_iter3_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1)))) begin
        empty_fu_150 <= 32'd0;
    end else if (((mode == 1'd1) & (or_ln529_2_reg_3920_pp0_iter3_reg == 1'd0) & (icmp_ln378_reg_3824_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_fu_150 <= sext_ln496_50_fu_2330_p1;
    end else if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_fu_150 <= grp_fu_3094_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            flag_fu_130 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln378_fu_841_p2 == 1'd0))) begin
            flag_fu_130 <= flag_5_fu_898_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            out_fu_126 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
            out_fu_126 <= out_18_fu_2961_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0261_2249_fu_302 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0261_2249_fu_302 <= ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0261_2250264_fu_274 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0261_2250264_fu_274 <= select_ln446_5_fu_1789_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0261_2250266267_fu_278 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0261_2250266267_fu_278 <= select_ln446_4_fu_1782_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0261_2250266269272_fu_282 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0261_2250266269272_fu_282 <= select_ln446_3_fu_1775_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0262_2244252_fu_134 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0262_2244252_fu_134 <= select_ln446_2_fu_1274_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0262_2244254256_fu_138 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0262_2244254256_fu_138 <= select_ln446_1_fu_1267_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            p_0_0_0262_2244254258262_fu_142 <= 32'd0;
        end else if (((icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0262_2244254258262_fu_142 <= select_ln446_fu_1260_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rep_fu_122 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln378_fu_841_p2 == 1'd0))) begin
            rep_fu_122 <= rep_7_fu_846_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln441_1_reg_4182 <= and_ln441_1_fu_1681_p2;
        and_ln441_1_reg_4182_pp0_iter3_reg <= and_ln441_1_reg_4182;
        and_ln441_2_reg_4189 <= and_ln441_2_fu_1686_p2;
        and_ln441_2_reg_4189_pp0_iter3_reg <= and_ln441_2_reg_4189;
        and_ln441_reg_4175 <= and_ln441_fu_1676_p2;
        and_ln441_reg_4175_pp0_iter3_reg <= and_ln441_reg_4175;
        and_ln539_reg_4454 <= and_ln539_fu_2659_p2;
        and_ln539_reg_4454_pp0_iter6_reg <= and_ln539_reg_4454;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        cmp271_reg_3848_pp0_iter2_reg <= cmp271_reg_3848;
        cmp271_reg_3848_pp0_iter3_reg <= cmp271_reg_3848_pp0_iter2_reg;
        cmp271_reg_3848_pp0_iter4_reg <= cmp271_reg_3848_pp0_iter3_reg;
        data_A_tmp_12_reg_3924 <= data_A_tmp_4_fu_306;
        data_A_tmp_14_reg_3929 <= data_A_tmp_6_fu_314;
        data_A_tmp_15_reg_3934 <= data_A_tmp_7_fu_318;
        data_A_tmp_15_reg_3934_pp0_iter3_reg <= data_A_tmp_15_reg_3934;
        data_A_tmp_16_reg_3939 <= data_A_tmp_8_fu_322;
        data_A_tmp_18_reg_3944 <= data_A_tmp_10_fu_330;
        data_A_tmp_19_reg_3949 <= data_A_tmp_11_fu_334;
        data_A_tmp_19_reg_3949_pp0_iter3_reg <= data_A_tmp_19_reg_3949;
        data_A_tmp_20_reg_3964 <= data_A_tmp_20_fu_1253_p3;
        data_A_tmp_23_reg_3954 <= data_A_tmp_23_fu_1151_p1;
        data_A_tmp_23_reg_3954_pp0_iter3_reg <= data_A_tmp_23_reg_3954;
        data_A_tmp_3_load_1_reg_4139_pp0_iter3_reg <= data_A_tmp_3_load_1_reg_4139;
        data_A_tmp_load_reg_3969 <= data_A_tmp_fu_146;
        data_A_tmp_load_reg_3969_pp0_iter3_reg <= data_A_tmp_load_reg_3969;
        icmp_ln378_reg_3824_pp0_iter2_reg <= icmp_ln378_reg_3824;
        icmp_ln378_reg_3824_pp0_iter3_reg <= icmp_ln378_reg_3824_pp0_iter2_reg;
        icmp_ln378_reg_3824_pp0_iter4_reg <= icmp_ln378_reg_3824_pp0_iter3_reg;
        icmp_ln378_reg_3824_pp0_iter5_reg <= icmp_ln378_reg_3824_pp0_iter4_reg;
        icmp_ln378_reg_3824_pp0_iter6_reg <= icmp_ln378_reg_3824_pp0_iter5_reg;
        icmp_ln384_reg_3835_pp0_iter2_reg <= icmp_ln384_reg_3835;
        icmp_ln384_reg_3835_pp0_iter3_reg <= icmp_ln384_reg_3835_pp0_iter2_reg;
        icmp_ln384_reg_3835_pp0_iter4_reg <= icmp_ln384_reg_3835_pp0_iter3_reg;
        icmp_ln384_reg_3835_pp0_iter5_reg <= icmp_ln384_reg_3835_pp0_iter4_reg;
        icmp_ln384_reg_3835_pp0_iter6_reg <= icmp_ln384_reg_3835_pp0_iter5_reg;
        icmp_ln487_1_reg_3869_pp0_iter2_reg <= icmp_ln487_1_reg_3869;
        icmp_ln487_1_reg_3869_pp0_iter3_reg <= icmp_ln487_1_reg_3869_pp0_iter2_reg;
        icmp_ln487_2_reg_3874_pp0_iter2_reg <= icmp_ln487_2_reg_3874;
        icmp_ln487_2_reg_3874_pp0_iter3_reg <= icmp_ln487_2_reg_3874_pp0_iter2_reg;
        icmp_ln487_3_reg_3879_pp0_iter2_reg <= icmp_ln487_3_reg_3879;
        icmp_ln487_3_reg_3879_pp0_iter3_reg <= icmp_ln487_3_reg_3879_pp0_iter2_reg;
        icmp_ln487_4_reg_3884_pp0_iter2_reg <= icmp_ln487_4_reg_3884;
        icmp_ln487_4_reg_3884_pp0_iter3_reg <= icmp_ln487_4_reg_3884_pp0_iter2_reg;
        icmp_ln487_5_reg_3889_pp0_iter2_reg <= icmp_ln487_5_reg_3889;
        icmp_ln487_5_reg_3889_pp0_iter3_reg <= icmp_ln487_5_reg_3889_pp0_iter2_reg;
        icmp_ln487_6_reg_3894_pp0_iter2_reg <= icmp_ln487_6_reg_3894;
        icmp_ln487_6_reg_3894_pp0_iter3_reg <= icmp_ln487_6_reg_3894_pp0_iter2_reg;
        icmp_ln487_reg_3864_pp0_iter2_reg <= icmp_ln487_reg_3864;
        icmp_ln487_reg_3864_pp0_iter3_reg <= icmp_ln487_reg_3864_pp0_iter2_reg;
        icmp_ln518_reg_3859_pp0_iter2_reg <= icmp_ln518_reg_3859;
        icmp_ln518_reg_3859_pp0_iter3_reg <= icmp_ln518_reg_3859_pp0_iter2_reg;
        icmp_ln518_reg_3859_pp0_iter4_reg <= icmp_ln518_reg_3859_pp0_iter3_reg;
        icmp_ln539_reg_3899_pp0_iter2_reg <= icmp_ln539_reg_3899;
        icmp_ln539_reg_3899_pp0_iter3_reg <= icmp_ln539_reg_3899_pp0_iter2_reg;
        icmp_ln539_reg_3899_pp0_iter4_reg <= icmp_ln539_reg_3899_pp0_iter3_reg;
        icmp_ln544_5_reg_4482 <= icmp_ln544_5_fu_2799_p2;
        icmp_ln544_5_reg_4482_pp0_iter6_reg <= icmp_ln544_5_reg_4482;
        or_ln441_2_reg_4168 <= or_ln441_2_fu_1670_p2;
        or_ln441_2_reg_4168_pp0_iter3_reg <= or_ln441_2_reg_4168;
        or_ln529_1_reg_3916_pp0_iter2_reg <= or_ln529_1_reg_3916;
        or_ln529_1_reg_3916_pp0_iter3_reg <= or_ln529_1_reg_3916_pp0_iter2_reg;
        or_ln529_1_reg_3916_pp0_iter4_reg <= or_ln529_1_reg_3916_pp0_iter3_reg;
        or_ln529_1_reg_3916_pp0_iter5_reg <= or_ln529_1_reg_3916_pp0_iter4_reg;
        or_ln529_1_reg_3916_pp0_iter6_reg <= or_ln529_1_reg_3916_pp0_iter5_reg;
        or_ln529_2_reg_3920_pp0_iter2_reg <= or_ln529_2_reg_3920;
        or_ln529_2_reg_3920_pp0_iter3_reg <= or_ln529_2_reg_3920_pp0_iter2_reg;
        or_ln529_2_reg_3920_pp0_iter4_reg <= or_ln529_2_reg_3920_pp0_iter3_reg;
        or_ln529_2_reg_3920_pp0_iter5_reg <= or_ln529_2_reg_3920_pp0_iter4_reg;
        or_ln529_2_reg_3920_pp0_iter6_reg <= or_ln529_2_reg_3920_pp0_iter5_reg;
        or_ln529_reg_3912_pp0_iter2_reg <= or_ln529_reg_3912;
        or_ln529_reg_3912_pp0_iter3_reg <= or_ln529_reg_3912_pp0_iter2_reg;
        or_ln529_reg_3912_pp0_iter4_reg <= or_ln529_reg_3912_pp0_iter3_reg;
        or_ln529_reg_3912_pp0_iter5_reg <= or_ln529_reg_3912_pp0_iter4_reg;
        or_ln529_reg_3912_pp0_iter6_reg <= or_ln529_reg_3912_pp0_iter5_reg;
        or_ln544_1_reg_4462 <= or_ln544_1_fu_2713_p2;
        or_ln544_1_reg_4462_pp0_iter6_reg <= or_ln544_1_reg_4462;
        or_ln544_2_reg_4466 <= or_ln544_2_fu_2725_p2;
        or_ln544_2_reg_4466_pp0_iter6_reg <= or_ln544_2_reg_4466;
        or_ln544_3_reg_4470 <= or_ln544_3_fu_2753_p2;
        or_ln544_3_reg_4470_pp0_iter6_reg <= or_ln544_3_reg_4470;
        or_ln544_4_reg_4474 <= or_ln544_4_fu_2775_p2;
        or_ln544_4_reg_4474_pp0_iter6_reg <= or_ln544_4_reg_4474;
        or_ln544_5_reg_4478 <= or_ln544_5_fu_2793_p2;
        or_ln544_5_reg_4478_pp0_iter6_reg <= or_ln544_5_reg_4478;
        or_ln544_6_reg_4486 <= or_ln544_6_fu_2827_p2;
        or_ln544_6_reg_4486_pp0_iter6_reg <= or_ln544_6_reg_4486;
        or_ln544_reg_4458 <= or_ln544_fu_2695_p2;
        or_ln544_reg_4458_pp0_iter6_reg <= or_ln544_reg_4458;
        select_ln509_11_reg_4444 <= select_ln509_11_fu_2602_p3;
        select_ln509_11_reg_4444_pp0_iter6_reg <= select_ln509_11_reg_4444;
        select_ln509_15_reg_4449 <= select_ln509_15_fu_2641_p3;
        select_ln509_15_reg_4449_pp0_iter6_reg <= select_ln509_15_reg_4449;
        select_ln509_3_reg_4434 <= select_ln509_3_fu_2546_p3;
        select_ln509_3_reg_4434_pp0_iter6_reg <= select_ln509_3_reg_4434;
        select_ln509_7_reg_4439 <= select_ln509_7_fu_2574_p3;
        select_ln509_7_reg_4439_pp0_iter6_reg <= select_ln509_7_reg_4439;
        temp_a_8_reg_3959 <= temp_a_8_fu_1246_p3;
        temp_w_10_reg_4144 <= temp_w_10_fu_1604_p1;
        temp_w_10_reg_4144_pp0_iter3_reg <= temp_w_10_reg_4144;
        temp_w_11_reg_4152 <= {{ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8[15:8]}};
        temp_w_13_reg_4160 <= {{ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8[31:24]}};
        temp_w_13_reg_4160_pp0_iter3_reg <= temp_w_13_reg_4160;
        tmp_11_reg_4262 <= tmp_11_fu_1988_p2;
        tmp_15_reg_4278 <= tmp_15_fu_2008_p2;
        tmp_7_reg_4246 <= tmp_7_fu_1968_p2;
        ult62_reg_3843_pp0_iter2_reg <= ult62_reg_3843;
        ult62_reg_3843_pp0_iter3_reg <= ult62_reg_3843_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        cmp271_reg_3848 <= cmp271_fu_882_p2;
        icmp8_reg_3904 <= icmp8_fu_963_p2;
        icmp_ln378_reg_3824 <= icmp_ln378_fu_841_p2;
        icmp_ln384_reg_3835 <= icmp_ln384_fu_856_p2;
        icmp_ln391_reg_3839 <= icmp_ln391_fu_871_p2;
        icmp_ln487_1_reg_3869 <= icmp_ln487_1_fu_912_p2;
        icmp_ln487_2_reg_3874 <= icmp_ln487_2_fu_918_p2;
        icmp_ln487_3_reg_3879 <= icmp_ln487_3_fu_924_p2;
        icmp_ln487_4_reg_3884 <= icmp_ln487_4_fu_930_p2;
        icmp_ln487_5_reg_3889 <= icmp_ln487_5_fu_936_p2;
        icmp_ln487_6_reg_3894 <= icmp_ln487_6_fu_942_p2;
        icmp_ln487_reg_3864 <= icmp_ln487_fu_906_p2;
        icmp_ln518_reg_3859 <= icmp_ln518_fu_893_p2;
        icmp_ln539_reg_3899 <= icmp_ln539_fu_948_p2;
        or_ln529_1_reg_3916 <= or_ln529_1_fu_1042_p2;
        or_ln529_2_reg_3920 <= or_ln529_2_fu_1071_p2;
        or_ln529_reg_3912 <= or_ln529_fu_1003_p2;
        trunc_ln378_reg_3828 <= trunc_ln378_fu_852_p1;
        ult62_reg_3843 <= ult62_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_empty_351_reg_545 <= ap_phi_reg_pp0_iter0_empty_351_reg_545;
        ap_phi_reg_pp0_iter1_empty_352_reg_534 <= ap_phi_reg_pp0_iter0_empty_352_reg_534;
        ap_phi_reg_pp0_iter1_empty_353_reg_523 <= ap_phi_reg_pp0_iter0_empty_353_reg_523;
        ap_phi_reg_pp0_iter1_p_0_0_0261_2246_reg_442 <= ap_phi_reg_pp0_iter0_p_0_0_0261_2246_reg_442;
        ap_phi_reg_pp0_iter1_p_0_0_0262_2245_reg_459 <= ap_phi_reg_pp0_iter0_p_0_0_0262_2245_reg_459;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_empty_351_reg_545 <= ap_phi_reg_pp0_iter1_empty_351_reg_545;
        ap_phi_reg_pp0_iter2_empty_352_reg_534 <= ap_phi_reg_pp0_iter1_empty_352_reg_534;
        ap_phi_reg_pp0_iter2_empty_353_reg_523 <= ap_phi_reg_pp0_iter1_empty_353_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_empty_351_reg_545 <= ap_phi_reg_pp0_iter2_empty_351_reg_545;
        ap_phi_reg_pp0_iter3_empty_352_reg_534 <= ap_phi_reg_pp0_iter2_empty_352_reg_534;
        ap_phi_reg_pp0_iter3_empty_353_reg_523 <= ap_phi_reg_pp0_iter2_empty_353_reg_523;
        data_A_tmp_2_load_1_reg_4134 <= data_A_tmp_2_fu_162;
        data_A_tmp_3_load_1_reg_4139 <= data_A_tmp_3_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_0_0238336_fu_298 <= select_ln509_15_fu_2641_p3;
        p_0_0238_1317_fu_294 <= select_ln509_11_fu_2602_p3;
        p_0_0238_2299_fu_290 <= select_ln509_7_fu_2574_p3;
        p_0_0238_3274_fu_286 <= select_ln509_3_fu_2546_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln378_fu_841_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln378_reg_3824 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln391_reg_3839 == 1'd0) & (mode == 1'd1) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0))) begin
        ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 = p_0_0_0261_2249_fu_302;
    end else if ((((icmp_ln391_reg_3839 == 1'd1) & (mode == 1'd1) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0)) | ((mode == 1'd0) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0)))) begin
        ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 = fifo_SA_W_0_0_dout;
    end else begin
        ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8 = ap_phi_reg_pp0_iter2_p_0_0_0261_2246_reg_442;
    end
end

always @ (*) begin
    if ((((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd0)) | ((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd1)))) begin
        ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 = p_0_0_0261_2250266269272_fu_282;
    end else if (((mode == 1'd0) & (icmp_ln378_reg_3824 == 1'd0))) begin
        ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 = sext_ln429_3_fu_1379_p1;
    end else begin
        ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 = ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477;
    end
end

always @ (*) begin
    if ((((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd0)) | ((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd1)))) begin
        ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 = p_0_0_0261_2250266267_fu_278;
    end else if (((mode == 1'd0) & (icmp_ln378_reg_3824 == 1'd0))) begin
        ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 = sext_ln429_2_fu_1360_p1;
    end else begin
        ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 = ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488;
    end
end

always @ (*) begin
    if ((((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd0)) | ((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd1)))) begin
        ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 = p_0_0_0261_2250264_fu_274;
    end else if (((mode == 1'd0) & (icmp_ln378_reg_3824 == 1'd0))) begin
        ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 = sext_ln429_1_fu_1341_p1;
    end else begin
        ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 = ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499;
    end
end

always @ (*) begin
    if ((((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd0)) | ((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (or_ln529_2_reg_3920 == 1'd1)))) begin
        ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 = ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8;
    end else if (((mode == 1'd0) & (icmp_ln378_reg_3824 == 1'd0))) begin
        ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 = sext_ln429_fu_1322_p1;
    end else begin
        ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6 = ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510;
    end
end

always @ (*) begin
    if ((((icmp_ln391_reg_3839 == 1'd0) & (mode == 1'd1) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0)) | ((icmp_ln391_reg_3839 == 1'd1) & (mode == 1'd1) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0)) | ((mode == 1'd0) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0)))) begin
        ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8 = fifo_SA_A_0_0_dout;
    end else begin
        ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8 = ap_phi_reg_pp0_iter2_p_0_0_0262_2245_reg_459;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((mode == 1'd1)) begin
            ap_sig_allocacmp_conv_i_161284_load = sext_ln466_fu_2917_p1;
        end else if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0))) begin
            ap_sig_allocacmp_conv_i_161284_load = grp_fu_3104_p3;
        end else begin
            ap_sig_allocacmp_conv_i_161284_load = conv_i_161284_fu_158;
        end
    end else begin
        ap_sig_allocacmp_conv_i_161284_load = conv_i_161284_fu_158;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((mode == 1'd1)) begin
            ap_sig_allocacmp_conv_i_1_1301_load = sext_ln466_5_fu_2920_p1;
        end else if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0))) begin
            ap_sig_allocacmp_conv_i_1_1301_load = grp_fu_3134_p3;
        end else begin
            ap_sig_allocacmp_conv_i_1_1301_load = conv_i_1_1301_fu_182;
        end
    end else begin
        ap_sig_allocacmp_conv_i_1_1301_load = conv_i_1_1301_fu_182;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_1_2303_load = grp_fu_3144_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_1_2303_load = sext_ln466_6_fu_3016_p1;
        end else begin
            ap_sig_allocacmp_conv_i_1_2303_load = conv_i_1_2303_fu_186;
        end
    end else begin
        ap_sig_allocacmp_conv_i_1_2303_load = conv_i_1_2303_fu_186;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_1_3305_load = grp_fu_3064_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_1_3305_load = sext_ln466_8_fu_2978_p1;
        end else begin
            ap_sig_allocacmp_conv_i_1_3305_load = conv_i_1_3305_fu_190;
        end
    end else begin
        ap_sig_allocacmp_conv_i_1_3305_load = conv_i_1_3305_fu_190;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_2111286_load = grp_fu_3114_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_2111286_load = sext_ln466_1_fu_3010_p1;
        end else begin
            ap_sig_allocacmp_conv_i_2111286_load = conv_i_2111286_fu_166;
        end
    end else begin
        ap_sig_allocacmp_conv_i_2111286_load = conv_i_2111286_fu_166;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((mode == 1'd1)) begin
            ap_sig_allocacmp_conv_i_2_1320_load = sext_ln466_10_fu_2923_p1;
        end else if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0))) begin
            ap_sig_allocacmp_conv_i_2_1320_load = grp_fu_3164_p3;
        end else begin
            ap_sig_allocacmp_conv_i_2_1320_load = conv_i_2_1320_fu_198;
        end
    end else begin
        ap_sig_allocacmp_conv_i_2_1320_load = conv_i_2_1320_fu_198;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_2_2323_load = grp_fu_3174_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_2_2323_load = sext_ln466_11_fu_3022_p1;
        end else begin
            ap_sig_allocacmp_conv_i_2_2323_load = conv_i_2_2323_fu_202;
        end
    end else begin
        ap_sig_allocacmp_conv_i_2_2323_load = conv_i_2_2323_fu_202;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_2_3326_load = grp_fu_3074_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_2_3326_load = sext_ln466_13_fu_2982_p1;
        end else begin
            ap_sig_allocacmp_conv_i_2_3326_load = conv_i_2_3326_fu_206;
        end
    end else begin
        ap_sig_allocacmp_conv_i_2_3326_load = conv_i_2_3326_fu_206;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_3161288_load = grp_fu_3054_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_3161288_load = sext_ln466_3_fu_2974_p1;
        end else begin
            ap_sig_allocacmp_conv_i_3161288_load = conv_i_3161288_fu_174;
        end
    end else begin
        ap_sig_allocacmp_conv_i_3161288_load = conv_i_3161288_fu_174;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((mode == 1'd1)) begin
            ap_sig_allocacmp_conv_i_3_1337_load = sext_ln466_15_fu_2926_p1;
        end else if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0))) begin
            ap_sig_allocacmp_conv_i_3_1337_load = grp_fu_3194_p3;
        end else begin
            ap_sig_allocacmp_conv_i_3_1337_load = conv_i_3_1337_fu_214;
        end
    end else begin
        ap_sig_allocacmp_conv_i_3_1337_load = conv_i_3_1337_fu_214;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_3_2338_load = grp_fu_3204_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_3_2338_load = sext_ln466_16_fu_3028_p1;
        end else begin
            ap_sig_allocacmp_conv_i_3_2338_load = conv_i_3_2338_fu_218;
        end
    end else begin
        ap_sig_allocacmp_conv_i_3_2338_load = conv_i_3_2338_fu_218;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0)) begin
        if ((1'b1 == ap_condition_3105)) begin
            ap_sig_allocacmp_conv_i_3_3339_load = grp_fu_3084_p3;
        end else if (((mode == 1'd1) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
            ap_sig_allocacmp_conv_i_3_3339_load = sext_ln353_fu_2986_p1;
        end else begin
            ap_sig_allocacmp_conv_i_3_3339_load = conv_i_3_3339_fu_222;
        end
    end else begin
        ap_sig_allocacmp_conv_i_3_3339_load = conv_i_3_3339_fu_222;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_12_load = data_W_tmp_12_fu_1924_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_12_load = data_W_reg_12_fu_258;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_13_load = data_W_tmp_8_fu_1918_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_13_load = data_W_reg_13_fu_262;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_14_load = data_W_tmp_4_fu_1912_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_14_load = data_W_reg_14_fu_266;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_15_load = data_W_tmp_fu_2287_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_15_load = data_W_reg_15_fu_270;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_4_load = data_W_tmp_14_fu_1948_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_4_load = data_W_reg_4_fu_242;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_4_load_2 = data_W_tmp_14_fu_1948_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_4_load_2 = data_W_reg_4_fu_242;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_5_load = data_W_tmp_10_fu_1942_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_5_load = data_W_reg_5_fu_246;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_5_load_2 = data_W_tmp_10_fu_1942_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_5_load_2 = data_W_reg_5_fu_246;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_6_load = data_W_tmp_6_fu_1936_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_6_load = data_W_reg_6_fu_250;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_6_load_2 = data_W_tmp_6_fu_1936_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_6_load_2 = data_W_reg_6_fu_250;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_7_load = data_W_tmp_2_fu_1930_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_7_load = data_W_reg_7_fu_254;
    end
end

always @ (*) begin
    if (((mode == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_data_W_reg_7_load_2 = data_W_tmp_2_fu_1930_p3;
    end else begin
        ap_sig_allocacmp_data_W_reg_7_load_2 = data_W_reg_7_fu_254;
    end
end

always @ (*) begin
    if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load = grp_fu_3184_p3;
    end else begin
        ap_sig_allocacmp_p_load = empty_350_fu_210;
    end
end

always @ (*) begin
    if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load54 = grp_fu_3154_p3;
    end else begin
        ap_sig_allocacmp_p_load54 = empty_349_fu_194;
    end
end

always @ (*) begin
    if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load55 = grp_fu_3124_p3;
    end else begin
        ap_sig_allocacmp_p_load55 = empty_348_fu_178;
    end
end

always @ (*) begin
    if (((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_p_load59 = grp_fu_3094_p3;
    end else begin
        ap_sig_allocacmp_p_load59 = empty_fu_150;
    end
end

always @ (*) begin
    if (((ap_predicate_op207_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        fifo_SA_A_0_0_blk_n = fifo_SA_A_0_0_empty_n;
    end else begin
        fifo_SA_A_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op207_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fifo_SA_A_0_0_read = 1'b1;
    end else begin
        fifo_SA_A_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op773_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op757_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_0_blk_n = fifo_SA_O_0_0_0_full_n;
    end else begin
        fifo_SA_O_0_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op773_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_0_din = sext_ln353_fu_2986_p1;
        end else if ((ap_predicate_op757_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_0_din = select_ln509_15_reg_4449_pp0_iter6_reg;
        end else begin
            fifo_SA_O_0_0_0_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_0_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op773_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op757_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_0_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op774_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op759_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_1_blk_n = fifo_SA_O_0_0_1_full_n;
    end else begin
        fifo_SA_O_0_0_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op774_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_1_din = sext_ln466_13_fu_2982_p1;
        end else if ((ap_predicate_op759_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_1_din = select_ln509_11_reg_4444_pp0_iter6_reg;
        end else begin
            fifo_SA_O_0_0_1_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op774_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op759_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_1_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op775_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op761_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_2_blk_n = fifo_SA_O_0_0_2_full_n;
    end else begin
        fifo_SA_O_0_0_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op775_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_2_din = sext_ln466_8_fu_2978_p1;
        end else if ((ap_predicate_op761_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_2_din = select_ln509_7_reg_4439_pp0_iter6_reg;
        end else begin
            fifo_SA_O_0_0_2_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_2_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op775_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op761_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_2_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_2_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op780_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op763_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_3_blk_n = fifo_SA_O_0_0_3_full_n;
    end else begin
        fifo_SA_O_0_0_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op780_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_3_din = sext_ln466_3_fu_2974_p1;
        end else if ((ap_predicate_op763_write_state7 == 1'b1)) begin
            fifo_SA_O_0_0_3_din = select_ln509_3_reg_4434_pp0_iter6_reg;
        end else begin
            fifo_SA_O_0_0_3_din = 'bx;
        end
    end else begin
        fifo_SA_O_0_0_3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op780_write_state7 == 1'b1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op763_write_state7 == 1'b1)))) begin
        fifo_SA_O_0_0_3_write = 1'b1;
    end else begin
        fifo_SA_O_0_0_3_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op212_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_predicate_op209_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        fifo_SA_W_0_0_blk_n = fifo_SA_W_0_0_empty_n;
    end else begin
        fifo_SA_W_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op212_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op209_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        fifo_SA_W_0_0_read = 1'b1;
    end else begin
        fifo_SA_W_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3054_ce = 1'b1;
    end else begin
        grp_fu_3054_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3064_ce = 1'b1;
    end else begin
        grp_fu_3064_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3074_ce = 1'b1;
    end else begin
        grp_fu_3074_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3084_ce = 1'b1;
    end else begin
        grp_fu_3084_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3094_ce = 1'b1;
    end else begin
        grp_fu_3094_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3104_ce = 1'b1;
    end else begin
        grp_fu_3104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3114_ce = 1'b1;
    end else begin
        grp_fu_3114_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3124_ce = 1'b1;
    end else begin
        grp_fu_3124_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3134_ce = 1'b1;
    end else begin
        grp_fu_3134_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3144_ce = 1'b1;
    end else begin
        grp_fu_3144_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3154_ce = 1'b1;
    end else begin
        grp_fu_3154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3164_ce = 1'b1;
    end else begin
        grp_fu_3164_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3174_ce = 1'b1;
    end else begin
        grp_fu_3174_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3184_ce = 1'b1;
    end else begin
        grp_fu_3184_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3194_ce = 1'b1;
    end else begin
        grp_fu_3194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3204_ce = 1'b1;
    end else begin
        grp_fu_3204_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3214_ce = 1'b1;
    end else begin
        grp_fu_3214_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3223_ce = 1'b1;
    end else begin
        grp_fu_3223_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3232_ce = 1'b1;
    end else begin
        grp_fu_3232_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3241_ce = 1'b1;
    end else begin
        grp_fu_3241_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3250_ce = 1'b1;
    end else begin
        grp_fu_3250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3260_ce = 1'b1;
    end else begin
        grp_fu_3260_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3270_ce = 1'b1;
    end else begin
        grp_fu_3270_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3280_ce = 1'b1;
    end else begin
        grp_fu_3280_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3290_ce = 1'b1;
    end else begin
        grp_fu_3290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3299_ce = 1'b1;
    end else begin
        grp_fu_3299_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3308_ce = 1'b1;
    end else begin
        grp_fu_3308_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3317_ce = 1'b1;
    end else begin
        grp_fu_3317_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add342_fu_2665_p2 = ($signed(out_17_fu_2440_p3) + $signed(32'd4294967293));

assign add_ln553_fu_2955_p2 = (out_17_fu_2440_p3 + 32'd1);

assign and_ln441_1_fu_1681_p2 = (icmp_ln441_1_fu_1643_p2 & icmp8_reg_3904);

assign and_ln441_2_fu_1686_p2 = (icmp_ln441_fu_1638_p2 & icmp8_reg_3904);

assign and_ln441_fu_1676_p2 = (icmp_ln441_2_fu_1648_p2 & icmp8_reg_3904);

assign and_ln487_1_fu_2122_p2 = (rev63_fu_2056_p2 & icmp_ln487_1_reg_3869_pp0_iter3_reg);

assign and_ln487_2_fu_2135_p2 = (rev63_fu_2056_p2 & icmp_ln487_2_reg_3874_pp0_iter3_reg);

assign and_ln487_3_fu_2148_p2 = (rev63_fu_2056_p2 & icmp_ln487_3_reg_3879_pp0_iter3_reg);

assign and_ln487_4_fu_2185_p2 = (rev63_fu_2056_p2 & icmp_ln487_4_reg_3884_pp0_iter3_reg);

assign and_ln487_5_fu_2222_p2 = (rev63_fu_2056_p2 & icmp_ln487_5_reg_3889_pp0_iter3_reg);

assign and_ln487_6_fu_2259_p2 = (rev63_fu_2056_p2 & icmp_ln487_6_reg_3894_pp0_iter3_reg);

assign and_ln487_fu_2109_p2 = (rev63_fu_2056_p2 & icmp_ln487_reg_3864_pp0_iter3_reg);

assign and_ln529_1_fu_997_p2 = (rev65_fu_974_p2 & icmp_ln529_fu_980_p2);

assign and_ln529_2_fu_1030_p2 = (icmp_ln529_3_fu_1024_p2 & icmp_ln384_fu_856_p2);

assign and_ln529_3_fu_1036_p2 = (rev65_fu_974_p2 & icmp_ln529_2_fu_1009_p2);

assign and_ln529_4_fu_1059_p2 = (icmp_ln529_5_fu_1053_p2 & icmp_ln384_fu_856_p2);

assign and_ln529_5_fu_1065_p2 = (rev65_fu_974_p2 & icmp_ln529_4_fu_1048_p2);

assign and_ln529_fu_991_p2 = (icmp_ln529_1_fu_985_p2 & icmp_ln384_fu_856_p2);

assign and_ln539_fu_2659_p2 = (xor_ln539_fu_2648_p2 & icmp_ln539_1_fu_2653_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter7)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter7)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state7_pp0_stage0_iter7)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((ap_predicate_op212_read_state3 == 1'b1) & (fifo_SA_W_0_0_empty_n == 1'b0)) | ((ap_predicate_op209_read_state3 == 1'b1) & (fifo_SA_W_0_0_empty_n == 1'b0)) | ((ap_predicate_op207_read_state3 == 1'b1) & (fifo_SA_A_0_0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter7 = (((fifo_SA_O_0_0_0_full_n == 1'b0) & (ap_predicate_op773_write_state7 == 1'b1)) | ((fifo_SA_O_0_0_0_full_n == 1'b0) & (ap_predicate_op757_write_state7 == 1'b1)) | ((ap_predicate_op780_write_state7 == 1'b1) & (fifo_SA_O_0_0_3_full_n == 1'b0)) | ((ap_predicate_op775_write_state7 == 1'b1) & (fifo_SA_O_0_0_2_full_n == 1'b0)) | ((ap_predicate_op774_write_state7 == 1'b1) & (fifo_SA_O_0_0_1_full_n == 1'b0)) | ((ap_predicate_op763_write_state7 == 1'b1) & (fifo_SA_O_0_0_3_full_n == 1'b0)) | ((ap_predicate_op761_write_state7 == 1'b1) & (fifo_SA_O_0_0_2_full_n == 1'b0)) | ((ap_predicate_op759_write_state7 == 1'b1) & (fifo_SA_O_0_0_1_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1005 = ((mode == 1'd1) & (icmp_ln384_reg_3835_pp0_iter2_reg == 1'd0) & (icmp_ln378_reg_3824_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1015 = ((mode == 1'd1) & (or_ln529_reg_3912_pp0_iter2_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1018 = ((mode == 1'd1) & (or_ln529_reg_3912_pp0_iter2_reg == 1'd0) & (icmp_ln378_reg_3824_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1027 = ((mode == 1'd1) & (or_ln529_1_reg_3916_pp0_iter2_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1030 = ((mode == 1'd1) & (or_ln529_1_reg_3916_pp0_iter2_reg == 1'd0) & (icmp_ln378_reg_3824_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3105 = ((mode == 1'd0) & (icmp_ln378_reg_3824_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1));
end

always @ (*) begin
    ap_condition_3111 = ((mode == 1'd0) & (icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_3114 = ((mode == 1'd1) & (icmp_ln378_reg_3824 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_945 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_999 = ((mode == 1'd1) & (icmp_ln384_reg_3835_pp0_iter2_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter2_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_phi_reg_pp0_iter0_empty_351_reg_545 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_352_reg_534 = 'bx;

assign ap_phi_reg_pp0_iter0_empty_353_reg_523 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0261_2246_reg_442 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0262_2245_reg_459 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269271401421426572581603615637653697756829_reg_477 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0261_2250266269402419427570582601616635654695758827_reg_488 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0261_2250266403417428568583599617633655693760825_reg_499 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0261_2250404415429566584597618631656691762823_reg_510 = 'bx;

always @ (*) begin
    ap_predicate_op207_read_state3 = ((icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op209_read_state3 = ((mode == 1'd0) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_read_state3 = ((icmp_ln391_reg_3839 == 1'd1) & (mode == 1'd1) & (icmp_ln384_reg_3835 == 1'd1) & (icmp_ln378_reg_3824 == 1'd0));
end

always @ (*) begin
    ap_predicate_op757_write_state7 = (((or_ln544_1_reg_4462_pp0_iter6_reg == 1'd0) & (mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg)) | ((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (or_ln544_reg_4458_pp0_iter6_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op759_write_state7 = (((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (or_ln544_2_reg_4466_pp0_iter6_reg == 1'd0)) | ((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (or_ln544_3_reg_4470_pp0_iter6_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op761_write_state7 = (((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (or_ln544_4_reg_4474_pp0_iter6_reg == 1'd0)) | ((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (or_ln544_5_reg_4478_pp0_iter6_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op763_write_state7 = (((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (icmp_ln544_5_reg_4482_pp0_iter6_reg == 1'd1)) | ((mode == 1'd0) & (1'd1 == and_ln539_reg_4454_pp0_iter6_reg) & (or_ln544_6_reg_4486_pp0_iter6_reg == 1'd0)));
end

always @ (*) begin
    ap_predicate_op773_write_state7 = ((mode == 1'd1) & (icmp_ln384_reg_3835_pp0_iter6_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op774_write_state7 = ((mode == 1'd1) & (or_ln529_reg_3912_pp0_iter6_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op775_write_state7 = ((mode == 1'd1) & (or_ln529_1_reg_3916_pp0_iter6_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op780_write_state7 = ((mode == 1'd1) & (or_ln529_2_reg_3920_pp0_iter6_reg == 1'd1) & (icmp_ln378_reg_3824_pp0_iter6_reg == 1'd0));
end

assign cmp271_fu_882_p2 = ((flag_fu_130 == sub270) ? 1'b1 : 1'b0);

assign data_A_tmp_20_fu_1253_p3 = ((mode[0:0] == 1'b1) ? temp_a_2_fu_1175_p4 : temp_a_6_fu_1235_p1);

assign data_A_tmp_21_fu_1217_p1 = p_0_0_0262_2244254256_fu_138[7:0];

assign data_A_tmp_22_fu_1199_p1 = p_0_0_0262_2244252_fu_134[7:0];

assign data_A_tmp_23_fu_1151_p1 = ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8[7:0];

assign data_W_tmp_10_fu_1942_p3 = ((and_ln441_1_reg_4182[0:0] == 1'b1) ? temp_w_11_reg_4152 : data_W_reg_5_fu_246);

assign data_W_tmp_11_fu_2305_p3 = ((and_ln441_1_reg_4182_pp0_iter3_reg[0:0] == 1'b1) ? temp_w_10_reg_4144_pp0_iter3_reg : data_W_reg_1_fu_230);

assign data_W_tmp_12_fu_1924_p3 = ((and_ln441_2_reg_4189[0:0] == 1'b1) ? temp_w_13_reg_4160 : data_W_reg_12_fu_258);

assign data_W_tmp_13_fu_1715_p2 = data_W_reg_8_fu_338;

assign data_W_tmp_13_fu_1715_p3 = ((and_ln441_2_fu_1686_p2[0:0] == 1'b1) ? temp_w_12_fu_1618_p4 : data_W_tmp_13_fu_1715_p2);

assign data_W_tmp_14_fu_1948_p3 = ((and_ln441_2_reg_4189[0:0] == 1'b1) ? temp_w_11_reg_4152 : data_W_reg_4_fu_242);

assign data_W_tmp_15_fu_2311_p3 = ((and_ln441_2_reg_4189_pp0_iter3_reg[0:0] == 1'b1) ? temp_w_10_reg_4144_pp0_iter3_reg : data_W_reg_fu_226);

assign data_W_tmp_1_fu_1691_p1 = data_W_reg_11_fu_350;

assign data_W_tmp_1_fu_1691_p3 = ((or_ln441_2_fu_1670_p2[0:0] == 1'b1) ? data_W_tmp_1_fu_1691_p1 : temp_w_12_fu_1618_p4);

assign data_W_tmp_2_fu_1930_p3 = ((or_ln441_2_reg_4168[0:0] == 1'b1) ? data_W_reg_7_fu_254 : temp_w_11_reg_4152);

assign data_W_tmp_3_fu_2293_p3 = ((or_ln441_2_reg_4168_pp0_iter3_reg[0:0] == 1'b1) ? data_W_reg_3_fu_238 : temp_w_10_reg_4144_pp0_iter3_reg);

assign data_W_tmp_4_fu_1912_p3 = ((and_ln441_reg_4175[0:0] == 1'b1) ? temp_w_13_reg_4160 : data_W_reg_14_fu_266);

assign data_W_tmp_5_fu_1699_p2 = data_W_reg_10_fu_346;

assign data_W_tmp_5_fu_1699_p3 = ((and_ln441_fu_1676_p2[0:0] == 1'b1) ? temp_w_12_fu_1618_p4 : data_W_tmp_5_fu_1699_p2);

assign data_W_tmp_6_fu_1936_p3 = ((and_ln441_reg_4175[0:0] == 1'b1) ? temp_w_11_reg_4152 : data_W_reg_6_fu_250);

assign data_W_tmp_7_fu_2299_p3 = ((and_ln441_reg_4175_pp0_iter3_reg[0:0] == 1'b1) ? temp_w_10_reg_4144_pp0_iter3_reg : data_W_reg_2_fu_234);

assign data_W_tmp_8_fu_1918_p3 = ((and_ln441_1_reg_4182[0:0] == 1'b1) ? temp_w_13_reg_4160 : data_W_reg_13_fu_262);

assign data_W_tmp_9_fu_1707_p2 = data_W_reg_9_fu_342;

assign data_W_tmp_9_fu_1707_p3 = ((and_ln441_1_fu_1681_p2[0:0] == 1'b1) ? temp_w_12_fu_1618_p4 : data_W_tmp_9_fu_1707_p2);

assign data_W_tmp_fu_2287_p3 = ((or_ln441_2_reg_4168_pp0_iter3_reg[0:0] == 1'b1) ? data_W_reg_15_fu_270 : temp_w_13_reg_4160_pp0_iter3_reg);

assign flag_4_fu_887_p2 = (flag_fu_130 + 32'd1);

assign flag_5_fu_898_p3 = ((icmp_ln518_fu_893_p2[0:0] == 1'b1) ? 32'd0 : flag_4_fu_887_p2);

assign grp_fu_3054_p2 = ((and_ln487_3_fu_2148_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_3161288_load);

assign grp_fu_3064_p2 = ((and_ln487_4_fu_2185_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_1_3305_load);

assign grp_fu_3074_p2 = ((and_ln487_5_fu_2222_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_2_3326_load);

assign grp_fu_3084_p2 = ((and_ln487_6_fu_2259_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_3_3339_load);

assign grp_fu_3094_p2 = ((and_ln487_fu_2109_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load59);

assign grp_fu_3104_p2 = ((and_ln487_1_fu_2122_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_161284_load);

assign grp_fu_3114_p2 = ((and_ln487_2_fu_2135_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_2111286_load);

assign grp_fu_3124_p2 = ((and_ln487_1_fu_2122_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load55);

assign grp_fu_3134_p2 = ((and_ln487_2_fu_2135_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_1_1301_load);

assign grp_fu_3144_p2 = ((and_ln487_3_fu_2148_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_1_2303_load);

assign grp_fu_3154_p2 = ((and_ln487_2_fu_2135_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load54);

assign grp_fu_3164_p2 = ((and_ln487_3_fu_2148_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_2_1320_load);

assign grp_fu_3174_p2 = ((and_ln487_4_fu_2185_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_2_2323_load);

assign grp_fu_3184_p2 = ((and_ln487_3_fu_2148_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_p_load);

assign grp_fu_3194_p2 = ((and_ln487_4_fu_2185_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_3_1337_load);

assign grp_fu_3204_p2 = ((and_ln487_5_fu_2222_p2[0:0] == 1'b1) ? 32'd0 : ap_sig_allocacmp_conv_i_3_2338_load);

assign icmp18_fu_2681_p2 = (($signed(tmp_19_fu_2671_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp8_fu_963_p2 = (($signed(tmp_3_fu_953_p4) < $signed(30'd1)) ? 1'b1 : 1'b0);

assign icmp_ln378_fu_841_p2 = ((rep_fu_122 == sub) ? 1'b1 : 1'b0);

assign icmp_ln384_fu_856_p2 = ((rep_fu_122 < num_a_sa) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_871_p2 = (($signed(tmp_2_fu_861_p4) < $signed(30'd1)) ? 1'b1 : 1'b0);

assign icmp_ln441_1_fu_1643_p2 = ((trunc_ln378_reg_3828 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln441_2_fu_1648_p2 = ((trunc_ln378_reg_3828 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln441_fu_1638_p2 = ((trunc_ln378_reg_3828 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln487_1_fu_912_p2 = ((flag_fu_130 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln487_2_fu_918_p2 = ((flag_fu_130 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln487_3_fu_924_p2 = ((flag_fu_130 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln487_4_fu_930_p2 = ((flag_fu_130 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln487_5_fu_936_p2 = ((flag_fu_130 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln487_6_fu_942_p2 = ((flag_fu_130 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln487_fu_906_p2 = ((flag_fu_130 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln509_1_fu_2470_p2 = ((out_fu_126 == 32'd5) ? 1'b1 : 1'b0);

assign icmp_ln509_2_fu_2481_p2 = ((out_fu_126 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln509_3_fu_2492_p2 = ((out_fu_126 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln509_4_fu_2503_p2 = ((out_fu_126 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln509_5_fu_2514_p2 = ((out_fu_126 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln509_6_fu_2630_p2 = ((out_fu_126 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln509_fu_2459_p2 = ((out_fu_126 == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln518_fu_893_p2 = ((flag_4_fu_887_p2 == num) ? 1'b1 : 1'b0);

assign icmp_ln529_1_fu_985_p2 = ((rep_fu_122 != 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln529_2_fu_1009_p2 = ((rep_fu_122 < add308_2) ? 1'b1 : 1'b0);

assign icmp_ln529_3_fu_1024_p2 = ((tmp_21_fu_1014_p4 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln529_4_fu_1048_p2 = ((rep_fu_122 < add308_3) ? 1'b1 : 1'b0);

assign icmp_ln529_5_fu_1053_p2 = ((rep_fu_122 > 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln529_fu_980_p2 = ((rep_fu_122 < add308_1) ? 1'b1 : 1'b0);

assign icmp_ln539_1_fu_2653_p2 = (($signed(out_17_fu_2440_p3) < $signed(32'd7)) ? 1'b1 : 1'b0);

assign icmp_ln539_fu_948_p2 = ((rep_fu_122 < sub270) ? 1'b1 : 1'b0);

assign icmp_ln544_1_fu_2719_p2 = (($signed(out_17_fu_2440_p3) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln544_2_fu_2741_p2 = (($signed(tmp_22_fu_2731_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln544_3_fu_2769_p2 = (($signed(tmp_23_fu_2759_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln544_4_fu_2781_p2 = (($signed(add342_fu_2665_p2) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln544_5_fu_2799_p2 = ((out_17_fu_2440_p3 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln544_6_fu_2815_p2 = (($signed(tmp_24_fu_2805_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln544_fu_2701_p2 = (($signed(add342_fu_2665_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln551_fu_2949_p2 = ((out_17_fu_2440_p3 != 32'd7) ? 1'b1 : 1'b0);

assign or_ln441_1_fu_1664_p2 = (icmp_ln441_fu_1638_p2 | icmp_ln441_2_fu_1648_p2);

assign or_ln441_2_fu_1670_p2 = (or_ln441_fu_1658_p2 | or_ln441_1_fu_1664_p2);

assign or_ln441_fu_1658_p2 = (sel_tmp3_fu_1653_p2 | icmp_ln441_1_fu_1643_p2);

assign or_ln509_1_fu_2476_p2 = (icmp_ln509_1_fu_2470_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln509_2_fu_2487_p2 = (icmp_ln509_2_fu_2481_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln509_3_fu_2498_p2 = (icmp_ln509_3_fu_2492_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln509_4_fu_2509_p2 = (icmp_ln509_4_fu_2503_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln509_5_fu_2520_p2 = (icmp_ln509_5_fu_2514_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln509_6_fu_2636_p2 = (icmp_ln509_6_fu_2630_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln509_fu_2465_p2 = (icmp_ln509_fu_2459_p2 | cmp271_reg_3848_pp0_iter4_reg);

assign or_ln529_1_fu_1042_p2 = (and_ln529_3_fu_1036_p2 | and_ln529_2_fu_1030_p2);

assign or_ln529_2_fu_1071_p2 = (and_ln529_5_fu_1065_p2 | and_ln529_4_fu_1059_p2);

assign or_ln529_fu_1003_p2 = (and_ln529_fu_991_p2 | and_ln529_1_fu_997_p2);

assign or_ln544_1_fu_2713_p2 = (xor_ln544_fu_2707_p2 | icmp_ln544_fu_2701_p2);

assign or_ln544_2_fu_2725_p2 = (icmp_ln544_1_fu_2719_p2 | icmp18_fu_2681_p2);

assign or_ln544_3_fu_2753_p2 = (xor_ln544_1_fu_2747_p2 | icmp_ln544_2_fu_2741_p2);

assign or_ln544_4_fu_2775_p2 = (icmp_ln544_3_fu_2769_p2 | icmp18_fu_2681_p2);

assign or_ln544_5_fu_2793_p2 = (xor_ln544_2_fu_2787_p2 | icmp_ln544_4_fu_2781_p2);

assign or_ln544_6_fu_2827_p2 = (xor_ln544_3_fu_2821_p2 | icmp_ln544_6_fu_2815_p2);

assign or_ln544_fu_2695_p2 = (tmp_20_fu_2687_p3 | icmp18_fu_2681_p2);

assign out_17_fu_2440_p3 = ((icmp_ln518_reg_3859_pp0_iter4_reg[0:0] == 1'b1) ? 32'd0 : out_fu_126);

assign out_18_fu_2961_p3 = ((icmp_ln551_fu_2949_p2[0:0] == 1'b1) ? add_ln553_fu_2955_p2 : 32'd7);

assign rep_7_fu_846_p2 = (rep_fu_122 + 32'd1);

assign rev63_fu_2056_p2 = (ult62_reg_3843_pp0_iter3_reg ^ 1'd1);

assign rev65_fu_974_p2 = (ult64_fu_969_p2 ^ 1'd1);

assign sel_tmp3_fu_1653_p2 = (icmp8_reg_3904 ^ 1'd1);

assign select_ln446_1_fu_1267_p3 = ((mode[0:0] == 1'b1) ? p_0_0_0262_2244254256_fu_138 : sext_ln416_1_fu_1213_p1);

assign select_ln446_2_fu_1274_p3 = ((mode[0:0] == 1'b1) ? p_0_0_0262_2244252_fu_134 : sext_ln416_fu_1195_p1);

assign select_ln446_3_fu_1775_p3 = ((mode[0:0] == 1'b1) ? ap_phi_mux_p_0_0_0261_2250266269271401421426572581603615637653697756829_phi_fu_480_p6 : ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6);

assign select_ln446_4_fu_1782_p3 = ((mode[0:0] == 1'b1) ? ap_phi_mux_p_0_0_0261_2250266269402419427570582601616635654695758827_phi_fu_491_p6 : ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6);

assign select_ln446_5_fu_1789_p3 = ((mode[0:0] == 1'b1) ? ap_phi_mux_p_0_0_0261_2250266403417428568583599617633655693760825_phi_fu_502_p6 : ap_phi_mux_p_0_0_0261_2250404415429566584597618631656691762823_phi_fu_513_p6);

assign select_ln446_fu_1260_p3 = ((mode[0:0] == 1'b1) ? p_0_0_0262_2244254258262_fu_142 : sext_ln416_2_fu_1231_p1);

assign select_ln509_10_fu_2595_p3 = ((or_ln509_4_fu_2509_p2[0:0] == 1'b1) ? grp_fu_3174_p3 : select_ln509_9_fu_2588_p3);

assign select_ln509_11_fu_2602_p3 = ((or_ln509_5_fu_2520_p2[0:0] == 1'b1) ? grp_fu_3074_p3 : select_ln509_10_fu_2595_p3);

assign select_ln509_12_fu_2609_p3 = ((or_ln509_3_fu_2498_p2[0:0] == 1'b1) ? grp_fu_3184_p3 : p_0_0238336_fu_298);

assign select_ln509_13_fu_2616_p3 = ((or_ln509_4_fu_2509_p2[0:0] == 1'b1) ? grp_fu_3194_p3 : select_ln509_12_fu_2609_p3);

assign select_ln509_14_fu_2623_p3 = ((or_ln509_5_fu_2520_p2[0:0] == 1'b1) ? grp_fu_3204_p3 : select_ln509_13_fu_2616_p3);

assign select_ln509_15_fu_2641_p3 = ((or_ln509_6_fu_2636_p2[0:0] == 1'b1) ? grp_fu_3084_p3 : select_ln509_14_fu_2623_p3);

assign select_ln509_1_fu_2532_p3 = ((or_ln509_1_fu_2476_p2[0:0] == 1'b1) ? grp_fu_3104_p3 : select_ln509_fu_2525_p3);

assign select_ln509_2_fu_2539_p3 = ((or_ln509_2_fu_2487_p2[0:0] == 1'b1) ? grp_fu_3114_p3 : select_ln509_1_fu_2532_p3);

assign select_ln509_3_fu_2546_p3 = ((or_ln509_3_fu_2498_p2[0:0] == 1'b1) ? grp_fu_3054_p3 : select_ln509_2_fu_2539_p3);

assign select_ln509_4_fu_2553_p3 = ((or_ln509_1_fu_2476_p2[0:0] == 1'b1) ? grp_fu_3124_p3 : p_0_0238_2299_fu_290);

assign select_ln509_5_fu_2560_p3 = ((or_ln509_2_fu_2487_p2[0:0] == 1'b1) ? grp_fu_3134_p3 : select_ln509_4_fu_2553_p3);

assign select_ln509_6_fu_2567_p3 = ((or_ln509_3_fu_2498_p2[0:0] == 1'b1) ? grp_fu_3144_p3 : select_ln509_5_fu_2560_p3);

assign select_ln509_7_fu_2574_p3 = ((or_ln509_4_fu_2509_p2[0:0] == 1'b1) ? grp_fu_3064_p3 : select_ln509_6_fu_2567_p3);

assign select_ln509_8_fu_2581_p3 = ((or_ln509_2_fu_2487_p2[0:0] == 1'b1) ? grp_fu_3154_p3 : p_0_0238_1317_fu_294);

assign select_ln509_9_fu_2588_p3 = ((or_ln509_3_fu_2498_p2[0:0] == 1'b1) ? grp_fu_3164_p3 : select_ln509_8_fu_2581_p3);

assign select_ln509_fu_2525_p3 = ((or_ln509_fu_2465_p2[0:0] == 1'b1) ? grp_fu_3094_p3 : p_0_0238_3274_fu_286);

assign sext_ln353_fu_2986_p1 = grp_fu_3317_p3;

assign sext_ln416_1_fu_1213_p1 = $signed(trunc_ln416_1_fu_1203_p4);

assign sext_ln416_2_fu_1231_p1 = $signed(trunc_ln416_2_fu_1221_p4);

assign sext_ln416_fu_1195_p1 = $signed(trunc_ln8_fu_1185_p4);

assign sext_ln429_1_fu_1341_p1 = $signed(trunc_ln429_1_fu_1331_p4);

assign sext_ln429_2_fu_1360_p1 = $signed(trunc_ln429_2_fu_1350_p4);

assign sext_ln429_3_fu_1379_p1 = $signed(trunc_ln429_3_fu_1369_p4);

assign sext_ln429_fu_1322_p1 = $signed(trunc_ln9_fu_1312_p4);

assign sext_ln466_10_fu_2923_p1 = grp_fu_3232_p3;

assign sext_ln466_11_fu_3022_p1 = grp_fu_3270_p3;

assign sext_ln466_13_fu_2982_p1 = grp_fu_3308_p3;

assign sext_ln466_15_fu_2926_p1 = grp_fu_3241_p3;

assign sext_ln466_16_fu_3028_p1 = grp_fu_3280_p3;

assign sext_ln466_1_fu_3010_p1 = grp_fu_3250_p3;

assign sext_ln466_3_fu_2974_p1 = grp_fu_3290_p3;

assign sext_ln466_5_fu_2920_p1 = grp_fu_3223_p3;

assign sext_ln466_6_fu_3016_p1 = grp_fu_3260_p3;

assign sext_ln466_8_fu_2978_p1 = grp_fu_3299_p3;

assign sext_ln466_fu_2917_p1 = grp_fu_3214_p3;

assign sext_ln496_50_fu_2330_p1 = tmp_fu_2324_p2;

assign sext_ln529_1_fu_2379_p1 = $signed(ap_phi_reg_pp0_iter4_empty_352_reg_534);

assign sext_ln529_2_fu_2383_p1 = $signed(ap_phi_reg_pp0_iter4_empty_351_reg_545);

assign sext_ln529_fu_2375_p1 = $signed(ap_phi_reg_pp0_iter4_empty_353_reg_523);

assign temp_a_1_fu_1165_p4 = {{ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8[23:16]}};

assign temp_a_2_fu_1175_p4 = {{ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8[31:24]}};

assign temp_a_6_fu_1235_p1 = p_0_0_0262_2244254258262_fu_142[7:0];

assign temp_a_7_fu_1239_p3 = ((mode[0:0] == 1'b1) ? temp_a_1_fu_1165_p4 : data_A_tmp_21_fu_1217_p1);

assign temp_a_8_fu_1246_p3 = ((mode[0:0] == 1'b1) ? temp_a_fu_1155_p4 : data_A_tmp_22_fu_1199_p1);

assign temp_a_fu_1155_p4 = {{ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8[15:8]}};

assign temp_w_10_fu_1604_p1 = ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8[7:0];

assign temp_w_12_fu_1618_p4 = {{ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8[23:16]}};

assign temp_w_7_fu_1327_p1 = p_0_0_0261_2250264_fu_274[7:0];

assign temp_w_8_fu_1346_p1 = p_0_0_0261_2250266267_fu_278[7:0];

assign temp_w_9_fu_1365_p1 = p_0_0_0261_2250266269272_fu_282[7:0];

assign temp_w_fu_1308_p1 = ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8[7:0];

assign tmp_19_fu_2671_p4 = {{out_17_fu_2440_p3[31:2]}};

assign tmp_20_fu_2687_p3 = out_17_fu_2440_p3[32'd31];

assign tmp_21_fu_1014_p4 = {{rep_fu_122[31:1]}};

assign tmp_22_fu_2731_p4 = {{add342_fu_2665_p2[31:1]}};

assign tmp_23_fu_2759_p4 = {{out_17_fu_2440_p3[31:1]}};

assign tmp_24_fu_2805_p4 = {{add342_fu_2665_p2[31:2]}};

assign tmp_2_fu_861_p4 = {{flag_fu_130[31:2]}};

assign tmp_3_fu_953_p4 = {{flag_fu_130[31:2]}};

assign trunc_ln378_fu_852_p1 = flag_fu_130[1:0];

assign trunc_ln416_1_fu_1203_p4 = {{p_0_0_0262_2244252_fu_134[31:8]}};

assign trunc_ln416_2_fu_1221_p4 = {{p_0_0_0262_2244254256_fu_138[31:8]}};

assign trunc_ln429_1_fu_1331_p4 = {{p_0_0_0261_2250264_fu_274[31:8]}};

assign trunc_ln429_2_fu_1350_p4 = {{p_0_0_0261_2250266267_fu_278[31:8]}};

assign trunc_ln429_3_fu_1369_p4 = {{p_0_0_0261_2250266269272_fu_282[31:8]}};

assign trunc_ln8_fu_1185_p4 = {{ap_phi_mux_p_0_0_0262_2245_phi_fu_463_p8[31:8]}};

assign trunc_ln9_fu_1312_p4 = {{ap_phi_mux_p_0_0_0261_2246_phi_fu_446_p8[31:8]}};

assign ult62_fu_877_p2 = ((rep_fu_122 < num) ? 1'b1 : 1'b0);

assign ult64_fu_969_p2 = ((rep_fu_122 < num_a_sa) ? 1'b1 : 1'b0);

assign xor_ln539_fu_2648_p2 = (icmp_ln539_reg_3899_pp0_iter4_reg ^ 1'd1);

assign xor_ln544_1_fu_2747_p2 = (icmp18_fu_2681_p2 ^ 1'd1);

assign xor_ln544_2_fu_2787_p2 = (icmp18_fu_2681_p2 ^ 1'd1);

assign xor_ln544_3_fu_2821_p2 = (icmp18_fu_2681_p2 ^ 1'd1);

assign xor_ln544_fu_2707_p2 = (icmp18_fu_2681_p2 ^ 1'd1);

endmodule //top_PE_Pipeline_VITIS_LOOP_378_5
