module testbench ();

	timeunit 10ns;
	timeprecision 1ns;


	logic [9:0] SW;
	logic	Clk, Run, Continue;
	logic [9:0] LED;
	logic [6:0] HEX0, HEX1, HEX2, HEX3;


	slc3_testtop slc3_test(.*);

	initial begin
		Clk = 1'b0;
	end
	
	always begin
		#1 Clk = ~Clk;
	end













endmodule
