{"Source Block": ["oh/elink/hdl/ecfg_if.v@127:138@HdlStmAssign", "   assign mi_addr[19:0] =  rx_wr ? rxwr_dstaddr[19:0] :\n\t\t\t   tx_rd ? txrd_dstaddr[19:0] :\n\t\t\t           txwr_dstaddr[19:0];\n   \n   //Data (prepare for it)\n   assign mi_din[63:0]  =  rx_wr ? {rxwr_srcaddr[31:0],rxwr_data[31:0]} :\n                                   {txwr_srcaddr[31:0],txwr_data[31:0]};\n\n   //Interface clock (gate?)\n   assign mi_clk = sys_clk;\n   \n   //Wait signals\n"], "Clone Blocks": [["oh/elink/hdl/ecfg_if.v@122:134", "   //DODO: 64 bit writes?\n   assign mi_we         =  mi_wr;   \n   assign mi_en         =  mi_wr | mi_rd;\n\n   //Read/write address\n   assign mi_addr[19:0] =  rx_wr ? rxwr_dstaddr[19:0] :\n\t\t\t   tx_rd ? txrd_dstaddr[19:0] :\n\t\t\t           txwr_dstaddr[19:0];\n   \n   //Data (prepare for it)\n   assign mi_din[63:0]  =  rx_wr ? {rxwr_srcaddr[31:0],rxwr_data[31:0]} :\n                                   {txwr_srcaddr[31:0],txwr_data[31:0]};\n\n"]], "Diff Content": {"Delete": [[132, "   assign mi_din[63:0]  =  rx_wr ? {rxwr_srcaddr[31:0],rxwr_data[31:0]} :\n"], [133, "                                   {txwr_srcaddr[31:0],txwr_data[31:0]};\n"]], "Add": [[133, "   assign mi_din[63:0]  =  rx_wr ? rxwr_data[63:0] :\n"], [133, "                                   txwr_data[63:0];\n"]]}}