;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 12, @10
	SUB 31, 60
	SUB 31, 60
	SUB @127, 100
	SUB #10, 820
	CMP @1, 0
	CMP @127, 100
	CMP @127, 100
	CMP @1, 0
	SUB 10, 20
	SUB @121, 106
	ADD 210, 60
	SUB @0, @2
	SUB @0, @2
	SUB 12, @10
	SPL -7, @-420
	SUB -7, <-420
	SUB @0, @92
	SUB @0, @92
	SPL -7, @-420
	SPL 1, <0
	SUB 31, 60
	MOV 31, 60
	ADD 210, 60
	SLT 0, @42
	SUB #72, @200
	SPL 0, <402
	SUB @0, @2
	SUB @1, 0
	SUB @1, 0
	SPL 0, #2
	SLT 721, 1
	SUB @1, 0
	MOV 31, 80
	SLT 0, @42
	SUB 12, @10
	CMP 721, 2
	MOV 12, @10
	ADD 210, 60
	CMP 12, @10
	ADD 210, 60
	DJN -1, @-20
	CMP 12, @10
	ADD 270, 1
	CMP 12, @10
	MOV 13, 5
