// Seed: 1047590690
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  output wor id_9;
  input wire id_8;
  output wire id_7;
  assign module_1.id_5 = 0;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    output tri1 id_3
    , id_8,
    input wand id_4,
    output tri0 id_5,
    output wand id_6
);
  assign id_8 = id_1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  always assign id_2 = id_0;
endmodule
