INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kb40/Desktop/ECE385/lab2.2/lab2.2.sim/sim_1/synth/func/xsim/testbench8_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module reg_4
INFO: [VRFC 10-311] analyzing module reg_4_16
INFO: [VRFC 10-311] analyzing module register_unit
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_debounce_0
INFO: [VRFC 10-311] analyzing module sync_debounce_1
INFO: [VRFC 10-311] analyzing module sync_debounce_10
INFO: [VRFC 10-311] analyzing module sync_debounce_11
INFO: [VRFC 10-311] analyzing module sync_debounce_12
INFO: [VRFC 10-311] analyzing module sync_debounce_13
INFO: [VRFC 10-311] analyzing module sync_debounce_14
INFO: [VRFC 10-311] analyzing module sync_debounce_15
INFO: [VRFC 10-311] analyzing module sync_debounce_2
INFO: [VRFC 10-311] analyzing module sync_debounce_3
INFO: [VRFC 10-311] analyzing module sync_debounce_4
INFO: [VRFC 10-311] analyzing module sync_debounce_5
INFO: [VRFC 10-311] analyzing module sync_debounce_6
INFO: [VRFC 10-311] analyzing module sync_debounce_7
INFO: [VRFC 10-311] analyzing module sync_debounce_8
INFO: [VRFC 10-311] analyzing module sync_debounce_9
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kb40/Desktop/ECE385/lab2.2/lab2.2.srcs/sim_1/imports/sim_sources/testbench_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench8
