#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Mar 29 23:27:02 2020
# Process ID: 716
# Current directory: B:/Projects/Vivado/Lab_2/tmp/Lab_2.runs/synth_1
# Command line: vivado.exe -log mainframe.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mainframe.tcl
# Log file: B:/Projects/Vivado/Lab_2/tmp/Lab_2.runs/synth_1/mainframe.vds
# Journal file: B:/Projects/Vivado/Lab_2/tmp/Lab_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mainframe.tcl -notrace
Command: synth_design -top mainframe -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44300 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 976.625 ; gain = 237.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mainframe' [B:/Projects/Vivado/Lab_2/rtl/mainframe.v:23]
INFO: [Synth 8-6157] synthesizing module 'KEY_Switching' [B:/Projects/Vivado/Lab_2/rtl/KEY_Switching.v:23]
INFO: [Synth 8-6157] synthesizing module 'KEY_Pressing' [B:/Projects/Vivado/Lab_2/rtl/KEY_Pressing.v:23]
INFO: [Synth 8-6157] synthesizing module 'KEY_Debounce' [B:/Projects/Vivado/Lab_2/rtl/KEY_Debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KEY_Debounce' (1#1) [B:/Projects/Vivado/Lab_2/rtl/KEY_Debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KEY_Pressing' (2#1) [B:/Projects/Vivado/Lab_2/rtl/KEY_Pressing.v:23]
INFO: [Synth 8-6157] synthesizing module 'Register_10' [B:/Projects/Vivado/Lab_2/rtl/Register_10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Register_10' (3#1) [B:/Projects/Vivado/Lab_2/rtl/Register_10.v:23]
INFO: [Synth 8-6157] synthesizing module 'Counter_8' [B:/Projects/Vivado/Lab_2/rtl/Counter_8.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter_8' (4#1) [B:/Projects/Vivado/Lab_2/rtl/Counter_8.v:23]
INFO: [Synth 8-6157] synthesizing module 'REG_Event' [B:/Projects/Vivado/Lab_2/rtl/REG_Event.v:23]
INFO: [Synth 8-6155] done synthesizing module 'REG_Event' (5#1) [B:/Projects/Vivado/Lab_2/rtl/REG_Event.v:23]
INFO: [Synth 8-6155] done synthesizing module 'KEY_Switching' (6#1) [B:/Projects/Vivado/Lab_2/rtl/KEY_Switching.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mainframe' (7#1) [B:/Projects/Vivado/Lab_2/rtl/mainframe.v:23]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[9]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[8]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[7]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[6]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[5]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[4]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[3]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[2]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[1]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_sw[0]
WARNING: [Synth 8-3331] design REG_Event has unconnected port REG_CLK50MHZ
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1050.000 ; gain = 310.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.000 ; gain = 310.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1050.000 ; gain = 310.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1050.000 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [B:/Projects/Vivado/Lab_2/xdc/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [B:/Projects/Vivado/Lab_2/xdc/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [B:/Projects/Vivado/Lab_2/xdc/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mainframe_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mainframe_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1145.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1145.688 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 17    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  32 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mainframe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	  32 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module KEY_Debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module Register_10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module Counter_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module REG_Event 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u1/u4/REG_synced_event_reg )
INFO: [Synth 8-3886] merging instance 'hex_on_reg[2]' (FDSE) to 'hex_on_reg[3]'
INFO: [Synth 8-3886] merging instance 'hex_on_reg[3]' (FDSE) to 'hex_on_reg[4]'
INFO: [Synth 8-3886] merging instance 'hex_on_reg[4]' (FDSE) to 'hex_on_reg[5]'
INFO: [Synth 8-3886] merging instance 'hex_on_reg[5]' (FDSE) to 'hex_on_reg[6]'
INFO: [Synth 8-3886] merging instance 'hex_on_reg[6]' (FDSE) to 'hex_on_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hex_on_reg[7] )
INFO: [Synth 8-3886] merging instance 'hex_reg[0]' (FDE) to 'hex_reg[5]'
INFO: [Synth 8-3886] merging instance 'hex_reg[1]' (FDE) to 'hex_reg[5]'
INFO: [Synth 8-3886] merging instance 'hex_reg[2]' (FDE) to 'hex_reg[5]'
INFO: [Synth 8-3886] merging instance 'hex_reg[3]' (FDE) to 'hex_reg[5]'
INFO: [Synth 8-3886] merging instance 'hex_reg[4]' (FDE) to 'hex_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hex_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\hex_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1145.688 ; gain = 406.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |FDCE |    10|
|6     |FDRE |    12|
|7     |FDSE |     1|
|8     |IBUF |    13|
|9     |OBUF |    25|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    71|
|2     |  u1     |KEY_Switching  |    28|
|3     |    u1   |KEY_Pressing   |    18|
|4     |      u1 |KEY_Debounce   |     9|
|5     |      u4 |KEY_Debounce_0 |     9|
|6     |    u2   |Register_10    |    10|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1149.688 ; gain = 410.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1149.688 ; gain = 314.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1149.688 ; gain = 410.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1161.742 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1167.227 ; gain = 716.805
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1167.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'B:/Projects/Vivado/Lab_2/tmp/Lab_2.runs/synth_1/mainframe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mainframe_utilization_synth.rpt -pb mainframe_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 23:27:48 2020...
