{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 05 18:42:12 2015 " "Info: Processing started: Tue May 05 18:42:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projekt -c projekt --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projekt -c projekt --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } } { "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "cislo\[15\] " "Info: Detected ripple clock \"cislo\[15\]\" as buffer" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cislo\[10\] " "Info: Detected ripple clock \"cislo\[10\]\" as buffer" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } } { "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cislo\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 45 -1 0 } } { "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "z:/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register prepin\[2\] register prepin\[7\] 218.91 MHz 4.568 ns Internal " "Info: Clock \"clk\" has Internal fmax of 218.91 MHz between source register \"prepin\[2\]\" and destination register \"prepin\[7\]\" (period= 4.568 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.304 ns + Longest register register " "Info: + Longest register to register delay is 4.304 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns prepin\[2\] 1 REG LCFF_X19_Y9_N13 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 5; REG Node = 'prepin\[2\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { prepin[2] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.534 ns) 1.047 ns Equal1~0 2 COMB LCCOMB_X19_Y9_N0 2 " "Info: 2: + IC(0.513 ns) + CELL(0.534 ns) = 1.047 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { prepin[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.366 ns) 2.087 ns Add2~1 3 COMB LCCOMB_X19_Y9_N6 13 " "Info: 3: + IC(0.674 ns) + CELL(0.366 ns) = 2.087 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 13; COMB Node = 'Add2~1'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { Equal1~0 Add2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_unsi.vhd" "" { Text "z:/quartus/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.621 ns) 3.156 ns prepin\[1\]~11 4 COMB LCCOMB_X19_Y9_N10 2 " "Info: 4: + IC(0.448 ns) + CELL(0.621 ns) = 3.156 ns; Loc. = LCCOMB_X19_Y9_N10; Fanout = 2; COMB Node = 'prepin\[1\]~11'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { Add2~1 prepin[1]~11 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.242 ns prepin\[2\]~13 5 COMB LCCOMB_X19_Y9_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.242 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 2; COMB Node = 'prepin\[2\]~13'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin[1]~11 prepin[2]~13 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 3.432 ns prepin\[3\]~15 6 COMB LCCOMB_X19_Y9_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.190 ns) = 3.432 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 2; COMB Node = 'prepin\[3\]~15'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { prepin[2]~13 prepin[3]~15 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.518 ns prepin\[4\]~17 7 COMB LCCOMB_X19_Y9_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.518 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 2; COMB Node = 'prepin\[4\]~17'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin[3]~15 prepin[4]~17 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.604 ns prepin\[5\]~19 8 COMB LCCOMB_X19_Y9_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.604 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 2; COMB Node = 'prepin\[5\]~19'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin[4]~17 prepin[5]~19 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.690 ns prepin\[6\]~21 9 COMB LCCOMB_X19_Y9_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.690 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 1; COMB Node = 'prepin\[6\]~21'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { prepin[5]~19 prepin[6]~21 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.196 ns prepin\[7\]~22 10 COMB LCCOMB_X19_Y9_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 4.196 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 1; COMB Node = 'prepin\[7\]~22'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { prepin[6]~21 prepin[7]~22 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.304 ns prepin\[7\] 11 REG LCFF_X19_Y9_N23 4 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 4.304 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 4; REG Node = 'prepin\[7\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { prepin[7]~22 prepin[7] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.669 ns ( 62.01 % ) " "Info: Total cell delay = 2.669 ns ( 62.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 37.99 % ) " "Info: Total interconnect delay = 1.635 ns ( 37.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { prepin[2] Equal1~0 Add2~1 prepin[1]~11 prepin[2]~13 prepin[3]~15 prepin[4]~17 prepin[5]~19 prepin[6]~21 prepin[7]~22 prepin[7] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "4.304 ns" { prepin[2] {} Equal1~0 {} Add2~1 {} prepin[1]~11 {} prepin[2]~13 {} prepin[3]~15 {} prepin[4]~17 {} prepin[5]~19 {} prepin[6]~21 {} prepin[7]~22 {} prepin[7] {} } { 0.000ns 0.513ns 0.674ns 0.448ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.534ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.710 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns cislo\[15\] 2 REG LCFF_X4_Y6_N29 2 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk cislo[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.000 ns) 5.198 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G6 9 " "Info: 3: + IC(2.266 ns) + CELL(0.000 ns) = 5.198 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 6.710 ns prepin\[7\] 4 REG LCFF_X19_Y9_N23 4 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 6.710 ns; Loc. = LCFF_X19_Y9_N23; Fanout = 4; REG Node = 'prepin\[7\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { cislo[15]~clkctrl prepin[7] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 40.77 % ) " "Info: Total cell delay = 2.736 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.974 ns ( 59.23 % ) " "Info: Total interconnect delay = 3.974 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { clk cislo[15] cislo[15]~clkctrl prepin[7] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[7] {} } { 0.000ns 0.000ns 0.862ns 2.266ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.710 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns cislo\[15\] 2 REG LCFF_X4_Y6_N29 2 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y6_N29; Fanout = 2; REG Node = 'cislo\[15\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk cislo[15] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.266 ns) + CELL(0.000 ns) 5.198 ns cislo\[15\]~clkctrl 3 COMB CLKCTRL_G6 9 " "Info: 3: + IC(2.266 ns) + CELL(0.000 ns) = 5.198 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'cislo\[15\]~clkctrl'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { cislo[15] cislo[15]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.666 ns) 6.710 ns prepin\[2\] 4 REG LCFF_X19_Y9_N13 5 " "Info: 4: + IC(0.846 ns) + CELL(0.666 ns) = 6.710 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 5; REG Node = 'prepin\[2\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { cislo[15]~clkctrl prepin[2] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 40.77 % ) " "Info: Total cell delay = 2.736 ns ( 40.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.974 ns ( 59.23 % ) " "Info: Total interconnect delay = 3.974 ns ( 59.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { clk cislo[15] cislo[15]~clkctrl prepin[2] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[2] {} } { 0.000ns 0.000ns 0.862ns 2.266ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { clk cislo[15] cislo[15]~clkctrl prepin[7] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[7] {} } { 0.000ns 0.000ns 0.862ns 2.266ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { clk cislo[15] cislo[15]~clkctrl prepin[2] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[2] {} } { 0.000ns 0.000ns 0.862ns 2.266ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.304 ns" { prepin[2] Equal1~0 Add2~1 prepin[1]~11 prepin[2]~13 prepin[3]~15 prepin[4]~17 prepin[5]~19 prepin[6]~21 prepin[7]~22 prepin[7] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "4.304 ns" { prepin[2] {} Equal1~0 {} Add2~1 {} prepin[1]~11 {} prepin[2]~13 {} prepin[3]~15 {} prepin[4]~17 {} prepin[5]~19 {} prepin[6]~21 {} prepin[7]~22 {} prepin[7] {} } { 0.000ns 0.513ns 0.674ns 0.448ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.534ns 0.366ns 0.621ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { clk cislo[15] cislo[15]~clkctrl prepin[7] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[7] {} } { 0.000ns 0.000ns 0.862ns 2.266ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.710 ns" { clk cislo[15] cislo[15]~clkctrl prepin[2] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.710 ns" { clk {} clk~combout {} cislo[15] {} cislo[15]~clkctrl {} prepin[2] {} } { 0.000ns 0.000ns 0.862ns 2.266ns 0.846ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk radek\[6\] srd7\[5\] 15.481 ns register " "Info: tco from clock \"clk\" to destination pin \"radek\[6\]\" through register \"srd7\[5\]\" is 15.481 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.816 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 4 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 4; CLK Node = 'clk'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.970 ns) 2.932 ns cislo\[10\] 2 REG LCFF_X4_Y6_N19 3 " "Info: 2: + IC(0.862 ns) + CELL(0.970 ns) = 2.932 ns; Loc. = LCFF_X4_Y6_N19; Fanout = 3; REG Node = 'cislo\[10\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { clk cislo[10] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(0.000 ns) 5.306 ns cislo\[10\]~clkctrl 3 COMB CLKCTRL_G3 9 " "Info: 3: + IC(2.374 ns) + CELL(0.000 ns) = 5.306 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'cislo\[10\]~clkctrl'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.374 ns" { cislo[10] cislo[10]~clkctrl } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.844 ns) + CELL(0.666 ns) 6.816 ns srd7\[5\] 4 REG LCFF_X20_Y9_N31 3 " "Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 6.816 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 3; REG Node = 'srd7\[5\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { cislo[10]~clkctrl srd7[5] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 40.14 % ) " "Info: Total cell delay = 2.736 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.080 ns ( 59.86 % ) " "Info: Total interconnect delay = 4.080 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.816 ns" { clk cislo[10] cislo[10]~clkctrl srd7[5] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.816 ns" { clk {} clk~combout {} cislo[10] {} cislo[10]~clkctrl {} srd7[5] {} } { 0.000ns 0.000ns 0.862ns 2.374ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.361 ns + Longest register pin " "Info: + Longest register to pin delay is 8.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns srd7\[5\] 1 REG LCFF_X20_Y9_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y9_N31; Fanout = 3; REG Node = 'srd7\[5\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { srd7[5] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.206 ns) 2.108 ns Mux5~1 2 COMB LCCOMB_X26_Y7_N14 4 " "Info: 2: + IC(1.902 ns) + CELL(0.206 ns) = 2.108 ns; Loc. = LCCOMB_X26_Y7_N14; Fanout = 4; COMB Node = 'Mux5~1'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.108 ns" { srd7[5] Mux5~1 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.206 ns) 3.387 ns Mux5~3 3 COMB LCCOMB_X26_Y7_N4 2 " "Info: 3: + IC(1.073 ns) + CELL(0.206 ns) = 3.387 ns; Loc. = LCCOMB_X26_Y7_N4; Fanout = 2; COMB Node = 'Mux5~3'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { Mux5~1 Mux5~3 } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(3.236 ns) 8.361 ns radek\[6\] 4 PIN PIN_64 0 " "Info: 4: + IC(1.738 ns) + CELL(3.236 ns) = 8.361 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'radek\[6\]'" {  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.974 ns" { Mux5~3 radek[6] } "NODE_NAME" } } { "projekt.vhd" "" { Text "Z:/CST - Roèníková práce/projekt.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.648 ns ( 43.63 % ) " "Info: Total cell delay = 3.648 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.713 ns ( 56.37 % ) " "Info: Total interconnect delay = 4.713 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { srd7[5] Mux5~1 Mux5~3 radek[6] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { srd7[5] {} Mux5~1 {} Mux5~3 {} radek[6] {} } { 0.000ns 1.902ns 1.073ns 1.738ns } { 0.000ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.816 ns" { clk cislo[10] cislo[10]~clkctrl srd7[5] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "6.816 ns" { clk {} clk~combout {} cislo[10] {} cislo[10]~clkctrl {} srd7[5] {} } { 0.000ns 0.000ns 0.862ns 2.374ns 0.844ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "z:/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.361 ns" { srd7[5] Mux5~1 Mux5~3 radek[6] } "NODE_NAME" } } { "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "z:/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "8.361 ns" { srd7[5] {} Mux5~1 {} Mux5~3 {} radek[6] {} } { 0.000ns 1.902ns 1.073ns 1.738ns } { 0.000ns 0.206ns 0.206ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 05 18:42:15 2015 " "Info: Processing ended: Tue May 05 18:42:15 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
