;redcode
;assert 1
	SPL 0, <-54
	SUB #10, <462
	MOV -7, <-20
	SPL 771, @-625
	MOV -7, <-20
	DJN -1, @-20
	ADD 100, 9
	MOV #107, <96
	SPL <127, 106
	JMN @72, #900
	SUB @91, @2
	SUB @127, 106
	SUB #72, @300
	SLT @91, 52
	JMZ <130, 9
	SUB @127, 106
	JMP <121, <-9
	SUB 9, @-0
	SUB -14, @10
	SUB -14, @10
	SUB -14, @10
	MOV -7, <-20
	JMZ 27, -96
	SUB 9, @-0
	SUB 9, @-0
	SLT @91, 52
	SUB 719, 600
	SLT @91, 52
	ADD @20, @30
	SUB #72, @900
	SPL 0, -202
	SUB @91, @2
	SLT @91, 52
	JMP <121, <-9
	JMZ <130, 9
	SUB @127, 106
	ADD 719, 600
	JMZ <130, 9
	MOV 37, <-77
	SUB #10, <462
	SUB #10, <462
	SUB 9, @-0
	ADD 712, @250
	SUB #10, <462
	MOV -7, <-20
	SPL 0, <-54
	SUB #10, <462
	SUB #10, <462
	SPL 0, <-54
	SPL 0, <-54
	MOV -7, <-20
	MOV -7, <-20
