;redcode
;assert 1
	SPL 0, <501
	CMP -207, <-115
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 10, 20
	SUB @121, 103
	MOV #-127, 100
	SUB 98, 90
	SUB #250, <1
	SUB #8, 0
	CMP -0, 0
	SUB 98, 90
	MOV -1, <-20
	CMP 98, 90
	SLT 20, <10
	SUB @121, 106
	SUB 98, 90
	SUB @0, @2
	ADD 10, 20
	ADD 10, 20
	SUB @121, @106
	MOV -731, <-220
	CMP -207, <-115
	MOV -731, <-220
	SUB 600, 100
	SUB 600, 100
	JMZ @-127, 100
	CMP @121, 106
	SUB #8, 0
	SUB #8, 0
	SUB #8, 0
	ADD -1, <-20
	JMN <621, 103
	ADD -1, <-20
	JMN <621, 103
	SUB 98, 10
	ADD -731, <-220
	SLT 121, 0
	DAT #-207, #-115
	SUB @121, -106
	DAT #98, #90
	MOV -1, <-20
	SUB @121, -106
	SUB -980, 104
	CMP -7, <-120
	CMP -7, <-120
	SPL 0, <501
	DJN -1, @-20
	CMP -207, <-115
	SUB @121, 103
	ADD 210, 30
