Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sat Jun 28 14:00:37 2025
| Host         : AMR23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BasicLearningEngine_timing_summary_routed.rpt -pb BasicLearningEngine_timing_summary_routed.pb -rpx BasicLearningEngine_timing_summary_routed.rpx -warn_on_violation
| Design       : BasicLearningEngine
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.446        0.000                      0                  788        0.059        0.000                      0                  788        3.750        0.000                       0                   380  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk              4.446        0.000                      0                  788        0.059        0.000                      0                  788        3.750        0.000                       0                   380  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysclk                      
(none)                      sysclk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :            0  Failing Endpoints,  Worst Slack        4.446ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.446ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 0.980ns (17.848%)  route 4.511ns (82.152%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          3.682     9.313    counter_sync/main_counter[3]
    SLICE_X11Y3          LUT6 (Prop_lut6_I2_O)        0.124     9.437 r  counter_sync/data_reg[4]_i_5/O
                         net (fo=1, routed)           0.829    10.266    counter_sync/data_reg[4]_i_5_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I1_O)        0.124    10.390 r  counter_sync/data_reg[4]_i_3/O
                         net (fo=1, routed)           0.000    10.390    counter_sync/data_reg[4]_i_3_n_0
    SLICE_X8Y3           MUXF7 (Prop_muxf7_I1_O)      0.214    10.604 r  counter_sync/data_reg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.604    basic_encoder_inst/D[4]
    SLICE_X8Y3           FDRE                                         r  basic_encoder_inst/data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.577    14.514    basic_encoder_inst/CLK
    SLICE_X8Y3           FDRE                                         r  basic_encoder_inst/data_reg_reg[4]/C
                         clock pessimism              0.458    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X8Y3           FDRE (Setup_fdre_C_D)        0.113    15.049    basic_encoder_inst/data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.446    

Slack (MET) :             4.749ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.365ns (26.563%)  route 3.774ns (73.437%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          2.256     7.887    counter_sync/main_counter[3]
    SLICE_X0Y2           LUT6 (Prop_lut6_I2_O)        0.124     8.011 r  counter_sync/data_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     8.011    counter_sync/data_reg[15]_i_8_n_0
    SLICE_X0Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     8.225 r  counter_sync/data_reg_reg[15]_i_4/O
                         net (fo=17, routed)          1.518     9.742    counter_sync/data_reg_reg[15]_i_4_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.297    10.039 r  counter_sync/data_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    10.039    counter_sync/data_reg[2]_i_2_n_0
    SLICE_X9Y5           MUXF7 (Prop_muxf7_I0_O)      0.212    10.251 r  counter_sync/data_reg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.251    basic_encoder_inst/D[2]
    SLICE_X9Y5           FDRE                                         r  basic_encoder_inst/data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.577    14.514    basic_encoder_inst/CLK
    SLICE_X9Y5           FDRE                                         r  basic_encoder_inst/data_reg_reg[2]/C
                         clock pessimism              0.458    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)        0.064    15.000    basic_encoder_inst/data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -10.251    
  -------------------------------------------------------------------
                         slack                                  4.749    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        5.160ns  (logic 0.980ns (18.991%)  route 4.180ns (81.009%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          3.378     9.009    counter_sync/main_counter[3]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124     9.133 r  counter_sync/data_reg[0]_i_5/O
                         net (fo=1, routed)           0.802     9.935    counter_sync/data_reg[0]_i_5_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.124    10.059 r  counter_sync/data_reg[0]_i_3/O
                         net (fo=1, routed)           0.000    10.059    counter_sync/data_reg[0]_i_3_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I1_O)      0.214    10.273 r  counter_sync/data_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.273    basic_encoder_inst/D[0]
    SLICE_X8Y5           FDRE                                         r  basic_encoder_inst/data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.577    14.514    basic_encoder_inst/CLK
    SLICE_X8Y5           FDRE                                         r  basic_encoder_inst/data_reg_reg[0]/C
                         clock pessimism              0.458    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.113    15.049    basic_encoder_inst/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 0.980ns (19.623%)  route 4.014ns (80.377%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 14.516 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          3.139     8.770    counter_sync/main_counter[3]
    SLICE_X11Y2          LUT6 (Prop_lut6_I2_O)        0.124     8.894 r  counter_sync/data_reg[5]_i_6/O
                         net (fo=1, routed)           0.875     9.769    counter_sync/data_reg[5]_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.124     9.893 r  counter_sync/data_reg[5]_i_3/O
                         net (fo=1, routed)           0.000     9.893    counter_sync/data_reg[5]_i_3_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    10.107 r  counter_sync/data_reg_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.107    basic_encoder_inst/D[5]
    SLICE_X10Y2          FDRE                                         r  basic_encoder_inst/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.579    14.516    basic_encoder_inst/CLK
    SLICE_X10Y2          FDRE                                         r  basic_encoder_inst/data_reg_reg[5]/C
                         clock pessimism              0.458    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X10Y2          FDRE (Setup_fdre_C_D)        0.113    15.051    basic_encoder_inst/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             4.958ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 1.394ns (28.000%)  route 3.585ns (72.000%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns = ( 14.514 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          2.256     7.887    counter_sync/main_counter[3]
    SLICE_X0Y2           LUT6 (Prop_lut6_I2_O)        0.124     8.011 r  counter_sync/data_reg[15]_i_8/O
                         net (fo=1, routed)           0.000     8.011    counter_sync/data_reg[15]_i_8_n_0
    SLICE_X0Y2           MUXF7 (Prop_muxf7_I1_O)      0.214     8.225 r  counter_sync/data_reg_reg[15]_i_4/O
                         net (fo=17, routed)          1.329     9.553    counter_sync/data_reg_reg[15]_i_4_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I4_O)        0.297     9.850 r  counter_sync/data_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     9.850    counter_sync/data_reg[1]_i_2_n_0
    SLICE_X8Y5           MUXF7 (Prop_muxf7_I0_O)      0.241    10.091 r  counter_sync/data_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.091    basic_encoder_inst/D[1]
    SLICE_X8Y5           FDRE                                         r  basic_encoder_inst/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.577    14.514    basic_encoder_inst/CLK
    SLICE_X8Y5           FDRE                                         r  basic_encoder_inst/data_reg_reg[1]/C
                         clock pessimism              0.458    14.972    
                         clock uncertainty           -0.035    14.936    
    SLICE_X8Y5           FDRE (Setup_fdre_C_D)        0.113    15.049    basic_encoder_inst/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -10.091    
  -------------------------------------------------------------------
                         slack                                  4.958    

Slack (MET) :             5.030ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 0.980ns (19.968%)  route 3.928ns (80.032%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 14.515 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          3.295     8.925    counter_sync/main_counter[3]
    SLICE_X10Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.049 r  counter_sync/data_reg[7]_i_6/O
                         net (fo=1, routed)           0.633     9.683    counter_sync/data_reg[7]_i_6_n_0
    SLICE_X8Y1           LUT6 (Prop_lut6_I3_O)        0.124     9.807 r  counter_sync/data_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     9.807    counter_sync/data_reg[7]_i_3_n_0
    SLICE_X8Y1           MUXF7 (Prop_muxf7_I1_O)      0.214    10.021 r  counter_sync/data_reg_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.021    basic_encoder_inst/D[7]
    SLICE_X8Y1           FDRE                                         r  basic_encoder_inst/data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578    14.515    basic_encoder_inst/CLK
    SLICE_X8Y1           FDRE                                         r  basic_encoder_inst/data_reg_reg[7]/C
                         clock pessimism              0.458    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X8Y1           FDRE (Setup_fdre_C_D)        0.113    15.050    basic_encoder_inst/data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  5.030    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 0.983ns (20.521%)  route 3.807ns (79.479%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 14.515 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          3.504     9.134    counter_sync/main_counter[3]
    SLICE_X11Y1          LUT6 (Prop_lut6_I2_O)        0.124     9.258 r  counter_sync/data_reg[6]_i_6/O
                         net (fo=1, routed)           0.304     9.562    counter_sync/data_reg[6]_i_6_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I3_O)        0.124     9.686 r  counter_sync/data_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     9.686    counter_sync/data_reg[6]_i_3_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I1_O)      0.217     9.903 r  counter_sync/data_reg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.903    basic_encoder_inst/D[6]
    SLICE_X9Y1           FDRE                                         r  basic_encoder_inst/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578    14.515    basic_encoder_inst/CLK
    SLICE_X9Y1           FDRE                                         r  basic_encoder_inst/data_reg_reg[6]/C
                         clock pessimism              0.458    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X9Y1           FDRE (Setup_fdre_C_D)        0.064    15.001    basic_encoder_inst/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.098    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.983ns (20.947%)  route 3.710ns (79.053%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          2.902     8.532    counter_sync/main_counter[3]
    SLICE_X7Y0           LUT6 (Prop_lut6_I2_O)        0.124     8.656 r  counter_sync/data_reg[9]_i_4/O
                         net (fo=1, routed)           0.808     9.464    counter_sync/data_reg[9]_i_4_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124     9.588 r  counter_sync/data_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     9.588    counter_sync/data_reg[9]_i_3_n_0
    SLICE_X7Y2           MUXF7 (Prop_muxf7_I1_O)      0.217     9.805 r  counter_sync/data_reg_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.805    basic_encoder_inst/D[9]
    SLICE_X7Y2           FDRE                                         r  basic_encoder_inst/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.656    14.593    basic_encoder_inst/CLK
    SLICE_X7Y2           FDRE                                         r  basic_encoder_inst/data_reg_reg[9]/C
                         clock pessimism              0.458    15.051    
                         clock uncertainty           -0.035    15.015    
    SLICE_X7Y2           FDRE (Setup_fdre_C_D)        0.064    15.079    basic_encoder_inst/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.395ns (31.205%)  route 3.075ns (68.795%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns = ( 14.515 - 10.000 ) 
    Source Clock Delay      (SCD):    5.114ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.834     5.114    counter_sync/CLK
    SLICE_X2Y8           FDRE                                         r  counter_sync/main_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.518     5.632 r  counter_sync/main_counter_reg[0]/Q
                         net (fo=96, routed)          1.860     7.491    counter_sync/main_counter_reg[0]_0[0]
    SLICE_X6Y6           LUT4 (Prop_lut4_I0_O)        0.124     7.615 r  counter_sync/data_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     7.615    counter_sync/data_reg[3]_i_8_n_0
    SLICE_X6Y6           MUXF7 (Prop_muxf7_I0_O)      0.241     7.856 r  counter_sync/data_reg_reg[3]_i_7/O
                         net (fo=1, routed)           1.216     9.072    counter_sync/data_reg_reg[3]_i_7_n_0
    SLICE_X10Y4          LUT6 (Prop_lut6_I5_O)        0.298     9.370 r  counter_sync/data_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     9.370    counter_sync/data_reg[3]_i_3_n_0
    SLICE_X10Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     9.584 r  counter_sync/data_reg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.584    basic_encoder_inst/D[3]
    SLICE_X10Y4          FDRE                                         r  basic_encoder_inst/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578    14.515    basic_encoder_inst/CLK
    SLICE_X10Y4          FDRE                                         r  basic_encoder_inst/data_reg_reg[3]/C
                         clock pessimism              0.458    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.113    15.050    basic_encoder_inst/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 counter_sync/main_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basic_encoder_inst/data_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysclk rise@10.000ns - sysclk rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.980ns (22.191%)  route 3.436ns (77.809%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.593ns = ( 14.593 - 10.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.833     5.113    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.518     5.631 r  counter_sync/main_counter_reg[3]/Q
                         net (fo=78, routed)          2.773     8.403    counter_sync/main_counter[3]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.124     8.527 r  counter_sync/data_reg[10]_i_4/O
                         net (fo=1, routed)           0.663     9.191    counter_sync/data_reg[10]_i_4_n_0
    SLICE_X4Y1           LUT6 (Prop_lut6_I0_O)        0.124     9.315 r  counter_sync/data_reg[10]_i_3/O
                         net (fo=1, routed)           0.000     9.315    counter_sync/data_reg[10]_i_3_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     9.529 r  counter_sync/data_reg_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.529    basic_encoder_inst/D[10]
    SLICE_X4Y1           FDRE                                         r  basic_encoder_inst/data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)    10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    12.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.656    14.593    basic_encoder_inst/CLK
    SLICE_X4Y1           FDRE                                         r  basic_encoder_inst/data_reg_reg[10]/C
                         clock pessimism              0.458    15.051    
                         clock uncertainty           -0.035    15.015    
    SLICE_X4Y1           FDRE (Setup_fdre_C_D)        0.113    15.128    basic_encoder_inst/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.435%)  route 0.208ns (59.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  Write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[2]/Q
                         net (fo=30, routed)          0.208     1.895    RAM/mem_reg_0_15_18_19/A2
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/DP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.837    RAM/mem_reg_0_15_18_19/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.435%)  route 0.208ns (59.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  Write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[2]/Q
                         net (fo=30, routed)          0.208     1.895    RAM/mem_reg_0_15_18_19/A2
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/SP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.837    RAM/mem_reg_0_15_18_19/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19__0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.435%)  route 0.208ns (59.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  Write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[2]/Q
                         net (fo=30, routed)          0.208     1.895    RAM/mem_reg_0_15_18_19__0/A2
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19__0/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/DP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.837    RAM/mem_reg_0_15_18_19__0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19__0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.435%)  route 0.208ns (59.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  Write_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[2]/Q
                         net (fo=30, routed)          0.208     1.895    RAM/mem_reg_0_15_18_19__0/A2
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19__0/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/SP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.837    RAM/mem_reg_0_15_18_19__0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Write_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[1]/Q
                         net (fo=30, routed)          0.274     1.962    RAM/mem_reg_0_15_18_19/A1
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/DP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.892    RAM/mem_reg_0_15_18_19/DP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Write_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[1]/Q
                         net (fo=30, routed)          0.274     1.962    RAM/mem_reg_0_15_18_19/A1
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19/SP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.892    RAM/mem_reg_0_15_18_19/SP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19__0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Write_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[1]/Q
                         net (fo=30, routed)          0.274     1.962    RAM/mem_reg_0_15_18_19__0/A1
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19__0/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/DP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.892    RAM/mem_reg_0_15_18_19__0/DP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_18_19__0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.959%)  route 0.274ns (66.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  Write_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Write_addr_reg_reg[1]/Q
                         net (fo=30, routed)          0.274     1.962    RAM/mem_reg_0_15_18_19__0/A1
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_18_19__0/WCLK
    SLICE_X4Y9           RAMD32                                       r  RAM/mem_reg_0_15_18_19__0/SP/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y9           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.892    RAM/mem_reg_0_15_18_19__0/SP
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.571%)  route 0.204ns (61.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  Write_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Write_addr_reg_reg[3]/Q
                         net (fo=30, routed)          0.204     1.879    RAM/mem_reg_0_15_12_17/ADDRD3
    SLICE_X4Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X4Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.770    RAM/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Write_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAM/mem_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysclk rise@0.000ns - sysclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.571%)  route 0.204ns (61.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  Write_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.128     1.675 r  Write_addr_reg_reg[3]/Q
                         net (fo=30, routed)          0.204     1.879    RAM/mem_reg_0_15_12_17/ADDRD3
    SLICE_X4Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    RAM/mem_reg_0_15_12_17/WCLK
    SLICE_X4Y8           RAMD32                                       r  RAM/mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.482     1.583    
    SLICE_X4Y8           RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     1.770    RAM/mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y5     Data_out_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y7     Data_out_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y7     Data_out_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y8     Data_out_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y8     Data_out_reg_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y8     Data_out_reg_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y8     Data_out_reg_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X4Y6     RAM/mem_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysclk
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.931ns  (logic 4.808ns (60.626%)  route 3.123ns (39.374%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    basic_encoder_inst/Data_In_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.118 r  basic_encoder_inst/Data_In_OBUF[19]_inst_i_1/O[3]
                         net (fo=3, routed)           2.079    10.197    Data_In_OBUF[19]
    AB1                  OBUF (Prop_obuf_I_O)         2.848    13.046 r  Data_In_OBUF[19]_inst/O
                         net (fo=0)                   0.000    13.046    Data_In[19]
    AB1                                                               r  Data_In[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.870ns  (logic 4.789ns (60.855%)  route 3.081ns (39.145%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    basic_encoder_inst/Data_In_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.139 r  basic_encoder_inst/Data_In_OBUF[19]_inst_i_1/O[1]
                         net (fo=2, routed)           2.037    10.176    Data_In_OBUF[17]
    AB4                  OBUF (Prop_obuf_I_O)         2.808    12.985 r  Data_In_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.985    Data_In[17]
    AB4                                                               r  Data_In[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 4.693ns (61.224%)  route 2.972ns (38.776%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    basic_encoder_inst/Data_In_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.044 r  basic_encoder_inst/Data_In_OBUF[19]_inst_i_1/O[2]
                         net (fo=3, routed)           1.928     9.973    Data_In_OBUF[18]
    AB5                  OBUF (Prop_obuf_I_O)         2.807    12.779 r  Data_In_OBUF[18]_inst/O
                         net (fo=0)                   0.000    12.779    Data_In[18]
    AB5                                                               r  Data_In[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 4.687ns (61.498%)  route 2.934ns (38.502%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.805 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.805    basic_encoder_inst/Data_In_OBUF[15]_inst_i_1_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.027 r  basic_encoder_inst/Data_In_OBUF[19]_inst_i_1/O[0]
                         net (fo=2, routed)           1.890     9.918    Data_In_OBUF[16]
    AB7                  OBUF (Prop_obuf_I_O)         2.818    12.736 r  Data_In_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.736    Data_In[16]
    AB7                                                               r  Data_In[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.604ns  (logic 4.662ns (61.314%)  route 2.942ns (38.686%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.004 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/O[3]
                         net (fo=2, routed)           1.898     9.902    Data_In_OBUF[15]
    AB6                  OBUF (Prop_obuf_I_O)         2.816    12.719 r  Data_In_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.719    Data_In[15]
    AB6                                                               r  Data_In[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.673ns (61.556%)  route 2.918ns (38.444%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.025 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/O[1]
                         net (fo=2, routed)           1.874     9.900    Data_In_OBUF[13]
    AA4                  OBUF (Prop_obuf_I_O)         2.806    12.705 r  Data_In_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.705    Data_In[13]
    AA4                                                               r  Data_In[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 4.549ns (60.843%)  route 2.927ns (39.157%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.913 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/O[0]
                         net (fo=2, routed)           1.883     9.797    Data_In_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         2.794    12.590 r  Data_In_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.590    Data_In[12]
    R6                                                                r  Data_In[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.473ns  (logic 4.557ns (60.984%)  route 2.916ns (39.016%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.691 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.691    basic_encoder_inst/Data_In_OBUF[11]_inst_i_1_n_0
    SLICE_X1Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.930 r  basic_encoder_inst/Data_In_OBUF[15]_inst_i_1/O[2]
                         net (fo=2, routed)           1.872     9.802    Data_In_OBUF[14]
    Y4                   OBUF (Prop_obuf_I_O)         2.785    12.588 r  Data_In_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.588    Data_In[14]
    Y4                                                                r  Data_In[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.418ns  (logic 4.491ns (60.542%)  route 2.927ns (39.458%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.890 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/O[3]
                         net (fo=2, routed)           1.883     9.773    Data_In_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         2.759    12.532 r  Data_In_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.532    Data_In[11]
    T6                                                                r  Data_In[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.520ns (61.086%)  route 2.879ns (38.914%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.835     5.115    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.478     5.593 r  Data_out_reg_reg[0]/Q
                         net (fo=2, routed)           1.044     6.636    basic_encoder_inst/Q[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.295     6.931 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.931    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.463 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.463    basic_encoder_inst/Data_In_OBUF[3]_inst_i_1_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.577 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.577    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.911 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/O[1]
                         net (fo=2, routed)           1.836     9.747    Data_In_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         2.767    12.514 r  Data_In_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.514    Data_In[9]
    U4                                                                r  Data_In[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_out_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.447ns (79.702%)  route 0.368ns (20.298%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Data_out_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Data_out_reg_reg[5]/Q
                         net (fo=2, routed)           0.067     1.756    basic_encoder_inst/Q[5]
    SLICE_X1Y6           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.902 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/O[2]
                         net (fo=2, routed)           0.301     2.203    Data_In_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         1.160     3.363 r  Data_In_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.363    Data_In[6]
    U6                                                                r  Data_In[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.438ns (77.758%)  route 0.411ns (22.242%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Data_out_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Data_out_reg_reg[6]/Q
                         net (fo=2, routed)           0.067     1.756    basic_encoder_inst/Q[6]
    SLICE_X1Y6           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.883 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/O[3]
                         net (fo=2, routed)           0.344     2.227    Data_In_OBUF[7]
    V4                   OBUF (Prop_obuf_I_O)         1.170     3.397 r  Data_In_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.397    Data_In[7]
    V4                                                                r  Data_In[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_encoder_inst/LUT_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.443ns (76.863%)  route 0.434ns (23.137%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    basic_encoder_inst/CLK
    SLICE_X2Y5           FDRE                                         r  basic_encoder_inst/LUT_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  basic_encoder_inst/LUT_out_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     1.809    basic_encoder_inst/LUT_out_reg[3]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.854    basic_encoder_inst/Data_In_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.917 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/O[3]
                         net (fo=2, routed)           0.337     2.254    Data_In_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.171     3.425 r  Data_In_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.425    Data_In[3]
    W7                                                                r  Data_In[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.471ns (77.329%)  route 0.431ns (22.671%))
  Logic Levels:           3  (CARRY4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Data_out_reg_reg[7]/Q
                         net (fo=2, routed)           0.067     1.756    basic_encoder_inst/Q[7]
    SLICE_X1Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.869 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/O[0]
                         net (fo=2, routed)           0.364     2.287    Data_In_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         1.163     3.449 r  Data_In_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.449    Data_In[8]
    V5                                                                r  Data_In[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.424ns (74.817%)  route 0.479ns (25.183%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Data_out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Data_out_reg_reg[4]/Q
                         net (fo=2, routed)           0.067     1.756    basic_encoder_inst/Q[4]
    SLICE_X1Y6           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.880 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/O[1]
                         net (fo=2, routed)           0.412     2.292    Data_In_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.159     3.451 r  Data_In_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.451    Data_In[5]
    U5                                                                r  Data_In[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.432ns (73.169%)  route 0.525ns (26.831%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.622     1.547    clk_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  Data_out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.688 r  Data_out_reg_reg[8]/Q
                         net (fo=2, routed)           0.128     1.815    basic_encoder_inst/Q[8]
    SLICE_X1Y7           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.939 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/O[1]
                         net (fo=2, routed)           0.398     2.337    Data_In_OBUF[9]
    U4                   OBUF (Prop_obuf_I_O)         1.167     3.504 r  Data_In_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.504    Data_In[9]
    U4                                                                r  Data_In[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.958ns  (logic 1.514ns (77.316%)  route 0.444ns (22.684%))
  Logic Levels:           3  (CARRY4=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  Data_out_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.689 r  Data_out_reg_reg[7]/Q
                         net (fo=2, routed)           0.067     1.756    basic_encoder_inst/Q[7]
    SLICE_X1Y6           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.869 r  basic_encoder_inst/Data_In_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.869    basic_encoder_inst/Data_In_OBUF[7]_inst_i_1_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  basic_encoder_inst/Data_In_OBUF[11]_inst_i_1/O[2]
                         net (fo=2, routed)           0.377     2.311    Data_In_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         1.195     3.506 r  Data_In_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.506    Data_In[10]
    T4                                                                r  Data_In[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basic_encoder_inst/LUT_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.436ns (72.904%)  route 0.534ns (27.096%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    basic_encoder_inst/CLK
    SLICE_X4Y5           FDRE                                         r  basic_encoder_inst/LUT_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  basic_encoder_inst/LUT_out_reg_reg[0]/Q
                         net (fo=1, routed)           0.144     1.856    basic_encoder_inst/LUT_out_reg[0]
    SLICE_X1Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.901 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.901    basic_encoder_inst/Data_In_OBUF[3]_inst_i_5_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.971 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/O[0]
                         net (fo=2, routed)           0.389     2.360    Data_In_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.157     3.517 r  Data_In_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.517    Data_In[0]
    U7                                                                r  Data_In[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.972ns  (logic 1.451ns (73.614%)  route 0.520ns (26.386%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  Data_out_reg_reg[1]/Q
                         net (fo=2, routed)           0.139     1.851    basic_encoder_inst/Q[1]
    SLICE_X1Y5           LUT2 (Prop_lut2_I0_O)        0.045     1.896 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     1.896    basic_encoder_inst/Data_In_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y5           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.961 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/O[1]
                         net (fo=2, routed)           0.381     2.342    Data_In_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         1.177     3.519 r  Data_In_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.519    Data_In[1]
    W5                                                                r  Data_In[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Data_In[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.488ns (75.415%)  route 0.485ns (24.585%))
  Logic Levels:           2  (CARRY4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.623     1.548    clk_IBUF_BUFG
    SLICE_X2Y5           FDRE                                         r  Data_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.164     1.712 r  Data_out_reg_reg[1]/Q
                         net (fo=2, routed)           0.113     1.825    basic_encoder_inst/Q[1]
    SLICE_X1Y5           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.971 r  basic_encoder_inst/Data_In_OBUF[3]_inst_i_1/O[2]
                         net (fo=2, routed)           0.372     2.343    Data_In_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.178     3.521 r  Data_In_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.521    Data_In[2]
    W6                                                                r  Data_In[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysclk

Max Delay           405 Endpoints
Min Delay           405 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[10].Res_shift_reg/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[10].Res_shift_reg/SR[0]
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[10].Res_shift_reg/CLK
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[10].Res_shift_reg/shift_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[10].Res_shift_reg/SR[0]
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[10].Res_shift_reg/CLK
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[11].Res_shift_reg/SR[0]
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[11].Res_shift_reg/SR[0]
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[12].Res_shift_reg/shift_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[12].Res_shift_reg/SR[0]
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[12].Res_shift_reg/CLK
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[12].Res_shift_reg/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[12].Res_shift_reg/SR[0]
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[12].Res_shift_reg/CLK
    SLICE_X10Y3          FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[1].Res_shift_reg/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[1].Res_shift_reg/SR[0]
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[1].Res_shift_reg/CLK
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[1].Res_shift_reg/shift_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[1].Res_shift_reg/SR[0]
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[1].Res_shift_reg/CLK
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[1].Res_shift_reg/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[2].Res_shift_reg/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[2].Res_shift_reg/SR[0]
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[2].Res_shift_reg/CLK
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[2].Res_shift_reg/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            gen_shift_regs[3].Res_shift_reg/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.109ns (18.456%)  route 4.900ns (81.544%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.515ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    U11                  IBUF (Prop_ibuf_I_O)         1.109     1.109 r  rst_IBUF_inst/O
                         net (fo=352, routed)         4.900     6.009    gen_shift_regs[3].Res_shift_reg/SR[0]
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[3].Res_shift_reg/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         1.578     4.515    gen_shift_regs[3].Res_shift_reg/CLK
    SLICE_X11Y3          FDRE                                         r  gen_shift_regs[3].Res_shift_reg/shift_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Res_In[0]
                            (input port)
  Destination:            gen_shift_regs[0].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.208ns (26.016%)  route 0.593ns (73.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Res_In[0] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[0]
    AA6                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  shift_reg_reg[0]_i_1/O
                         net (fo=1, routed)           0.593     0.801    gen_shift_regs[0].Res_shift_reg/D[0]
    SLICE_X6Y7           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    gen_shift_regs[0].Res_shift_reg/CLK
    SLICE_X6Y7           FDRE                                         r  gen_shift_regs[0].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[11]
                            (input port)
  Destination:            gen_shift_regs[11].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.193ns (21.831%)  route 0.691ns (78.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y5                                                0.000     0.000 r  Res_In[11] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[11]
    Y5                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  shift_reg_reg[0]_i_1__10/O
                         net (fo=1, routed)           0.691     0.884    gen_shift_regs[11].Res_shift_reg/D[0]
    SLICE_X10Y8          FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.862     2.035    gen_shift_regs[11].Res_shift_reg/CLK
    SLICE_X10Y8          FDRE                                         r  gen_shift_regs[11].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[10]
                            (input port)
  Destination:            gen_shift_regs[10].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.887ns  (logic 0.215ns (24.283%)  route 0.671ns (75.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA7                                               0.000     0.000 r  Res_In[10] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[10]
    AA7                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  shift_reg_reg[0]_i_1__9/O
                         net (fo=1, routed)           0.671     0.887    gen_shift_regs[10].Res_shift_reg/D[0]
    SLICE_X8Y8           FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.862     2.035    gen_shift_regs[10].Res_shift_reg/CLK
    SLICE_X8Y8           FDRE                                         r  gen_shift_regs[10].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[15]
                            (input port)
  Destination:            gen_shift_regs[15].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.231ns (25.787%)  route 0.666ns (74.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  Res_In[15] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[15]
    AA8                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  shift_reg_reg[0]_i_1__14/O
                         net (fo=1, routed)           0.666     0.897    gen_shift_regs[15].Res_shift_reg/D[0]
    SLICE_X6Y7           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.891     2.064    gen_shift_regs[15].Res_shift_reg/CLK
    SLICE_X6Y7           FDRE                                         r  gen_shift_regs[15].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Post_spike
                            (input port)
  Destination:            Post_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.217ns (23.932%)  route 0.691ns (76.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 r  Post_spike (IN)
                         net (fo=0)                   0.000     0.000    Post_spike
    AB2                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  Post_spike_IBUF_inst/O
                         net (fo=1, routed)           0.691     0.908    Post_shift_reg/D[0]
    SLICE_X8Y6           FDRE                                         r  Post_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.863     2.036    Post_shift_reg/CLK
    SLICE_X8Y6           FDRE                                         r  Post_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[12]
                            (input port)
  Destination:            gen_shift_regs[12].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.198ns (21.532%)  route 0.723ns (78.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  Res_In[12] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[12]
    Y6                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  shift_reg_reg[0]_i_1__11/O
                         net (fo=1, routed)           0.723     0.921    gen_shift_regs[12].Res_shift_reg/D[0]
    SLICE_X10Y8          FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.862     2.035    gen_shift_regs[12].Res_shift_reg/CLK
    SLICE_X10Y8          FDRE                                         r  gen_shift_regs[12].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 Res_In[13]
                            (input port)
  Destination:            gen_shift_regs[13].Res_shift_reg/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.212ns (22.254%)  route 0.741ns (77.746%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y8                                                0.000     0.000 r  Res_In[13] (IN)
                         net (fo=0)                   0.000     0.000    Res_In[13]
    Y8                   IBUF (Prop_ibuf_I_O)         0.212     0.212 r  shift_reg_reg[0]_i_1__12/O
                         net (fo=1, routed)           0.741     0.953    gen_shift_regs[13].Res_shift_reg/D[0]
    SLICE_X8Y7           FDRE                                         r  gen_shift_regs[13].Res_shift_reg/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.862     2.035    gen_shift_regs[13].Res_shift_reg/CLK
    SLICE_X8Y7           FDRE                                         r  gen_shift_regs[13].Res_shift_reg/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter_sync/counter2_prev_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.198ns (19.900%)  route 0.799ns (80.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  enable_IBUF_inst/O
                         net (fo=9, routed)           0.799     0.997    counter_sync/counter2_prev_reg[0]_0[0]
    SLICE_X2Y9           FDRE                                         r  counter_sync/counter2_prev_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.892     2.065    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/counter2_prev_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter_sync/counter2_prev_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.198ns (19.900%)  route 0.799ns (80.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  enable_IBUF_inst/O
                         net (fo=9, routed)           0.799     0.997    counter_sync/counter2_prev_reg[0]_0[0]
    SLICE_X2Y9           FDRE                                         r  counter_sync/counter2_prev_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.892     2.065    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/counter2_prev_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            counter_sync/main_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.198ns (19.900%)  route 0.799ns (80.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    U10                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  enable_IBUF_inst/O
                         net (fo=9, routed)           0.799     0.997    counter_sync/counter2_prev_reg[0]_0[0]
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysclk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=379, routed)         0.892     2.065    counter_sync/CLK
    SLICE_X2Y9           FDRE                                         r  counter_sync/main_counter_reg[1]/C





