// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module duplicateMat_1 (
        p_src_data_V_dout,
        p_src_data_V_empty_n,
        p_src_data_V_read,
        p_dst1_data_V_address0,
        p_dst1_data_V_ce0,
        p_dst1_data_V_d0,
        p_dst1_data_V_q0,
        p_dst1_data_V_we0,
        p_dst1_data_V_address1,
        p_dst1_data_V_ce1,
        p_dst1_data_V_d1,
        p_dst1_data_V_q1,
        p_dst1_data_V_we1,
        p_dst2_data_V_din,
        p_dst2_data_V_full_n,
        p_dst2_data_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [7:0] p_src_data_V_dout;
input   p_src_data_V_empty_n;
output   p_src_data_V_read;
output  [15:0] p_dst1_data_V_address0;
output   p_dst1_data_V_ce0;
output  [7:0] p_dst1_data_V_d0;
input  [7:0] p_dst1_data_V_q0;
output   p_dst1_data_V_we0;
output  [15:0] p_dst1_data_V_address1;
output   p_dst1_data_V_ce1;
output  [7:0] p_dst1_data_V_d1;
input  [7:0] p_dst1_data_V_q1;
output   p_dst1_data_V_we1;
output  [7:0] p_dst2_data_V_din;
input   p_dst2_data_V_full_n;
output   p_dst2_data_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    duplicateMat_Loop_Re_2_U0_ap_start;
wire    duplicateMat_Loop_Re_2_U0_ap_done;
wire    duplicateMat_Loop_Re_2_U0_ap_continue;
wire    duplicateMat_Loop_Re_2_U0_ap_idle;
wire    duplicateMat_Loop_Re_2_U0_ap_ready;
wire    duplicateMat_Loop_Re_2_U0_start_out;
wire    duplicateMat_Loop_Re_2_U0_start_write;
wire    duplicateMat_Loop_Re_2_U0_p_src_data_V_read;
wire   [7:0] duplicateMat_Loop_Re_2_U0_src_V_V_din;
wire    duplicateMat_Loop_Re_2_U0_src_V_V_write;
wire   [8:0] duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_din;
wire    duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_write;
wire   [9:0] duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_din;
wire    duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_write;
wire   [9:0] duplicateMat_Loop_Re_2_U0_p_dst2_cols_read_out_din;
wire    duplicateMat_Loop_Re_2_U0_p_dst2_cols_read_out_write;
wire    xFDuplicate637_U0_ap_start;
wire    xFDuplicate637_U0_ap_done;
wire    xFDuplicate637_U0_ap_continue;
wire    xFDuplicate637_U0_ap_idle;
wire    xFDuplicate637_U0_ap_ready;
wire    xFDuplicate637_U0_start_out;
wire    xFDuplicate637_U0_start_write;
wire    xFDuplicate637_U0_src_V_V_read;
wire   [7:0] xFDuplicate637_U0_dst_V_V_din;
wire    xFDuplicate637_U0_dst_V_V_write;
wire   [7:0] xFDuplicate637_U0_dst1_V_V_din;
wire    xFDuplicate637_U0_dst1_V_V_write;
wire    xFDuplicate637_U0_p_src_rows_read_read;
wire    xFDuplicate637_U0_p_src_cols_read_read;
wire    duplicateMat_Loop_2_2_U0_ap_start;
wire    duplicateMat_Loop_2_2_U0_ap_done;
wire    duplicateMat_Loop_2_2_U0_ap_continue;
wire    duplicateMat_Loop_2_2_U0_ap_idle;
wire    duplicateMat_Loop_2_2_U0_ap_ready;
wire    duplicateMat_Loop_2_2_U0_dst_V_V_read;
wire   [15:0] duplicateMat_Loop_2_2_U0_p_dst1_data_V_address0;
wire    duplicateMat_Loop_2_2_U0_p_dst1_data_V_ce0;
wire    duplicateMat_Loop_2_2_U0_p_dst1_data_V_we0;
wire   [7:0] duplicateMat_Loop_2_2_U0_p_dst1_data_V_d0;
wire    duplicateMat_Loop_2_2_U0_dst1_V_V_read;
wire   [7:0] duplicateMat_Loop_2_2_U0_p_dst2_data_V_din;
wire    duplicateMat_Loop_2_2_U0_p_dst2_data_V_write;
wire    ap_sync_continue;
wire    src_V_V_full_n;
wire   [7:0] src_V_V_dout;
wire    src_V_V_empty_n;
wire    p_src_rows_read_c_full_n;
wire   [8:0] p_src_rows_read_c_dout;
wire    p_src_rows_read_c_empty_n;
wire    p_src_cols_read_c_full_n;
wire   [9:0] p_src_cols_read_c_dout;
wire    p_src_cols_read_c_empty_n;
wire    dst_V_V_full_n;
wire   [7:0] dst_V_V_dout;
wire    dst_V_V_empty_n;
wire    dst1_V_V_full_n;
wire   [7:0] dst1_V_V_dout;
wire    dst1_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_xFDuplicate637_U0_din;
wire    start_for_xFDuplicate637_U0_full_n;
wire   [0:0] start_for_xFDuplicate637_U0_dout;
wire    start_for_xFDuplicate637_U0_empty_n;
wire   [0:0] start_for_duplicateMat_Loop_2_2_U0_din;
wire    start_for_duplicateMat_Loop_2_2_U0_full_n;
wire   [0:0] start_for_duplicateMat_Loop_2_2_U0_dout;
wire    start_for_duplicateMat_Loop_2_2_U0_empty_n;
wire    duplicateMat_Loop_2_2_U0_start_full_n;
wire    duplicateMat_Loop_2_2_U0_start_write;

duplicateMat_Loop_Re_2 duplicateMat_Loop_Re_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(duplicateMat_Loop_Re_2_U0_ap_start),
    .start_full_n(start_for_xFDuplicate637_U0_full_n),
    .ap_done(duplicateMat_Loop_Re_2_U0_ap_done),
    .ap_continue(duplicateMat_Loop_Re_2_U0_ap_continue),
    .ap_idle(duplicateMat_Loop_Re_2_U0_ap_idle),
    .ap_ready(duplicateMat_Loop_Re_2_U0_ap_ready),
    .start_out(duplicateMat_Loop_Re_2_U0_start_out),
    .start_write(duplicateMat_Loop_Re_2_U0_start_write),
    .p_src_data_V_dout(p_src_data_V_dout),
    .p_src_data_V_empty_n(p_src_data_V_empty_n),
    .p_src_data_V_read(duplicateMat_Loop_Re_2_U0_p_src_data_V_read),
    .src_V_V_din(duplicateMat_Loop_Re_2_U0_src_V_V_din),
    .src_V_V_full_n(src_V_V_full_n),
    .src_V_V_write(duplicateMat_Loop_Re_2_U0_src_V_V_write),
    .p_src_rows_read_out_din(duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_din),
    .p_src_rows_read_out_full_n(p_src_rows_read_c_full_n),
    .p_src_rows_read_out_write(duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_write),
    .p_src_cols_read_out_din(duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_din),
    .p_src_cols_read_out_full_n(p_src_cols_read_c_full_n),
    .p_src_cols_read_out_write(duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_write),
    .p_dst2_cols_read_out_din(duplicateMat_Loop_Re_2_U0_p_dst2_cols_read_out_din),
    .p_dst2_cols_read_out_full_n(1'b1),
    .p_dst2_cols_read_out_write(duplicateMat_Loop_Re_2_U0_p_dst2_cols_read_out_write)
);

xFDuplicate637 xFDuplicate637_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(xFDuplicate637_U0_ap_start),
    .start_full_n(start_for_duplicateMat_Loop_2_2_U0_full_n),
    .ap_done(xFDuplicate637_U0_ap_done),
    .ap_continue(xFDuplicate637_U0_ap_continue),
    .ap_idle(xFDuplicate637_U0_ap_idle),
    .ap_ready(xFDuplicate637_U0_ap_ready),
    .start_out(xFDuplicate637_U0_start_out),
    .start_write(xFDuplicate637_U0_start_write),
    .src_V_V_dout(src_V_V_dout),
    .src_V_V_empty_n(src_V_V_empty_n),
    .src_V_V_read(xFDuplicate637_U0_src_V_V_read),
    .dst_V_V_din(xFDuplicate637_U0_dst_V_V_din),
    .dst_V_V_full_n(dst_V_V_full_n),
    .dst_V_V_write(xFDuplicate637_U0_dst_V_V_write),
    .dst1_V_V_din(xFDuplicate637_U0_dst1_V_V_din),
    .dst1_V_V_full_n(dst1_V_V_full_n),
    .dst1_V_V_write(xFDuplicate637_U0_dst1_V_V_write),
    .p_src_rows_read_dout(p_src_rows_read_c_dout),
    .p_src_rows_read_empty_n(p_src_rows_read_c_empty_n),
    .p_src_rows_read_read(xFDuplicate637_U0_p_src_rows_read_read),
    .p_src_cols_read_dout(p_src_cols_read_c_dout),
    .p_src_cols_read_empty_n(p_src_cols_read_c_empty_n),
    .p_src_cols_read_read(xFDuplicate637_U0_p_src_cols_read_read)
);

duplicateMat_Loop_2_2 duplicateMat_Loop_2_2_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(duplicateMat_Loop_2_2_U0_ap_start),
    .ap_done(duplicateMat_Loop_2_2_U0_ap_done),
    .ap_continue(duplicateMat_Loop_2_2_U0_ap_continue),
    .ap_idle(duplicateMat_Loop_2_2_U0_ap_idle),
    .ap_ready(duplicateMat_Loop_2_2_U0_ap_ready),
    .dst_V_V_dout(dst_V_V_dout),
    .dst_V_V_empty_n(dst_V_V_empty_n),
    .dst_V_V_read(duplicateMat_Loop_2_2_U0_dst_V_V_read),
    .p_dst1_data_V_address0(duplicateMat_Loop_2_2_U0_p_dst1_data_V_address0),
    .p_dst1_data_V_ce0(duplicateMat_Loop_2_2_U0_p_dst1_data_V_ce0),
    .p_dst1_data_V_we0(duplicateMat_Loop_2_2_U0_p_dst1_data_V_we0),
    .p_dst1_data_V_d0(duplicateMat_Loop_2_2_U0_p_dst1_data_V_d0),
    .dst1_V_V_dout(dst1_V_V_dout),
    .dst1_V_V_empty_n(dst1_V_V_empty_n),
    .dst1_V_V_read(duplicateMat_Loop_2_2_U0_dst1_V_V_read),
    .p_dst2_data_V_din(duplicateMat_Loop_2_2_U0_p_dst2_data_V_din),
    .p_dst2_data_V_full_n(p_dst2_data_V_full_n),
    .p_dst2_data_V_write(duplicateMat_Loop_2_2_U0_p_dst2_data_V_write)
);

fifo_w8_d2_A src_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(duplicateMat_Loop_Re_2_U0_src_V_V_din),
    .if_full_n(src_V_V_full_n),
    .if_write(duplicateMat_Loop_Re_2_U0_src_V_V_write),
    .if_dout(src_V_V_dout),
    .if_empty_n(src_V_V_empty_n),
    .if_read(xFDuplicate637_U0_src_V_V_read)
);

fifo_w9_d2_A_x p_src_rows_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_din),
    .if_full_n(p_src_rows_read_c_full_n),
    .if_write(duplicateMat_Loop_Re_2_U0_p_src_rows_read_out_write),
    .if_dout(p_src_rows_read_c_dout),
    .if_empty_n(p_src_rows_read_c_empty_n),
    .if_read(xFDuplicate637_U0_p_src_rows_read_read)
);

fifo_w10_d2_A_x1 p_src_cols_read_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_din),
    .if_full_n(p_src_cols_read_c_full_n),
    .if_write(duplicateMat_Loop_Re_2_U0_p_src_cols_read_out_write),
    .if_dout(p_src_cols_read_c_dout),
    .if_empty_n(p_src_cols_read_c_empty_n),
    .if_read(xFDuplicate637_U0_p_src_cols_read_read)
);

fifo_w8_d2_A dst_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFDuplicate637_U0_dst_V_V_din),
    .if_full_n(dst_V_V_full_n),
    .if_write(xFDuplicate637_U0_dst_V_V_write),
    .if_dout(dst_V_V_dout),
    .if_empty_n(dst_V_V_empty_n),
    .if_read(duplicateMat_Loop_2_2_U0_dst_V_V_read)
);

fifo_w8_d2_A dst1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(xFDuplicate637_U0_dst1_V_V_din),
    .if_full_n(dst1_V_V_full_n),
    .if_write(xFDuplicate637_U0_dst1_V_V_write),
    .if_dout(dst1_V_V_dout),
    .if_empty_n(dst1_V_V_empty_n),
    .if_read(duplicateMat_Loop_2_2_U0_dst1_V_V_read)
);

start_for_xFDuplizec start_for_xFDuplizec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_xFDuplicate637_U0_din),
    .if_full_n(start_for_xFDuplicate637_U0_full_n),
    .if_write(duplicateMat_Loop_Re_2_U0_start_write),
    .if_dout(start_for_xFDuplicate637_U0_dout),
    .if_empty_n(start_for_xFDuplicate637_U0_empty_n),
    .if_read(xFDuplicate637_U0_ap_ready)
);

start_for_duplicaAem start_for_duplicaAem_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_duplicateMat_Loop_2_2_U0_din),
    .if_full_n(start_for_duplicateMat_Loop_2_2_U0_full_n),
    .if_write(xFDuplicate637_U0_start_write),
    .if_dout(start_for_duplicateMat_Loop_2_2_U0_dout),
    .if_empty_n(start_for_duplicateMat_Loop_2_2_U0_empty_n),
    .if_read(duplicateMat_Loop_2_2_U0_ap_ready)
);

assign ap_done = duplicateMat_Loop_2_2_U0_ap_done;

assign ap_idle = (xFDuplicate637_U0_ap_idle & duplicateMat_Loop_Re_2_U0_ap_idle & duplicateMat_Loop_2_2_U0_ap_idle);

assign ap_ready = duplicateMat_Loop_Re_2_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = duplicateMat_Loop_2_2_U0_ap_done;

assign ap_sync_ready = duplicateMat_Loop_Re_2_U0_ap_ready;

assign duplicateMat_Loop_2_2_U0_ap_continue = ap_continue;

assign duplicateMat_Loop_2_2_U0_ap_start = start_for_duplicateMat_Loop_2_2_U0_empty_n;

assign duplicateMat_Loop_2_2_U0_start_full_n = 1'b1;

assign duplicateMat_Loop_2_2_U0_start_write = 1'b0;

assign duplicateMat_Loop_Re_2_U0_ap_continue = 1'b1;

assign duplicateMat_Loop_Re_2_U0_ap_start = ap_start;

assign p_dst1_data_V_address0 = duplicateMat_Loop_2_2_U0_p_dst1_data_V_address0;

assign p_dst1_data_V_address1 = 16'd0;

assign p_dst1_data_V_ce0 = duplicateMat_Loop_2_2_U0_p_dst1_data_V_ce0;

assign p_dst1_data_V_ce1 = 1'b0;

assign p_dst1_data_V_d0 = duplicateMat_Loop_2_2_U0_p_dst1_data_V_d0;

assign p_dst1_data_V_d1 = 8'd0;

assign p_dst1_data_V_we0 = duplicateMat_Loop_2_2_U0_p_dst1_data_V_we0;

assign p_dst1_data_V_we1 = 1'b0;

assign p_dst2_data_V_din = duplicateMat_Loop_2_2_U0_p_dst2_data_V_din;

assign p_dst2_data_V_write = duplicateMat_Loop_2_2_U0_p_dst2_data_V_write;

assign p_src_data_V_read = duplicateMat_Loop_Re_2_U0_p_src_data_V_read;

assign start_for_duplicateMat_Loop_2_2_U0_din = 1'b1;

assign start_for_xFDuplicate637_U0_din = 1'b1;

assign xFDuplicate637_U0_ap_continue = 1'b1;

assign xFDuplicate637_U0_ap_start = start_for_xFDuplicate637_U0_empty_n;

endmodule //duplicateMat_1
