Release 11.5 - libgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 

Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:mb_plb -
/home/aalonso/workspace/microblaze/mb-generic/system.mhs line 98 - 3 master(s) :
16 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb -
/home/aalonso/workspace/microblaze/mb-generic/system.mhs line 105 - 1 master(s)
: 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb -
/home/aalonso/workspace/microblaze/mb-generic/system.mhs line 112 - 1 master(s)
: 1 slave(s)

Checking port drivers...
WARNING:EDK:2098 - PORT:IWAIT CONNECTOR:ilmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 234 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:DWAIT CONNECTOR:dlmb_LMB_Wait -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 270 - No driver found. Port will be driven to GND!
WARNING:EDK:2098 - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 230 - No driver found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:I_ADDRTAG CONNECTOR:ilmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 232 - floating connection!
WARNING:EDK:2099 - PORT:D_ADDRTAG CONNECTOR:dlmb_M_ADDRTAG -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_20_d/data/m
   icroblaze_v2_1_0.mpd line 273 - floating connection!
WARNING:EDK:2099 - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 223 - floating connection!
WARNING:EDK:2099 - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 224 - floating connection!
WARNING:EDK:2099 - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 225 - floating connection!
WARNING:EDK:2099 - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 226 - floating connection!
WARNING:EDK:2099 - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 227 - floating connection!
WARNING:EDK:2099 - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 228 - floating connection!
WARNING:EDK:2099 - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_g/data/mdm_v2_1
   _0.mpd line 229 - floating connection!

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in Ethernet_MAC
WARNING:EDK:469 -
   /opt/Xilinx/11.5/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/microblaze/mb-generic/system.mss line
   139 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance
   microblaze_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - Ethernet_MAC
  - FLASH
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - dlmb_cntlr
  - ilmb_cntlr
  - mdm_0
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0

-- Generating libraries for processor: microblaze_0 --


Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.1 ---
generating xilinx.dts
Clock Port Summary:
microblaze_0.CLK connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
mb_plb.PLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
ilmb.LMB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
dlmb.LMB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
dlmb_cntlr.LMB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
ilmb_cntlr.LMB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
lmb_bram.BRAM_Clk_A connected to ilmb_port_BRAM_Clk:
    CLK_FREQ_HZ = 125000000
lmb_bram.BRAM_Clk_B connected to dlmb_port_BRAM_Clk:
    CLK_FREQ_HZ = 125000000
RS232_Uart_1.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
LEDs_8Bit.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
LEDs_Positions.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
IIC_EEPROM.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
Ethernet_MAC.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
DDR2_SDRAM.MPMC_Clk0 connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
DDR2_SDRAM.MPMC_Clk0_DIV2 connected to clk_62_5000MHzPLL0:
    CLK_FREQ_HZ = 62500000
DDR2_SDRAM.MPMC_Clk90 connected to clk_125_0000MHz90PLL0:
    CLK_FREQ_HZ = 125000000
DDR2_SDRAM.MPMC_Clk_200MHz connected to clk_200_0000MHz:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.DDR2_Clk connected to fpga_0_DDR2_SDRAM_DDR2_Clk_pin:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = 
    CLK_FACTOR = 
DDR2_SDRAM.DDR2_Clk_n connected to fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin:
    CLK_FREQ_HZ = WARNING: no frequency found!
    CLK_INPORT = 
    CLK_FACTOR = 
DDR2_SDRAM.SPLB0_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
SysACE_CompactFlash.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
FLASH.RdClk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
FLASH.MCH_SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
xps_timer_0.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_125_0000MHz90PLL0:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHz:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_62_5000MHzPLL0:
    CLK_FREQ_HZ = 62500000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
mdm_0.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
proc_sys_reset_0.Slowest_sync_clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
xps_intc_0.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
xps_tft_0.MPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
xps_ps2_0.SPLB_Clk connected to clk_125_0000MHzPLL0:
    CLK_FREQ_HZ = 125000000
Clock Frequency: 125000000
IP connected to bus: mb_plb
-master DPLB mb_plb microblaze_0
-master IPLB mb_plb microblaze_0
-master MPLB mb_plb xps_tft_0
-slave SPLB mb_plb RS232_Uart_1
-slave SPLB mb_plb LEDs_8Bit
-slave SPLB mb_plb LEDs_Positions
-slave SPLB mb_plb Push_Buttons_5Bit
-slave SPLB mb_plb DIP_Switches_8Bit
-slave SPLB mb_plb IIC_EEPROM
-slave SPLB mb_plb Ethernet_MAC
-slave SPLB0 mb_plb DDR2_SDRAM
-slave SPLB mb_plb SysACE_CompactFlash
-slave SPLB mb_plb FLASH
-slave SPLB mb_plb xps_timebase_wdt_0
-slave SPLB mb_plb xps_timer_0
-slave SPLB mb_plb mdm_0
-slave SPLB mb_plb xps_intc_0
-slave SPLB mb_plb xps_tft_0
-slave SPLB mb_plb xps_ps2_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.

Running post_generate.
Running execs_generate.
