{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1581167131019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1581167131024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1581167131024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de1soc 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"de1soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1581167131061 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581167131120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1581167131120 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios_system:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"nios_system:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1581167131239 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1581167131769 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1581167131811 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1581167132589 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1581167132763 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1581167143694 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "nios_system:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL nios_system:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1581167143856 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1581167143856 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios_system:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 249 global CLKCTRL_G6 " "nios_system:u0\|lda_system:lda_system\|vga_adapter:vga_inst\|vgapll:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 249 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581167143991 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1581167143991 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1355 global CLKCTRL_G0 " "CLOCK_50~inputCLKENA0 with 1355 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1581167143991 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1581167143991 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581167143991 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1581167146990 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1581167146990 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147015 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147021 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 46 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_break:the_nios_system_s_nios2_processor_nios2_oci_break\|break_readreg* keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(46): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_break:the_nios_system_s_nios2_processor_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 46 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(46): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_break_path\|break_readreg*\] -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr*\]" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147023 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(46): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 47 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(47): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147024 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 47 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(47): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr\[33\]\]" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147025 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147025 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(47): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147025 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 48 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(48): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 48 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(48): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr\[0\]\]" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147026 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147026 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(48): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147026 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 49 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|monitor_error keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(49): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 49 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(49): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr\[34\]\]" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147027 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147027 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(49): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147027 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 50 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at nios_system_s_nios2_processor.sdc(50): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_ocimem:the_nios_system_s_nios2_processor_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr*\] " "set_false_path -from \[get_keepers *\$nios_system_s_nios2_processor_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$nios_system_s_nios2_processor_jtag_sr*\]" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147028 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147028 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(50): Argument <to> is an empty collection" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147028 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 51 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_s_nios2_processor.sdc(51): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_tck:the_nios_system_s_nios2_processor_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147030 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 51 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_sysclk:the_nios_system_s_nios2_processor_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_s_nios2_processor.sdc(51): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_sysclk:the_nios_system_s_nios2_processor_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$nios_system_s_nios2_processor_jtag_sr*    -to *\$nios_system_s_nios2_processor_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$nios_system_s_nios2_processor_jtag_sr*    -to *\$nios_system_s_nios2_processor_jtag_sysclk_path\|*jdo*" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147032 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(51): Argument <to> is not an object ID" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 52 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_sysclk:the_nios_system_s_nios2_processor_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_s_nios2_processor.sdc(52): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_jtag_debug_module_wrapper:the_nios_system_s_nios2_processor_jtag_debug_module_wrapper\|nios_system_s_nios2_processor_jtag_debug_module_sysclk:the_nios_system_s_nios2_processor_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147034 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_s_nios2_processor_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$nios_system_s_nios2_processor_jtag_sysclk_path\|ir*" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147034 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147034 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_system_s_nios2_processor.sdc 53 *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at nios_system_s_nios2_processor.sdc(53): *nios_system_s_nios2_processor:*\|nios_system_s_nios2_processor_nios2_oci:the_nios_system_s_nios2_processor_nios2_oci\|nios_system_s_nios2_processor_nios2_oci_debug:the_nios_system_s_nios2_processor_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147035 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_system_s_nios2_processor.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at nios_system_s_nios2_processor.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_s_nios2_processor_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$nios_system_s_nios2_processor_oci_debug_path\|monitor_go" {  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147036 ""}  } { { "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" "" { Text "E:/ECE342/Lab4/nios_system_s/synthesis/submodules/nios_system_s_nios2_processor.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147036 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system_s/synthesis/submodules/vga_adapter.sdc " "Reading SDC File: 'nios_system_s/synthesis/submodules/vga_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147036 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147037 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2_processor.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_processor.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147038 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/vga_adapter.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/vga_adapter.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147043 ""}
{ "Info" "ISTA_SDC_FOUND" "de1soc.sdc " "Reading SDC File: 'de1soc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1581167147043 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 565 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 565 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581167147044 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1581167147044 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1581167147044 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de1soc.sdc 3 reset_n clock or keeper or register or port or pin or cell or partition " "Ignored filter at de1soc.sdc(3): reset_n could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1581167147045 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path de1soc.sdc 3 Argument <from> is not an object ID " "Ignored set_false_path at de1soc.sdc(3): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from reset_n -to * " "set_false_path -from reset_n -to *" {  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1581167147045 ""}  } { { "E:/ECE342/Lab4/de1soc.sdc" "" { Text "E:/ECE342/Lab4/de1soc.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1581167147045 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581167147065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581167147065 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1581167147065 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1581167147065 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1581167147121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1581167147121 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1581167147124 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581167147125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581167147125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581167147125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581167147125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.265 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.265 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581167147125 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.796 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.796 u0\|lda_system\|vga_inst\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1581167147125 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1581167147125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581167147246 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581167147251 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581167147312 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1581167147312 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1581167147312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1581167147312 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581167147323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581167147323 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581167147328 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581167147923 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581167147929 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "35 I/O output buffer " "Packed 35 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1581167147929 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "8 " "Created 8 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1581167147929 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581167147929 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1581167148056 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581167148833 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581167149190 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581167149194 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581167149303 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581167149303 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581167149650 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1581167149653 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1581167149768 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1581167150884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1581167151129 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1581167151145 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1581167151145 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1581167151149 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1581167151176 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1581167151181 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1581167151181 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581167151388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1581167157994 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1581167160491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581167168563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1581167176960 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1581167184367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581167184367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1581167189416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "E:/ECE342/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1581167203313 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1581167203313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581167210612 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.19 " "Total time spent on timing analysis during the Fitter is 12.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1581167215415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581167215502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581167217743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1581167217745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1581167219926 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1581167230374 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1581167230855 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/ECE342/Lab4/out/de1soc.fit.smsg " "Generated suppressed messages file E:/ECE342/Lab4/out/de1soc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1581167231208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 37 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7313 " "Peak virtual memory: 7313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581167233142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 08 08:07:13 2020 " "Processing ended: Sat Feb 08 08:07:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581167233142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581167233142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:24 " "Total CPU time (on all processors): 00:03:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581167233142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1581167233142 ""}
