-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.26
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

library ieee;
use ieee.std_logic_1164.all;

entity test is
  generic (
        g_a : natural range 0 to 4
       );
  port (
        first : in std_logic_vector((2) - 1 downto 0);
        second : out std_logic_vector((2) - 1 downto 0);
        data1 : in std_logic_vector ( g_a - 1 downto 0 );
        data2 : out std_logic_vector ( g_a - 1 downto 0 )
       );
end test;
