// Seed: 3628053432
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_2  = {1, id_3 - id_6, 1};
  assign id_12 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4,
    output wire id_5,
    input supply0 id_6,
    input uwire id_7
    , id_9
);
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
