// Seed: 1592644363
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2 = id_1;
  assign module_2.type_2 = 0;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always id_1 <= (1);
  wire id_4;
  wire id_5, id_6;
  module_0 modCall_1 (id_3);
  wire id_7;
  wire id_8;
endmodule
module module_2 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4
);
  wire id_6;
  module_0 modCall_1 (id_6);
endmodule
