package exemple_cr_D3_C4
public
with Base_Types;
  process proc
    features
      inPortA: in event data port Base_Types::Integer;
      inPortB: in event data port Base_Types::Integer;
      inPortC: in event data port Base_Types::Integer;
    annex behavior_specification {**
      states
  m1 : initial complete state ;
  finalState : final state ;
transitions
  m1 -[on dispatch inPortA and inPortB or inPortC and inPortA]-> finalState ;
**};
  end proc;
end exemple_cr_D3_C4;
