
---------- Begin Simulation Statistics ----------
final_tick                                33646815000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 179174                       # Simulator instruction rate (inst/s)
host_mem_usage                                4482968                       # Number of bytes of host memory used
host_op_rate                                   363273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    84.66                       # Real time elapsed on the host
host_tick_rate                              397444057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15168533                       # Number of instructions simulated
sim_ops                                      30753973                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033647                       # Number of seconds simulated
sim_ticks                                 33646815000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              286                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             57                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              57                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    286                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           39                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.729363                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5692921                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461183                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35070                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493519                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          535                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       26795902                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.148602                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5358023                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          610                       # TLB misses on write requests
system.cpu0.numCycles                        67293630                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40497728                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               36                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               74                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     74                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    5168533                       # Number of instructions committed
system.cpu1.committedOps                      9776431                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             13.019870                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1802754                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1306218                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        18097                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     951723                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          690                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       50407857                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.076806                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1716208                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu1.numCycles                        67293630                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              21129      0.22%      0.22% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                7656567     78.32%     78.53% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 19248      0.20%     78.73% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1365      0.01%     78.74% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                13072      0.13%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  160      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     78.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   946      0.01%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     78.89% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1027      0.01%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     78.90% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                 14962      0.15%     79.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                59419      0.61%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 446      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     79.66% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1069497     10.94%     90.60% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               863239      8.83%     99.43% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            34768      0.36%     99.79% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           20574      0.21%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9776431                       # Class of committed instruction
system.cpu1.tickCycles                       16885773                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       342456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        685936                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2704586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21379                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5409237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21379                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             303558                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        50375                       # Transaction distribution
system.membus.trans_dist::CleanEvict           292081                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39922                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39922                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        303558                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1029416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1029416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1029416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25206720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25206720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25206720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            343480                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  343480    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              343480                       # Request fanout histogram
system.membus.reqLayer4.occupancy           955790500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1839183250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4216264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4216264                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4216264                       # number of overall hits
system.cpu0.icache.overall_hits::total        4216264                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1141601                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1141601                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1141601                       # number of overall misses
system.cpu0.icache.overall_misses::total      1141601                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15911072500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15911072500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15911072500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15911072500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5357865                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5357865                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5357865                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5357865                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213070                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213070                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213070                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213070                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13937.507500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13937.507500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13937.507500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13937.507500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1141584                       # number of writebacks
system.cpu0.icache.writebacks::total          1141584                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1141601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1141601                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1141601                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1141601                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  14769472500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  14769472500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  14769472500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  14769472500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213070                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213070                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213070                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213070                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12937.508376                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12937.508376                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12937.508376                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12937.508376                       # average overall mshr miss latency
system.cpu0.icache.replacements               1141584                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4216264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4216264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1141601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1141601                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15911072500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15911072500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5357865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5357865                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213070                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13937.507500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13937.507500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1141601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1141601                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  14769472500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  14769472500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213070                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12937.508376                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12937.508376                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999594                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5357864                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1141600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.693294                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999594                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44004520                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44004520                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327662                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327662                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328601                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328601                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       462075                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        462075                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463190                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463190                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   9923612500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9923612500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   9923612500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9923612500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789737                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789737                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791791                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791791                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121928                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121928                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122156                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122156                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21476.194341                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21476.194341                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21424.496427                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21424.496427                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       194113                       # number of writebacks
system.cpu0.dcache.writebacks::total           194113                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76310                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76310                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76310                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385765                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385765                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386803                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386803                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7478569500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7478569500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7512584000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7512584000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101792                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101792                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102011                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102011                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19386.334945                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19386.334945                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19422.248535                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19422.248535                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386787                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2075019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2075019                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297617                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5614792000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5614792000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372636                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125437                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18865.830917                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18865.830917                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12943                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284674                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   5053054000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5053054000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119982                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119982                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17750.317908                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17750.317908                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252643                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252643                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164458                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4308820500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4308820500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116052                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26200.127084                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26200.127084                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63367                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63367                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101091                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101091                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2425515500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2425515500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23993.387146                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23993.387146                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          939                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          939                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1115                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1115                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.542843                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.542843                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     34014500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     34014500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 32769.267823                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 32769.267823                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999620                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715404                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386803                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605417                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999620                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30721131                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30721131                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       875953                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          875953                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       875953                       # number of overall hits
system.cpu1.icache.overall_hits::total         875953                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       840202                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        840202                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       840202                       # number of overall misses
system.cpu1.icache.overall_misses::total       840202                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst  24753217000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  24753217000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst  24753217000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  24753217000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1716155                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1716155                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1716155                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1716155                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.489584                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.489584                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.489584                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.489584                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29461.030800                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29461.030800                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29461.030800                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29461.030800                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       840186                       # number of writebacks
system.cpu1.icache.writebacks::total           840186                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       840202                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       840202                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       840202                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       840202                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst  23913015000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  23913015000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst  23913015000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  23913015000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.489584                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.489584                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.489584                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.489584                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28461.030800                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28461.030800                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28461.030800                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28461.030800                       # average overall mshr miss latency
system.cpu1.icache.replacements                840186                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       875953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         875953                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       840202                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       840202                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst  24753217000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  24753217000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1716155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1716155                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.489584                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.489584                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29461.030800                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29461.030800                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       840202                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       840202                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst  23913015000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  23913015000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.489584                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.489584                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28461.030800                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28461.030800                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999575                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1716155                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           840202                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.042550                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999575                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14569442                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14569442                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1769818                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1769818                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1769818                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1769818                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       381416                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        381416                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       381416                       # number of overall misses
system.cpu1.dcache.overall_misses::total       381416                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  12608066000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12608066000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  12608066000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12608066000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2151234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2151234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2151234                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2151234                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177301                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177301                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177301                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177301                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 33055.944166                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33055.944166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 33055.944166                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33055.944166                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       211446                       # number of writebacks
system.cpu1.dcache.writebacks::total           211446                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        45371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        45371                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        45371                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        45371                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       336045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       336045                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       336045                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       336045                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  10832809000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10832809000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  10832809000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10832809000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.156210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.156210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.156210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.156210                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32236.185630                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32236.185630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32236.185630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32236.185630                       # average overall mshr miss latency
system.cpu1.dcache.replacements                336029                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1021803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1021803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       245940                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       245940                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8570057500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8570057500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1267743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1267743                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.193998                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.193998                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34846.131170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34846.131170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         9554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9554                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       236386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       236386                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   8085604000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8085604000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.186462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.186462                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34205.088288                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34205.088288                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       748015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        748015                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       135476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       135476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4038008500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4038008500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       883491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       883491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.153342                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.153342                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 29806.080044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 29806.080044                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        35817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        35817                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        99659                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        99659                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2747205000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2747205000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.112801                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.112801                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 27566.050231                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27566.050231                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2105863                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           336045                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.266610                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17545917                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17545917                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1131507                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              350472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              637630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              241562                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2361171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1131507                       # number of overall hits
system.l2.overall_hits::.cpu0.data             350472                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             637630                       # number of overall hits
system.l2.overall_hits::.cpu1.data             241562                       # number of overall hits
system.l2.overall_hits::total                 2361171                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10094                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             36331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            202572                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             94483                       # number of demand (read+write) misses
system.l2.demand_misses::total                 343480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10094                       # number of overall misses
system.l2.overall_misses::.cpu0.data            36331                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           202572                       # number of overall misses
system.l2.overall_misses::.cpu1.data            94483                       # number of overall misses
system.l2.overall_misses::total                343480                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    882575000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3172485500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst  15813247000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   7635242500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27503550000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    882575000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3172485500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst  15813247000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   7635242500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27503550000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1141601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          840202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          336045                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2704651                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1141601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         840202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         336045                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2704651                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008842                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.093926                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.241099                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.281162                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.126996                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008842                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.093926                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.241099                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.281162                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.126996                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87435.605310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87321.722496                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 78062.353139                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80810.754316                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80073.221148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87435.605310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87321.722496                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 78062.353139                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80810.754316                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80073.221148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               50375                       # number of writebacks
system.l2.writebacks::total                     50375                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        10094                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        36331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst       202572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        94483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            343480                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10094                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        36331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst       202572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        94483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           343480                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    781635000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2809175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst  13787527000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   6690412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24068750000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    781635000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2809175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst  13787527000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   6690412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24068750000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.093926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.241099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.281162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.126996                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.093926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.241099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.281162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126996                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77435.605310                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77321.722496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 68062.353139                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70810.754316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70073.221148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77435.605310                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77321.722496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 68062.353139                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70810.754316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70073.221148                       # average overall mshr miss latency
system.l2.replacements                         345826                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       405559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           405559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       405559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       405559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1981770                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1981770                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1981770                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1981770                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        18009                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         18009                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            84778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            76081                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                160859                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16344                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          23578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39922                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1351708000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   1791816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3143524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        99659                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            200781                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.161627                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.236587                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.198834                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82703.622124                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 75995.271015                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78741.658735                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16344                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        23578                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1188268000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1556036500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2744304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.161627                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.236587                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.198834                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72703.622124                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 65995.271015                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68741.658735                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1131507                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        637630                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1769137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10094                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       202572                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           212666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    882575000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst  15813247000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  16695822000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1141601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       840202                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1981803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008842                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.241099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107309                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87435.605310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 78062.353139                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78507.246104                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10094                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst       202572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       212666                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    781635000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst  13787527000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  14569162000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.241099                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107309                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77435.605310                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 68062.353139                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68507.246104                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       265694                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       165481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            431175                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        19987                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        70905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           90892                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1820777500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   5843426000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7664203500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285681                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       236386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        522067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.069963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.299954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.174100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91098.088758                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82412.044285                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84322.091053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        19987                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        70905                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        90892                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1620907500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   5134376000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6755283500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.069963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.299954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.174100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81098.088758                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72412.044285                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74322.091053                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.892622                       # Cycle average of tags in use
system.l2.tags.total_refs                     5391228                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    346850                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.543399                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     121.861709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      316.059109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      457.071379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       74.425972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       53.474452                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.119006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.308651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.446359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.072682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.052221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998919                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          264                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43620746                       # Number of tag accesses
system.l2.tags.data_accesses                 43620746                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        646016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2325184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      12964608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       6046912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21982720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       646016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     12964608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      13610624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3224000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3224000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          36331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         202572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          94483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              343480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        50375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              50375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         19199915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         69105620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        385314568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        179717218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             653337322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     19199915                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    385314568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        404514484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       95818876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             95818876                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       95818876                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        19199915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        69105620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       385314568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       179717218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            749156198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10094.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     35878.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples    202572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     84558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708668500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2525                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2525                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              719216                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              38933                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      343480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      50375                       # Number of write requests accepted
system.mem_ctrls.readBursts                    343480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    50375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8934                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             6053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2218                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3814364500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1665510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10060027000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11451.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30201.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   221978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32504                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                343480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                50375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  286972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       120026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    199.687401                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.255386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.144990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        56982     47.47%     47.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        30988     25.82%     73.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12938     10.78%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7791      6.49%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3250      2.71%     93.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2534      2.11%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1195      1.00%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          592      0.49%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3756      3.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       120026                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2525                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     131.873267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     97.215769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     80.695195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            598     23.68%     23.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           208      8.24%     31.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           105      4.16%     36.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          112      4.44%     40.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          290     11.49%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          542     21.47%     73.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          397     15.72%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          193      7.64%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           66      2.61%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            6      0.24%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            3      0.12%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            3      0.12%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2525                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.401188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.382294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.808188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1996     79.05%     79.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      3.17%     82.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              416     16.48%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               31      1.23%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2525                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21318528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2650432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21982720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3224000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       633.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        78.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    653.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33646619000                       # Total gap between requests
system.mem_ctrls.avgGap                      85428.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       646016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2296192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst     12964608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      5411712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2650432                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 19199915.356029987335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 68243963.061585485935                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 385314568.407143473625                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 160838759.924230575562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 78772151.242249831557                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        36331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst       202572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        94483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        50375                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    366525250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1314217000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   5486353000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2892931750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 823470802250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36311.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     36173.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     27083.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     30618.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16346814.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            427336140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            227119365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           899054520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          115012260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2655859440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14796768510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        459940320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19581090555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        581.959706                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1070672000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1123460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31452683000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            429699480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            228379305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1479293760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          101163600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2655859440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14965900050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        317513760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20177809395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.694485                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    702412000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1123460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31820943000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           2503869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       455934                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1981770                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          612708                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           200781                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          200781                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1981803                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       522067                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3424785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      2520590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1008119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8113887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146123776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37178624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    107544832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35039424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              325886656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          345826                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3224000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3050477                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.083422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3029098     99.30%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21379      0.70%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3050477                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5091947500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         505293539                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1262831430                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580538328                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1712702889                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33646815000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
