Writing verilog file '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/zwang79/zwang79/proj1/dcrm/results/ICC2_files/MulDiv.v'.
Warning: Deleting existing directory results/ICC2_files/MulDiv.MCMM
Information: Creating directory results/ICC2_files/MulDiv.MCMM
Current scenario is: mode_norm.slow.RCmax
Info: all scenarios are active.
Current scenario is: mode_norm.slow.RCmax
1
1
Information: Writing COMPONENTS section (DDEFW-014)
Warning: Failed to find cell expansion data in current design.  (PSYN-1240)
0
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Creating dummy net 'SYNOPSYS_UNCONNECTED_0' for unconnected port 'io_req_bits_fn[3]'. (DDEFW-006)
Information: Completed PINS section  (DDEFW-016)
1
Current scenario is: mode_norm.worst_low.RCmax
Information: No groups were written. (RPGP-018)
1
Current scenario is: mode_norm.fast.RCmin
Current scenario is: mode_norm.slow.RCmax
Current scenario is: mode_norm.worst_low.RCmax
Current scenario is: mode_norm.fast.RCmin
Current scenario is: mode_norm.slow.RCmax
mode_norm.slow.RCmax
