// preamble_detect_tb_gen.v

// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module preamble_detect_tb_gen (
		input  wire        clock_clk,    //  clock.clk
		input  wire        reset_reset,  //  reset.reset
		input  wire [23:0] sink_data,    //   sink.data
		input  wire        sink_valid,   //       .valid
		output wire [23:0] source_data,  // source.data
		output wire        source_valid  //       .valid
	);

	preamble_detect preamble_detect_0 (
		.clock_sink_clk                (clock_clk),    //              clock_sink.clk
		.reset_sink_reset              (reset_reset),  //              reset_sink.reset
		.cfg_enable(1'b1),                             //                     cfg.enable
		.cfg_FILTER_LEN(6'd32),                        //                     cfg.FILTER_LEN
		.cfg_PASSTHROUGH_LEN(16'd100),                 //                     cfg.dsp_PASSTHROUGH_LEN
		.cfg_THRESHOLD(32'd20480),                     //                     cfg.THRESHOLD
		.avalon_streaming_sink_data    (sink_data),    //   avalon_streaming_sink.data
		.avalon_streaming_sink_valid   (sink_valid),   //                        .valid
		.avalon_streaming_source_data  (source_data),  // avalon_streaming_source.data
		.avalon_streaming_source_valid (source_valid), //                        .valid
		.debug_sum(),
		.debug_count()
	);

endmodule
