// Seed: 3040602139
module module_0 (
    input wand id_0,
    output wire id_1,
    output tri1 id_2,
    output wire id_3,
    output wand id_4,
    input supply0 id_5,
    input wor id_6
);
  wire id_8, id_9;
endmodule
module module_1 #(
    parameter id_21 = 32'd27,
    parameter id_37 = 32'd98,
    parameter id_5  = 32'd20
) (
    input wire id_0,
    output tri1 id_1,
    output tri1 id_2,
    output wand id_3[id_5 : (  -1  )],
    input uwire id_4,
    input wor _id_5,
    input tri id_6,
    output tri id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    input tri1 id_12,
    output tri id_13,
    output wand id_14,
    input tri id_15,
    output wire id_16,
    input wand id_17,
    input supply0 id_18,
    input supply1 id_19,
    input tri0 id_20,
    input uwire _id_21,
    output supply0 id_22,
    output uwire id_23,
    input wor id_24,
    output uwire id_25[id_21 : 1],
    input uwire id_26,
    input supply0 id_27,
    input uwire id_28,
    output supply0 id_29,
    output wire id_30,
    output tri1 id_31[id_37 : -1],
    input wor id_32,
    input supply0 id_33,
    input wand id_34,
    output tri0 id_35,
    output wand id_36,
    input tri0 _id_37,
    input wor id_38,
    input wire id_39,
    input supply0 id_40,
    input wand id_41,
    output uwire id_42,
    input uwire id_43,
    output supply0 id_44,
    input supply1 id_45,
    input tri id_46,
    input tri id_47,
    input supply0 id_48
);
  assign id_3 = id_26#(
      .id_9 (1),
      .id_37(1),
      .id_41(1)
  );
  module_0 modCall_1 (
      id_41,
      id_2,
      id_31,
      id_16,
      id_22,
      id_18,
      id_39
  );
  assign id_13 = id_32;
  wand id_50 = -1'b0;
  wire id_51;
endmodule
