# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../TE0712-02-100-2C3.srcs/sources_1/bd/mcu/ipshared/ec67/hdl" --include "../../../../../TE0712-02-100-2C3.srcs/sources_1/bd/mcu/ipshared/85a3" \
"top_tb_time_impl.v" \

sv xil_defaultlib  --include "../../../../../TE0712-02-100-2C3.srcs/sources_1/bd/mcu/ipshared/ec67/hdl" --include "../../../../../TE0712-02-100-2C3.srcs/sources_1/bd/mcu/ipshared/85a3" \
"../../../../../TE0712-02-100-2C3.srcs/sim_1/new/top_tb.sv" \

# Do not sort compile order
nosort
