# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_2.srcs/sources_1/imports/new/lioncage.vhd"
vhdl xil_defaultlib  "../../../project_2.srcs/sim_1/new/TB_lioncage.vhd"

# Do not sort compile order
nosort
